
Uartronica_Control_Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032a8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08003478  08003478  00004478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003624  08003624  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003624  08003624  00004624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800362c  0800362c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800362c  0800362c  0000462c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003630  08003630  00004630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003634  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  2000005c  08003690  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08003690  0000525c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000819a  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015e9  00000000  00000000  0000d226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  0000e810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000532  00000000  00000000  0000eee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000204fe  00000000  00000000  0000f412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009387  00000000  00000000  0002f910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c69f9  00000000  00000000  00038c97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff690  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002008  00000000  00000000  000ff6d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001016dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003460 	.word	0x08003460

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08003460 	.word	0x08003460

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b5b0      	push	{r4, r5, r7, lr}
 80005b2:	b0b6      	sub	sp, #216	@ 0xd8
 80005b4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b6:	f000 fcb1 	bl	8000f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ba:	f000 f9ef 	bl	800099c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005be:	f000 faaf 	bl	8000b20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c2:	f000 fa59 	bl	8000a78 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005c6:	f000 fa81 	bl	8000acc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80005ca:	2120      	movs	r1, #32
 80005cc:	489b      	ldr	r0, [pc, #620]	@ (800083c <main+0x28c>)
 80005ce:	f000 ffe6 	bl	800159e <HAL_GPIO_TogglePin>
  HAL_Delay(1000);
 80005d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005d6:	f000 fd13 	bl	8001000 <HAL_Delay>
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80005da:	2120      	movs	r1, #32
 80005dc:	4897      	ldr	r0, [pc, #604]	@ (800083c <main+0x28c>)
 80005de:	f000 ffde 	bl	800159e <HAL_GPIO_TogglePin>
  {
	  /* USER CODE BEGIN 3 */
	  while (1)
	  {
	      // Receive a command from the UART (sent by the Python program)
	      if (HAL_UART_Receive(&huart3, &rxChar, 1, HAL_MAX_DELAY) == HAL_OK)
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295
 80005e6:	2201      	movs	r2, #1
 80005e8:	4995      	ldr	r1, [pc, #596]	@ (8000840 <main+0x290>)
 80005ea:	4896      	ldr	r0, [pc, #600]	@ (8000844 <main+0x294>)
 80005ec:	f001 feb5 	bl	800235a <HAL_UART_Receive>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d1f5      	bne.n	80005e2 <main+0x32>
	      {
	          // Interpret the received command
	          switch (rxChar)
 80005f6:	4b92      	ldr	r3, [pc, #584]	@ (8000840 <main+0x290>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	2b54      	cmp	r3, #84	@ 0x54
 80005fc:	f000 80ef 	beq.w	80007de <main+0x22e>
 8000600:	2b54      	cmp	r3, #84	@ 0x54
 8000602:	f300 8103 	bgt.w	800080c <main+0x25c>
 8000606:	2b43      	cmp	r3, #67	@ 0x43
 8000608:	f000 80b5 	beq.w	8000776 <main+0x1c6>
 800060c:	2b52      	cmp	r3, #82	@ 0x52
 800060e:	f040 80fd 	bne.w	800080c <main+0x25c>
	          {
	              // Read GPIO input statesif ((rxBuffer[0] == 'd') && (rxBuffer[1] == '\n'))
	        	    {
	        	        // Handle the 'd\n' command or input here
	        	    }
	              uint8_t sensor1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8000612:	2101      	movs	r1, #1
 8000614:	488c      	ldr	r0, [pc, #560]	@ (8000848 <main+0x298>)
 8000616:	f000 ff91 	bl	800153c <HAL_GPIO_ReadPin>
 800061a:	4603      	mov	r3, r0
 800061c:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
	              uint8_t sensor2 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8000620:	2102      	movs	r1, #2
 8000622:	4889      	ldr	r0, [pc, #548]	@ (8000848 <main+0x298>)
 8000624:	f000 ff8a 	bl	800153c <HAL_GPIO_ReadPin>
 8000628:	4603      	mov	r3, r0
 800062a:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6


			  // Check for floating pins
				  char warning[50];
				  if (sensor1 == GPIO_PIN_RESET && sensor2 == GPIO_PIN_RESET)
 800062e:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000632:	2b00      	cmp	r3, #0
 8000634:	d10e      	bne.n	8000654 <main+0xa4>
 8000636:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 800063a:	2b00      	cmp	r3, #0
 800063c:	d10a      	bne.n	8000654 <main+0xa4>
				  {
					  strcpy(warning, "Pins might be floating!\n");
 800063e:	463b      	mov	r3, r7
 8000640:	4a82      	ldr	r2, [pc, #520]	@ (800084c <main+0x29c>)
 8000642:	461c      	mov	r4, r3
 8000644:	4615      	mov	r5, r2
 8000646:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000648:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064e:	c403      	stmia	r4!, {r0, r1}
 8000650:	7022      	strb	r2, [r4, #0]
				  {
 8000652:	e00f      	b.n	8000674 <main+0xc4>
				  }
				  else if (sensor1 != GPIO_PIN_RESET && sensor2 != GPIO_PIN_RESET)
 8000654:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000658:	2b00      	cmp	r3, #0
 800065a:	d00b      	beq.n	8000674 <main+0xc4>
 800065c:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8000660:	2b00      	cmp	r3, #0
 8000662:	d007      	beq.n	8000674 <main+0xc4>
				  {
					  strcpy(warning, "  ");
 8000664:	463b      	mov	r3, r7
 8000666:	4a7a      	ldr	r2, [pc, #488]	@ (8000850 <main+0x2a0>)
 8000668:	6812      	ldr	r2, [r2, #0]
 800066a:	4611      	mov	r1, r2
 800066c:	8019      	strh	r1, [r3, #0]
 800066e:	3302      	adds	r3, #2
 8000670:	0c12      	lsrs	r2, r2, #16
 8000672:	701a      	strb	r2, [r3, #0]
				  }

	              // Determine the logic state
	              char state[3];
	              if (sensor1 == GPIO_PIN_RESET && sensor2 == GPIO_PIN_RESET)
 8000674:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000678:	2b00      	cmp	r3, #0
 800067a:	d10d      	bne.n	8000698 <main+0xe8>
 800067c:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8000680:	2b00      	cmp	r3, #0
 8000682:	d109      	bne.n	8000698 <main+0xe8>
	              {
	                  strcpy(state, "00");
 8000684:	4a73      	ldr	r2, [pc, #460]	@ (8000854 <main+0x2a4>)
 8000686:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800068a:	6812      	ldr	r2, [r2, #0]
 800068c:	4611      	mov	r1, r2
 800068e:	8019      	strh	r1, [r3, #0]
 8000690:	3302      	adds	r3, #2
 8000692:	0c12      	lsrs	r2, r2, #16
 8000694:	701a      	strb	r2, [r3, #0]
	              {
 8000696:	e034      	b.n	8000702 <main+0x152>
	              }
	              else if (sensor1 == GPIO_PIN_RESET && sensor2 == GPIO_PIN_SET)
 8000698:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800069c:	2b00      	cmp	r3, #0
 800069e:	d10d      	bne.n	80006bc <main+0x10c>
 80006a0:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d109      	bne.n	80006bc <main+0x10c>
	              {
	                  strcpy(state, "01");
 80006a8:	4a6b      	ldr	r2, [pc, #428]	@ (8000858 <main+0x2a8>)
 80006aa:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80006ae:	6812      	ldr	r2, [r2, #0]
 80006b0:	4611      	mov	r1, r2
 80006b2:	8019      	strh	r1, [r3, #0]
 80006b4:	3302      	adds	r3, #2
 80006b6:	0c12      	lsrs	r2, r2, #16
 80006b8:	701a      	strb	r2, [r3, #0]
	              {
 80006ba:	e022      	b.n	8000702 <main+0x152>
	              }
	              else if (sensor1 == GPIO_PIN_SET && sensor2 == GPIO_PIN_RESET)
 80006bc:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d10d      	bne.n	80006e0 <main+0x130>
 80006c4:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d109      	bne.n	80006e0 <main+0x130>
	              {
	                  strcpy(state, "10");
 80006cc:	4a63      	ldr	r2, [pc, #396]	@ (800085c <main+0x2ac>)
 80006ce:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80006d2:	6812      	ldr	r2, [r2, #0]
 80006d4:	4611      	mov	r1, r2
 80006d6:	8019      	strh	r1, [r3, #0]
 80006d8:	3302      	adds	r3, #2
 80006da:	0c12      	lsrs	r2, r2, #16
 80006dc:	701a      	strb	r2, [r3, #0]
	              {
 80006de:	e010      	b.n	8000702 <main+0x152>
	              }
	              else if (sensor1 == GPIO_PIN_SET && sensor2 == GPIO_PIN_SET)
 80006e0:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80006e4:	2b01      	cmp	r3, #1
 80006e6:	d10c      	bne.n	8000702 <main+0x152>
 80006e8:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d108      	bne.n	8000702 <main+0x152>
	              {
	                  strcpy(state, "11");
 80006f0:	4a5b      	ldr	r2, [pc, #364]	@ (8000860 <main+0x2b0>)
 80006f2:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80006f6:	6812      	ldr	r2, [r2, #0]
 80006f8:	4611      	mov	r1, r2
 80006fa:	8019      	strh	r1, [r3, #0]
 80006fc:	3302      	adds	r3, #2
 80006fe:	0c12      	lsrs	r2, r2, #16
 8000700:	701a      	strb	r2, [r3, #0]

	              // Determine the voltage levels for detailed output
	              char sensor1_voltage[4];
	              char sensor2_voltage[4];

	              strcpy(sensor1_voltage, (sensor1 == GPIO_PIN_SET) ? "5V" : "0V");
 8000702:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8000706:	2b01      	cmp	r3, #1
 8000708:	d101      	bne.n	800070e <main+0x15e>
 800070a:	4a56      	ldr	r2, [pc, #344]	@ (8000864 <main+0x2b4>)
 800070c:	e000      	b.n	8000710 <main+0x160>
 800070e:	4a56      	ldr	r2, [pc, #344]	@ (8000868 <main+0x2b8>)
 8000710:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000714:	4611      	mov	r1, r2
 8000716:	4618      	mov	r0, r3
 8000718:	f002 fa4e 	bl	8002bb8 <strcpy>
	              strcpy(sensor2_voltage, (sensor2 == GPIO_PIN_SET) ? "5V" : "0V");
 800071c:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8000720:	2b01      	cmp	r3, #1
 8000722:	d101      	bne.n	8000728 <main+0x178>
 8000724:	4a4f      	ldr	r2, [pc, #316]	@ (8000864 <main+0x2b4>)
 8000726:	e000      	b.n	800072a <main+0x17a>
 8000728:	4a4f      	ldr	r2, [pc, #316]	@ (8000868 <main+0x2b8>)
 800072a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800072e:	4611      	mov	r1, r2
 8000730:	4618      	mov	r0, r3
 8000732:	f002 fa41 	bl	8002bb8 <strcpy>

	              // Construct the detailed message
	              char response[100];
	              snprintf(response, sizeof(response),
 8000736:	f107 02b0 	add.w	r2, r7, #176	@ 0xb0
 800073a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800073e:	463b      	mov	r3, r7
 8000740:	9302      	str	r3, [sp, #8]
 8000742:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8000746:	9301      	str	r3, [sp, #4]
 8000748:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	4613      	mov	r3, r2
 8000750:	4a46      	ldr	r2, [pc, #280]	@ (800086c <main+0x2bc>)
 8000752:	2164      	movs	r1, #100	@ 0x64
 8000754:	f002 f9c8 	bl	8002ae8 <sniprintf>
	                       "State - %s\nSensor 1 - %s\nSensor 2 - %s\nWarning - %s\n",
	                       state, sensor1_voltage, sensor2_voltage, warning);

	              // Send the message via UART
	              HAL_UART_Transmit(&huart3, (uint8_t *)response, strlen(response), HAL_MAX_DELAY);
 8000758:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff fd57 	bl	8000210 <strlen>
 8000762:	4603      	mov	r3, r0
 8000764:	b29a      	uxth	r2, r3
 8000766:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800076a:	f04f 33ff 	mov.w	r3, #4294967295
 800076e:	4835      	ldr	r0, [pc, #212]	@ (8000844 <main+0x294>)
 8000770:	f001 fd68 	bl	8002244 <HAL_UART_Transmit>

	              break;
 8000774:	e061      	b.n	800083a <main+0x28a>

	          case 'C': // Control GPIO outputs
	          {
	              // Receive additional control data
	              uint8_t controlData[2];
	              HAL_UART_Receive(&huart3, controlData, 2, HAL_MAX_DELAY);
 8000776:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
 800077e:	2202      	movs	r2, #2
 8000780:	4830      	ldr	r0, [pc, #192]	@ (8000844 <main+0x294>)
 8000782:	f001 fdea 	bl	800235a <HAL_UART_Receive>

	              // Set GPIO outputs based on received control data
	              HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, (controlData[0] == '1') ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000786:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 800078a:	2b31      	cmp	r3, #49	@ 0x31
 800078c:	bf0c      	ite	eq
 800078e:	2301      	moveq	r3, #1
 8000790:	2300      	movne	r3, #0
 8000792:	b2db      	uxtb	r3, r3
 8000794:	461a      	mov	r2, r3
 8000796:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079a:	482b      	ldr	r0, [pc, #172]	@ (8000848 <main+0x298>)
 800079c:	f000 fee6 	bl	800156c <HAL_GPIO_WritePin>
	              HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, (controlData[1] == '1') ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80007a0:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 80007a4:	2b31      	cmp	r3, #49	@ 0x31
 80007a6:	bf0c      	ite	eq
 80007a8:	2301      	moveq	r3, #1
 80007aa:	2300      	movne	r3, #0
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	461a      	mov	r2, r3
 80007b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007b4:	4824      	ldr	r0, [pc, #144]	@ (8000848 <main+0x298>)
 80007b6:	f000 fed9 	bl	800156c <HAL_GPIO_WritePin>

	              // Acknowledge the command
	              char ack[] = "OK\n";
 80007ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000870 <main+0x2c0>)
 80007bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	              HAL_UART_Transmit(&huart3, (uint8_t *)ack, strlen(ack), HAL_MAX_DELAY);
 80007c0:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff fd23 	bl	8000210 <strlen>
 80007ca:	4603      	mov	r3, r0
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 80007d2:	f04f 33ff 	mov.w	r3, #4294967295
 80007d6:	481b      	ldr	r0, [pc, #108]	@ (8000844 <main+0x294>)
 80007d8:	f001 fd34 	bl	8002244 <HAL_UART_Transmit>
	              break;
 80007dc:	e02d      	b.n	800083a <main+0x28a>
	          }

	          case 'T': // Test GPIO connections
	                      test_connection();
 80007de:	f000 f84d 	bl	800087c <test_connection>
	                      char ack[] = "Test Completed\n";
 80007e2:	4b24      	ldr	r3, [pc, #144]	@ (8000874 <main+0x2c4>)
 80007e4:	f107 04b4 	add.w	r4, r7, #180	@ 0xb4
 80007e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	                      HAL_UART_Transmit(&huart3, (uint8_t *)ack, strlen(ack), HAL_MAX_DELAY);
 80007ee:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff fd0c 	bl	8000210 <strlen>
 80007f8:	4603      	mov	r3, r0
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	f107 01b4 	add.w	r1, r7, #180	@ 0xb4
 8000800:	f04f 33ff 	mov.w	r3, #4294967295
 8000804:	480f      	ldr	r0, [pc, #60]	@ (8000844 <main+0x294>)
 8000806:	f001 fd1d 	bl	8002244 <HAL_UART_Transmit>
	                      break;
 800080a:	e016      	b.n	800083a <main+0x28a>

	          default: // Invalid command
	          {
	              char error[] = "ERR\n";
 800080c:	4a1a      	ldr	r2, [pc, #104]	@ (8000878 <main+0x2c8>)
 800080e:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000812:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000816:	6018      	str	r0, [r3, #0]
 8000818:	3304      	adds	r3, #4
 800081a:	7019      	strb	r1, [r3, #0]
	              HAL_UART_Transmit(&huart3, (uint8_t *)error, strlen(error), HAL_MAX_DELAY);
 800081c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fcf5 	bl	8000210 <strlen>
 8000826:	4603      	mov	r3, r0
 8000828:	b29a      	uxth	r2, r3
 800082a:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 800082e:	f04f 33ff 	mov.w	r3, #4294967295
 8000832:	4804      	ldr	r0, [pc, #16]	@ (8000844 <main+0x294>)
 8000834:	f001 fd06 	bl	8002244 <HAL_UART_Transmit>
	              break;
 8000838:	bf00      	nop
	      if (HAL_UART_Receive(&huart3, &rxChar, 1, HAL_MAX_DELAY) == HAL_OK)
 800083a:	e6d2      	b.n	80005e2 <main+0x32>
 800083c:	40020000 	.word	0x40020000
 8000840:	20000108 	.word	0x20000108
 8000844:	200000c0 	.word	0x200000c0
 8000848:	40020800 	.word	0x40020800
 800084c:	08003478 	.word	0x08003478
 8000850:	08003494 	.word	0x08003494
 8000854:	08003498 	.word	0x08003498
 8000858:	0800349c 	.word	0x0800349c
 800085c:	080034a0 	.word	0x080034a0
 8000860:	080034a4 	.word	0x080034a4
 8000864:	080034a8 	.word	0x080034a8
 8000868:	080034ac 	.word	0x080034ac
 800086c:	080034b0 	.word	0x080034b0
 8000870:	000a4b4f 	.word	0x000a4b4f
 8000874:	080034e8 	.word	0x080034e8
 8000878:	080034f8 	.word	0x080034f8

0800087c <test_connection>:
  }
  /* USER CODE END 3 */
}

void test_connection(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b09a      	sub	sp, #104	@ 0x68
 8000880:	af00      	add	r7, sp, #0
    char message[100];

    // Set PC8 to HIGH and PC9 to LOW
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);    // Set PC8 HIGH
 8000882:	2201      	movs	r2, #1
 8000884:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000888:	483e      	ldr	r0, [pc, #248]	@ (8000984 <test_connection+0x108>)
 800088a:	f000 fe6f 	bl	800156c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);  // Set PC9 LOW
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000894:	483b      	ldr	r0, [pc, #236]	@ (8000984 <test_connection+0x108>)
 8000896:	f000 fe69 	bl	800156c <HAL_GPIO_WritePin>

    HAL_Delay(10);  // Delay to allow signals to stabilize
 800089a:	200a      	movs	r0, #10
 800089c:	f000 fbb0 	bl	8001000 <HAL_Delay>

    // Read PC0 and PC1
    GPIO_PinState pc0_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 80008a0:	2101      	movs	r1, #1
 80008a2:	4838      	ldr	r0, [pc, #224]	@ (8000984 <test_connection+0x108>)
 80008a4:	f000 fe4a 	bl	800153c <HAL_GPIO_ReadPin>
 80008a8:	4603      	mov	r3, r0
 80008aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    GPIO_PinState pc1_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 80008ae:	2102      	movs	r1, #2
 80008b0:	4834      	ldr	r0, [pc, #208]	@ (8000984 <test_connection+0x108>)
 80008b2:	f000 fe43 	bl	800153c <HAL_GPIO_ReadPin>
 80008b6:	4603      	mov	r3, r0
 80008b8:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

    // Verify the connection
    if (pc0_state == GPIO_PIN_SET && pc1_state == GPIO_PIN_RESET)
 80008bc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d10a      	bne.n	80008da <test_connection+0x5e>
 80008c4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d106      	bne.n	80008da <test_connection+0x5e>
    {
        snprintf(message, sizeof(message), "Connection OK: PC0 is HIGH (PC8), PC1 is LOW (PC9)\n");
 80008cc:	463b      	mov	r3, r7
 80008ce:	4a2e      	ldr	r2, [pc, #184]	@ (8000988 <test_connection+0x10c>)
 80008d0:	2164      	movs	r1, #100	@ 0x64
 80008d2:	4618      	mov	r0, r3
 80008d4:	f002 f908 	bl	8002ae8 <sniprintf>
    {
 80008d8:	e005      	b.n	80008e6 <test_connection+0x6a>
    }
    else
    {
        snprintf(message, sizeof(message), "Connection Failed: PC0 or PC1 state mismatch (Test 1)\n");
 80008da:	463b      	mov	r3, r7
 80008dc:	4a2b      	ldr	r2, [pc, #172]	@ (800098c <test_connection+0x110>)
 80008de:	2164      	movs	r1, #100	@ 0x64
 80008e0:	4618      	mov	r0, r3
 80008e2:	f002 f901 	bl	8002ae8 <sniprintf>
    }

    HAL_UART_Transmit(&huart3, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 80008e6:	463b      	mov	r3, r7
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff fc91 	bl	8000210 <strlen>
 80008ee:	4603      	mov	r3, r0
 80008f0:	b29a      	uxth	r2, r3
 80008f2:	4639      	mov	r1, r7
 80008f4:	f04f 33ff 	mov.w	r3, #4294967295
 80008f8:	4825      	ldr	r0, [pc, #148]	@ (8000990 <test_connection+0x114>)
 80008fa:	f001 fca3 	bl	8002244 <HAL_UART_Transmit>

    // Reverse states for further testing
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);  // Set PC8 LOW
 80008fe:	2200      	movs	r2, #0
 8000900:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000904:	481f      	ldr	r0, [pc, #124]	@ (8000984 <test_connection+0x108>)
 8000906:	f000 fe31 	bl	800156c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);    // Set PC9 HIGH
 800090a:	2201      	movs	r2, #1
 800090c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000910:	481c      	ldr	r0, [pc, #112]	@ (8000984 <test_connection+0x108>)
 8000912:	f000 fe2b 	bl	800156c <HAL_GPIO_WritePin>

    HAL_Delay(10);  // Delay to allow signals to stabilize
 8000916:	200a      	movs	r0, #10
 8000918:	f000 fb72 	bl	8001000 <HAL_Delay>

    // Read PC0 and PC1 again
    pc0_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 800091c:	2101      	movs	r1, #1
 800091e:	4819      	ldr	r0, [pc, #100]	@ (8000984 <test_connection+0x108>)
 8000920:	f000 fe0c 	bl	800153c <HAL_GPIO_ReadPin>
 8000924:	4603      	mov	r3, r0
 8000926:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    pc1_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 800092a:	2102      	movs	r1, #2
 800092c:	4815      	ldr	r0, [pc, #84]	@ (8000984 <test_connection+0x108>)
 800092e:	f000 fe05 	bl	800153c <HAL_GPIO_ReadPin>
 8000932:	4603      	mov	r3, r0
 8000934:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

    if (pc0_state == GPIO_PIN_RESET && pc1_state == GPIO_PIN_SET)
 8000938:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800093c:	2b00      	cmp	r3, #0
 800093e:	d10a      	bne.n	8000956 <test_connection+0xda>
 8000940:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000944:	2b01      	cmp	r3, #1
 8000946:	d106      	bne.n	8000956 <test_connection+0xda>
    {
        snprintf(message, sizeof(message), "Connection OK: PC0 is LOW (PC8), PC1 is HIGH (PC9)\n");
 8000948:	463b      	mov	r3, r7
 800094a:	4a12      	ldr	r2, [pc, #72]	@ (8000994 <test_connection+0x118>)
 800094c:	2164      	movs	r1, #100	@ 0x64
 800094e:	4618      	mov	r0, r3
 8000950:	f002 f8ca 	bl	8002ae8 <sniprintf>
    {
 8000954:	e005      	b.n	8000962 <test_connection+0xe6>
    }
    else
    {
        snprintf(message, sizeof(message), "Connection Failed: PC0 or PC1 state mismatch (Test 2)\n");
 8000956:	463b      	mov	r3, r7
 8000958:	4a0f      	ldr	r2, [pc, #60]	@ (8000998 <test_connection+0x11c>)
 800095a:	2164      	movs	r1, #100	@ 0x64
 800095c:	4618      	mov	r0, r3
 800095e:	f002 f8c3 	bl	8002ae8 <sniprintf>
    }

    HAL_UART_Transmit(&huart3, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 8000962:	463b      	mov	r3, r7
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff fc53 	bl	8000210 <strlen>
 800096a:	4603      	mov	r3, r0
 800096c:	b29a      	uxth	r2, r3
 800096e:	4639      	mov	r1, r7
 8000970:	f04f 33ff 	mov.w	r3, #4294967295
 8000974:	4806      	ldr	r0, [pc, #24]	@ (8000990 <test_connection+0x114>)
 8000976:	f001 fc65 	bl	8002244 <HAL_UART_Transmit>
}
 800097a:	bf00      	nop
 800097c:	3768      	adds	r7, #104	@ 0x68
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40020800 	.word	0x40020800
 8000988:	08003500 	.word	0x08003500
 800098c:	08003534 	.word	0x08003534
 8000990:	200000c0 	.word	0x200000c0
 8000994:	0800356c 	.word	0x0800356c
 8000998:	080035a0 	.word	0x080035a0

0800099c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b094      	sub	sp, #80	@ 0x50
 80009a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	2234      	movs	r2, #52	@ 0x34
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f002 f8d0 	bl	8002b50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b0:	f107 0308 	add.w	r3, r7, #8
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
 80009be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a70 <SystemClock_Config+0xd4>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c8:	4a29      	ldr	r2, [pc, #164]	@ (8000a70 <SystemClock_Config+0xd4>)
 80009ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d0:	4b27      	ldr	r3, [pc, #156]	@ (8000a70 <SystemClock_Config+0xd4>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009dc:	2300      	movs	r3, #0
 80009de:	603b      	str	r3, [r7, #0]
 80009e0:	4b24      	ldr	r3, [pc, #144]	@ (8000a74 <SystemClock_Config+0xd8>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009e8:	4a22      	ldr	r2, [pc, #136]	@ (8000a74 <SystemClock_Config+0xd8>)
 80009ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ee:	6013      	str	r3, [r2, #0]
 80009f0:	4b20      	ldr	r3, [pc, #128]	@ (8000a74 <SystemClock_Config+0xd8>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009f8:	603b      	str	r3, [r7, #0]
 80009fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009fc:	2302      	movs	r3, #2
 80009fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a00:	2301      	movs	r3, #1
 8000a02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a04:	2310      	movs	r3, #16
 8000a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a10:	2310      	movs	r3, #16
 8000a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a14:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000a18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a1a:	2304      	movs	r3, #4
 8000a1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a22:	2302      	movs	r3, #2
 8000a24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f001 f91c 	bl	8001c68 <HAL_RCC_OscConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a36:	f000 f903 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a50:	f107 0308 	add.w	r3, r7, #8
 8000a54:	2102      	movs	r1, #2
 8000a56:	4618      	mov	r0, r3
 8000a58:	f000 fdbc 	bl	80015d4 <HAL_RCC_ClockConfig>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000a62:	f000 f8ed 	bl	8000c40 <Error_Handler>
  }
}
 8000a66:	bf00      	nop
 8000a68:	3750      	adds	r7, #80	@ 0x50
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40007000 	.word	0x40007000

08000a78 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000a7e:	4a12      	ldr	r2, [pc, #72]	@ (8000ac8 <MX_USART2_UART_Init+0x50>)
 8000a80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a82:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000a84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a96:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa2:	4b08      	ldr	r3, [pc, #32]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000aae:	4805      	ldr	r0, [pc, #20]	@ (8000ac4 <MX_USART2_UART_Init+0x4c>)
 8000ab0:	f001 fb78 	bl	80021a4 <HAL_UART_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000aba:	f000 f8c1 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20000078 	.word	0x20000078
 8000ac8:	40004400 	.word	0x40004400

08000acc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ad0:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000ad2:	4a12      	ldr	r2, [pc, #72]	@ (8000b1c <MX_USART3_UART_Init+0x50>)
 8000ad4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ad6:	4b10      	ldr	r3, [pc, #64]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000ad8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000adc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000aea:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000af0:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000af2:	220c      	movs	r2, #12
 8000af4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	4b08      	ldr	r3, [pc, #32]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b02:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <MX_USART3_UART_Init+0x4c>)
 8000b04:	f001 fb4e 	bl	80021a4 <HAL_UART_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b0e:	f000 f897 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	200000c0 	.word	0x200000c0
 8000b1c:	40004800 	.word	0x40004800

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	@ 0x28
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	4a3d      	ldr	r2, [pc, #244]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b40:	f043 0304 	orr.w	r3, r3, #4
 8000b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b46:	4b3b      	ldr	r3, [pc, #236]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	f003 0304 	and.w	r3, r3, #4
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	4b37      	ldr	r3, [pc, #220]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	4a36      	ldr	r2, [pc, #216]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b62:	4b34      	ldr	r3, [pc, #208]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60bb      	str	r3, [r7, #8]
 8000b72:	4b30      	ldr	r3, [pc, #192]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	4a2f      	ldr	r2, [pc, #188]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	4b29      	ldr	r3, [pc, #164]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b92:	4a28      	ldr	r2, [pc, #160]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b94:	f043 0302 	orr.w	r3, r3, #2
 8000b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9a:	4b26      	ldr	r3, [pc, #152]	@ (8000c34 <MX_GPIO_Init+0x114>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	f003 0302 	and.w	r3, r3, #2
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2120      	movs	r1, #32
 8000baa:	4823      	ldr	r0, [pc, #140]	@ (8000c38 <MX_GPIO_Init+0x118>)
 8000bac:	f000 fcde 	bl	800156c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000bb6:	4821      	ldr	r0, [pc, #132]	@ (8000c3c <MX_GPIO_Init+0x11c>)
 8000bb8:	f000 fcd8 	bl	800156c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bc2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	481a      	ldr	r0, [pc, #104]	@ (8000c3c <MX_GPIO_Init+0x11c>)
 8000bd4:	f000 fb1e 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000bd8:	230f      	movs	r3, #15
 8000bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000be0:	2302      	movs	r3, #2
 8000be2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	4619      	mov	r1, r3
 8000bea:	4814      	ldr	r0, [pc, #80]	@ (8000c3c <MX_GPIO_Init+0x11c>)
 8000bec:	f000 fb12 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bf0:	2320      	movs	r3, #32
 8000bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	4619      	mov	r1, r3
 8000c06:	480c      	ldr	r0, [pc, #48]	@ (8000c38 <MX_GPIO_Init+0x118>)
 8000c08:	f000 fb04 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c0c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c12:	2301      	movs	r3, #1
 8000c14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c1e:	f107 0314 	add.w	r3, r7, #20
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_GPIO_Init+0x11c>)
 8000c26:	f000 faf5 	bl	8001214 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c2a:	bf00      	nop
 8000c2c:	3728      	adds	r7, #40	@ 0x28
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020000 	.word	0x40020000
 8000c3c:	40020800 	.word	0x40020800

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <Error_Handler+0x8>

08000c4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]
 8000c56:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <HAL_MspInit+0x4c>)
 8000c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c5a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c98 <HAL_MspInit+0x4c>)
 8000c5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c62:	4b0d      	ldr	r3, [pc, #52]	@ (8000c98 <HAL_MspInit+0x4c>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c6a:	607b      	str	r3, [r7, #4]
 8000c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	603b      	str	r3, [r7, #0]
 8000c72:	4b09      	ldr	r3, [pc, #36]	@ (8000c98 <HAL_MspInit+0x4c>)
 8000c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c76:	4a08      	ldr	r2, [pc, #32]	@ (8000c98 <HAL_MspInit+0x4c>)
 8000c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c7e:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <HAL_MspInit+0x4c>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c8a:	2007      	movs	r0, #7
 8000c8c:	f000 fa8e 	bl	80011ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c90:	bf00      	nop
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40023800 	.word	0x40023800

08000c9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b08c      	sub	sp, #48	@ 0x30
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	f107 031c 	add.w	r3, r7, #28
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a41      	ldr	r2, [pc, #260]	@ (8000dc0 <HAL_UART_MspInit+0x124>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d12c      	bne.n	8000d18 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61bb      	str	r3, [r7, #24]
 8000cc2:	4b40      	ldr	r3, [pc, #256]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc6:	4a3f      	ldr	r2, [pc, #252]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ccc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cce:	4b3d      	ldr	r3, [pc, #244]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cd6:	61bb      	str	r3, [r7, #24]
 8000cd8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
 8000cde:	4b39      	ldr	r3, [pc, #228]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce2:	4a38      	ldr	r2, [pc, #224]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cea:	4b36      	ldr	r3, [pc, #216]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000cf6:	230c      	movs	r3, #12
 8000cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d02:	2303      	movs	r3, #3
 8000d04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d06:	2307      	movs	r3, #7
 8000d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	f107 031c 	add.w	r3, r7, #28
 8000d0e:	4619      	mov	r1, r3
 8000d10:	482d      	ldr	r0, [pc, #180]	@ (8000dc8 <HAL_UART_MspInit+0x12c>)
 8000d12:	f000 fa7f 	bl	8001214 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d16:	e04f      	b.n	8000db8 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART3)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dcc <HAL_UART_MspInit+0x130>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d14a      	bne.n	8000db8 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	4b27      	ldr	r3, [pc, #156]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2a:	4a26      	ldr	r2, [pc, #152]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d32:	4b24      	ldr	r3, [pc, #144]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	4b20      	ldr	r3, [pc, #128]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	4a1f      	ldr	r2, [pc, #124]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d48:	f043 0304 	orr.w	r3, r3, #4
 8000d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	f003 0304 	and.w	r3, r3, #4
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	4b19      	ldr	r3, [pc, #100]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	4a18      	ldr	r2, [pc, #96]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d64:	f043 0302 	orr.w	r3, r3, #2
 8000d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6a:	4b16      	ldr	r3, [pc, #88]	@ (8000dc4 <HAL_UART_MspInit+0x128>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d76:	2320      	movs	r3, #32
 8000d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d86:	2307      	movs	r3, #7
 8000d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8a:	f107 031c 	add.w	r3, r7, #28
 8000d8e:	4619      	mov	r1, r3
 8000d90:	480f      	ldr	r0, [pc, #60]	@ (8000dd0 <HAL_UART_MspInit+0x134>)
 8000d92:	f000 fa3f 	bl	8001214 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da4:	2303      	movs	r3, #3
 8000da6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000da8:	2307      	movs	r3, #7
 8000daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dac:	f107 031c 	add.w	r3, r7, #28
 8000db0:	4619      	mov	r1, r3
 8000db2:	4808      	ldr	r0, [pc, #32]	@ (8000dd4 <HAL_UART_MspInit+0x138>)
 8000db4:	f000 fa2e 	bl	8001214 <HAL_GPIO_Init>
}
 8000db8:	bf00      	nop
 8000dba:	3730      	adds	r7, #48	@ 0x30
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40004400 	.word	0x40004400
 8000dc4:	40023800 	.word	0x40023800
 8000dc8:	40020000 	.word	0x40020000
 8000dcc:	40004800 	.word	0x40004800
 8000dd0:	40020800 	.word	0x40020800
 8000dd4:	40020400 	.word	0x40020400

08000dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <NMI_Handler+0x4>

08000de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <HardFault_Handler+0x4>

08000de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <MemManage_Handler+0x4>

08000df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <BusFault_Handler+0x4>

08000df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <UsageFault_Handler+0x4>

08000e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr

08000e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e2e:	f000 f8c7 	bl	8000fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e40:	4a14      	ldr	r2, [pc, #80]	@ (8000e94 <_sbrk+0x5c>)
 8000e42:	4b15      	ldr	r3, [pc, #84]	@ (8000e98 <_sbrk+0x60>)
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e4c:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <_sbrk+0x64>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d102      	bne.n	8000e5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e54:	4b11      	ldr	r3, [pc, #68]	@ (8000e9c <_sbrk+0x64>)
 8000e56:	4a12      	ldr	r2, [pc, #72]	@ (8000ea0 <_sbrk+0x68>)
 8000e58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e5a:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <_sbrk+0x64>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4413      	add	r3, r2
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d207      	bcs.n	8000e78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e68:	f001 fe7a 	bl	8002b60 <__errno>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	220c      	movs	r2, #12
 8000e70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e72:	f04f 33ff 	mov.w	r3, #4294967295
 8000e76:	e009      	b.n	8000e8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e78:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <_sbrk+0x64>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e7e:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <_sbrk+0x64>)
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4413      	add	r3, r2
 8000e86:	4a05      	ldr	r2, [pc, #20]	@ (8000e9c <_sbrk+0x64>)
 8000e88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3718      	adds	r7, #24
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20020000 	.word	0x20020000
 8000e98:	00000400 	.word	0x00000400
 8000e9c:	2000010c 	.word	0x2000010c
 8000ea0:	20000260 	.word	0x20000260

08000ea4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ea8:	4b06      	ldr	r3, [pc, #24]	@ (8000ec4 <SystemInit+0x20>)
 8000eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eae:	4a05      	ldr	r2, [pc, #20]	@ (8000ec4 <SystemInit+0x20>)
 8000eb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ec8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ecc:	f7ff ffea 	bl	8000ea4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ed0:	480c      	ldr	r0, [pc, #48]	@ (8000f04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ed2:	490d      	ldr	r1, [pc, #52]	@ (8000f08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed8:	e002      	b.n	8000ee0 <LoopCopyDataInit>

08000eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ede:	3304      	adds	r3, #4

08000ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee4:	d3f9      	bcc.n	8000eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8000f14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eec:	e001      	b.n	8000ef2 <LoopFillZerobss>

08000eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef0:	3204      	adds	r2, #4

08000ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef4:	d3fb      	bcc.n	8000eee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000ef6:	f001 fe39 	bl	8002b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000efa:	f7ff fb59 	bl	80005b0 <main>
  bx  lr    
 8000efe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f08:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f0c:	08003634 	.word	0x08003634
  ldr r2, =_sbss
 8000f10:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000f14:	2000025c 	.word	0x2000025c

08000f18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f18:	e7fe      	b.n	8000f18 <ADC_IRQHandler>
	...

08000f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f20:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <HAL_Init+0x40>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a0d      	ldr	r2, [pc, #52]	@ (8000f5c <HAL_Init+0x40>)
 8000f26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <HAL_Init+0x40>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <HAL_Init+0x40>)
 8000f32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <HAL_Init+0x40>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a07      	ldr	r2, [pc, #28]	@ (8000f5c <HAL_Init+0x40>)
 8000f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f44:	2003      	movs	r0, #3
 8000f46:	f000 f931 	bl	80011ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f000 f808 	bl	8000f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f50:	f7ff fe7c 	bl	8000c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40023c00 	.word	0x40023c00

08000f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f68:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <HAL_InitTick+0x54>)
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_InitTick+0x58>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	4619      	mov	r1, r3
 8000f72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 f93b 	bl	80011fa <HAL_SYSTICK_Config>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e00e      	b.n	8000fac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2b0f      	cmp	r3, #15
 8000f92:	d80a      	bhi.n	8000faa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f94:	2200      	movs	r2, #0
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	f04f 30ff 	mov.w	r0, #4294967295
 8000f9c:	f000 f911 	bl	80011c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fa0:	4a06      	ldr	r2, [pc, #24]	@ (8000fbc <HAL_InitTick+0x5c>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e000      	b.n	8000fac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	20000004 	.word	0x20000004

08000fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc4:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <HAL_IncTick+0x20>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <HAL_IncTick+0x24>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4413      	add	r3, r2
 8000fd0:	4a04      	ldr	r2, [pc, #16]	@ (8000fe4 <HAL_IncTick+0x24>)
 8000fd2:	6013      	str	r3, [r2, #0]
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	20000110 	.word	0x20000110

08000fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return uwTick;
 8000fec:	4b03      	ldr	r3, [pc, #12]	@ (8000ffc <HAL_GetTick+0x14>)
 8000fee:	681b      	ldr	r3, [r3, #0]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20000110 	.word	0x20000110

08001000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001008:	f7ff ffee 	bl	8000fe8 <HAL_GetTick>
 800100c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001018:	d005      	beq.n	8001026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <HAL_Delay+0x44>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001026:	bf00      	nop
 8001028:	f7ff ffde 	bl	8000fe8 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	429a      	cmp	r2, r3
 8001036:	d8f7      	bhi.n	8001028 <HAL_Delay+0x28>
  {
  }
}
 8001038:	bf00      	nop
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000008 	.word	0x20000008

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001070:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001074:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800107a:	4a04      	ldr	r2, [pc, #16]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	60d3      	str	r3, [r2, #12]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	db0a      	blt.n	80010d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	490c      	ldr	r1, [pc, #48]	@ (80010f8 <__NVIC_SetPriority+0x4c>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	0112      	lsls	r2, r2, #4
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	440b      	add	r3, r1
 80010d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d4:	e00a      	b.n	80010ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	4908      	ldr	r1, [pc, #32]	@ (80010fc <__NVIC_SetPriority+0x50>)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	3b04      	subs	r3, #4
 80010e4:	0112      	lsls	r2, r2, #4
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	440b      	add	r3, r1
 80010ea:	761a      	strb	r2, [r3, #24]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	e000e100 	.word	0xe000e100
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	@ 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f1c3 0307 	rsb	r3, r3, #7
 800111a:	2b04      	cmp	r3, #4
 800111c:	bf28      	it	cs
 800111e:	2304      	movcs	r3, #4
 8001120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3304      	adds	r3, #4
 8001126:	2b06      	cmp	r3, #6
 8001128:	d902      	bls.n	8001130 <NVIC_EncodePriority+0x30>
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	3b03      	subs	r3, #3
 800112e:	e000      	b.n	8001132 <NVIC_EncodePriority+0x32>
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001134:	f04f 32ff 	mov.w	r2, #4294967295
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43da      	mvns	r2, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	401a      	ands	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001148:	f04f 31ff 	mov.w	r1, #4294967295
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	fa01 f303 	lsl.w	r3, r1, r3
 8001152:	43d9      	mvns	r1, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001158:	4313      	orrs	r3, r2
         );
}
 800115a:	4618      	mov	r0, r3
 800115c:	3724      	adds	r7, #36	@ 0x24
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
	...

08001168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	3b01      	subs	r3, #1
 8001174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001178:	d301      	bcc.n	800117e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800117a:	2301      	movs	r3, #1
 800117c:	e00f      	b.n	800119e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117e:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <SysTick_Config+0x40>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3b01      	subs	r3, #1
 8001184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001186:	210f      	movs	r1, #15
 8001188:	f04f 30ff 	mov.w	r0, #4294967295
 800118c:	f7ff ff8e 	bl	80010ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001190:	4b05      	ldr	r3, [pc, #20]	@ (80011a8 <SysTick_Config+0x40>)
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001196:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <SysTick_Config+0x40>)
 8001198:	2207      	movs	r2, #7
 800119a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	e000e010 	.word	0xe000e010

080011ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff47 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b086      	sub	sp, #24
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	4603      	mov	r3, r0
 80011ca:	60b9      	str	r1, [r7, #8]
 80011cc:	607a      	str	r2, [r7, #4]
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d4:	f7ff ff5c 	bl	8001090 <__NVIC_GetPriorityGrouping>
 80011d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	68b9      	ldr	r1, [r7, #8]
 80011de:	6978      	ldr	r0, [r7, #20]
 80011e0:	f7ff ff8e 	bl	8001100 <NVIC_EncodePriority>
 80011e4:	4602      	mov	r2, r0
 80011e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ea:	4611      	mov	r1, r2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff5d 	bl	80010ac <__NVIC_SetPriority>
}
 80011f2:	bf00      	nop
 80011f4:	3718      	adds	r7, #24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ffb0 	bl	8001168 <SysTick_Config>
 8001208:	4603      	mov	r3, r0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001214:	b480      	push	{r7}
 8001216:	b089      	sub	sp, #36	@ 0x24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001226:	2300      	movs	r3, #0
 8001228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122a:	2300      	movs	r3, #0
 800122c:	61fb      	str	r3, [r7, #28]
 800122e:	e165      	b.n	80014fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001230:	2201      	movs	r2, #1
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	697a      	ldr	r2, [r7, #20]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	429a      	cmp	r2, r3
 800124a:	f040 8154 	bne.w	80014f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	2b01      	cmp	r3, #1
 8001258:	d005      	beq.n	8001266 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001262:	2b02      	cmp	r3, #2
 8001264:	d130      	bne.n	80012c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	2203      	movs	r2, #3
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43db      	mvns	r3, r3
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	4013      	ands	r3, r2
 800127c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	68da      	ldr	r2, [r3, #12]
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800129c:	2201      	movs	r2, #1
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	091b      	lsrs	r3, r3, #4
 80012b2:	f003 0201 	and.w	r2, r3, #1
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	d017      	beq.n	8001304 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	2203      	movs	r2, #3
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d123      	bne.n	8001358 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	08da      	lsrs	r2, r3, #3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	3208      	adds	r2, #8
 8001318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	220f      	movs	r2, #15
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4013      	ands	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	691a      	ldr	r2, [r3, #16]
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	08da      	lsrs	r2, r3, #3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3208      	adds	r2, #8
 8001352:	69b9      	ldr	r1, [r7, #24]
 8001354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0203 	and.w	r2, r3, #3
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4313      	orrs	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 80ae 	beq.w	80014f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	4b5d      	ldr	r3, [pc, #372]	@ (8001514 <HAL_GPIO_Init+0x300>)
 80013a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a2:	4a5c      	ldr	r2, [pc, #368]	@ (8001514 <HAL_GPIO_Init+0x300>)
 80013a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001514 <HAL_GPIO_Init+0x300>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013b6:	4a58      	ldr	r2, [pc, #352]	@ (8001518 <HAL_GPIO_Init+0x304>)
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	3302      	adds	r3, #2
 80013be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	220f      	movs	r2, #15
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43db      	mvns	r3, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4013      	ands	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a4f      	ldr	r2, [pc, #316]	@ (800151c <HAL_GPIO_Init+0x308>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d025      	beq.n	800142e <HAL_GPIO_Init+0x21a>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a4e      	ldr	r2, [pc, #312]	@ (8001520 <HAL_GPIO_Init+0x30c>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d01f      	beq.n	800142a <HAL_GPIO_Init+0x216>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a4d      	ldr	r2, [pc, #308]	@ (8001524 <HAL_GPIO_Init+0x310>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d019      	beq.n	8001426 <HAL_GPIO_Init+0x212>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a4c      	ldr	r2, [pc, #304]	@ (8001528 <HAL_GPIO_Init+0x314>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d013      	beq.n	8001422 <HAL_GPIO_Init+0x20e>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a4b      	ldr	r2, [pc, #300]	@ (800152c <HAL_GPIO_Init+0x318>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d00d      	beq.n	800141e <HAL_GPIO_Init+0x20a>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a4a      	ldr	r2, [pc, #296]	@ (8001530 <HAL_GPIO_Init+0x31c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d007      	beq.n	800141a <HAL_GPIO_Init+0x206>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a49      	ldr	r2, [pc, #292]	@ (8001534 <HAL_GPIO_Init+0x320>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d101      	bne.n	8001416 <HAL_GPIO_Init+0x202>
 8001412:	2306      	movs	r3, #6
 8001414:	e00c      	b.n	8001430 <HAL_GPIO_Init+0x21c>
 8001416:	2307      	movs	r3, #7
 8001418:	e00a      	b.n	8001430 <HAL_GPIO_Init+0x21c>
 800141a:	2305      	movs	r3, #5
 800141c:	e008      	b.n	8001430 <HAL_GPIO_Init+0x21c>
 800141e:	2304      	movs	r3, #4
 8001420:	e006      	b.n	8001430 <HAL_GPIO_Init+0x21c>
 8001422:	2303      	movs	r3, #3
 8001424:	e004      	b.n	8001430 <HAL_GPIO_Init+0x21c>
 8001426:	2302      	movs	r3, #2
 8001428:	e002      	b.n	8001430 <HAL_GPIO_Init+0x21c>
 800142a:	2301      	movs	r3, #1
 800142c:	e000      	b.n	8001430 <HAL_GPIO_Init+0x21c>
 800142e:	2300      	movs	r3, #0
 8001430:	69fa      	ldr	r2, [r7, #28]
 8001432:	f002 0203 	and.w	r2, r2, #3
 8001436:	0092      	lsls	r2, r2, #2
 8001438:	4093      	lsls	r3, r2
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	4313      	orrs	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001440:	4935      	ldr	r1, [pc, #212]	@ (8001518 <HAL_GPIO_Init+0x304>)
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	089b      	lsrs	r3, r3, #2
 8001446:	3302      	adds	r3, #2
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800144e:	4b3a      	ldr	r3, [pc, #232]	@ (8001538 <HAL_GPIO_Init+0x324>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	43db      	mvns	r3, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4013      	ands	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d003      	beq.n	8001472 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	4313      	orrs	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001472:	4a31      	ldr	r2, [pc, #196]	@ (8001538 <HAL_GPIO_Init+0x324>)
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001478:	4b2f      	ldr	r3, [pc, #188]	@ (8001538 <HAL_GPIO_Init+0x324>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	43db      	mvns	r3, r3
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	4013      	ands	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d003      	beq.n	800149c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	4313      	orrs	r3, r2
 800149a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800149c:	4a26      	ldr	r2, [pc, #152]	@ (8001538 <HAL_GPIO_Init+0x324>)
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014a2:	4b25      	ldr	r3, [pc, #148]	@ (8001538 <HAL_GPIO_Init+0x324>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d003      	beq.n	80014c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001538 <HAL_GPIO_Init+0x324>)
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001538 <HAL_GPIO_Init+0x324>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	4013      	ands	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d003      	beq.n	80014f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014f0:	4a11      	ldr	r2, [pc, #68]	@ (8001538 <HAL_GPIO_Init+0x324>)
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	3301      	adds	r3, #1
 80014fa:	61fb      	str	r3, [r7, #28]
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	2b0f      	cmp	r3, #15
 8001500:	f67f ae96 	bls.w	8001230 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001504:	bf00      	nop
 8001506:	bf00      	nop
 8001508:	3724      	adds	r7, #36	@ 0x24
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800
 8001518:	40013800 	.word	0x40013800
 800151c:	40020000 	.word	0x40020000
 8001520:	40020400 	.word	0x40020400
 8001524:	40020800 	.word	0x40020800
 8001528:	40020c00 	.word	0x40020c00
 800152c:	40021000 	.word	0x40021000
 8001530:	40021400 	.word	0x40021400
 8001534:	40021800 	.word	0x40021800
 8001538:	40013c00 	.word	0x40013c00

0800153c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691a      	ldr	r2, [r3, #16]
 800154c:	887b      	ldrh	r3, [r7, #2]
 800154e:	4013      	ands	r3, r2
 8001550:	2b00      	cmp	r3, #0
 8001552:	d002      	beq.n	800155a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001554:	2301      	movs	r3, #1
 8001556:	73fb      	strb	r3, [r7, #15]
 8001558:	e001      	b.n	800155e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800155a:	2300      	movs	r3, #0
 800155c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800155e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	807b      	strh	r3, [r7, #2]
 8001578:	4613      	mov	r3, r2
 800157a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800157c:	787b      	ldrb	r3, [r7, #1]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001582:	887a      	ldrh	r2, [r7, #2]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001588:	e003      	b.n	8001592 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800158a:	887b      	ldrh	r3, [r7, #2]
 800158c:	041a      	lsls	r2, r3, #16
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	619a      	str	r2, [r3, #24]
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800159e:	b480      	push	{r7}
 80015a0:	b085      	sub	sp, #20
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	460b      	mov	r3, r1
 80015a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015b0:	887a      	ldrh	r2, [r7, #2]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4013      	ands	r3, r2
 80015b6:	041a      	lsls	r2, r3, #16
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	43d9      	mvns	r1, r3
 80015bc:	887b      	ldrh	r3, [r7, #2]
 80015be:	400b      	ands	r3, r1
 80015c0:	431a      	orrs	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	619a      	str	r2, [r3, #24]
}
 80015c6:	bf00      	nop
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e0cc      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015e8:	4b68      	ldr	r3, [pc, #416]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 030f 	and.w	r3, r3, #15
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d90c      	bls.n	8001610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f6:	4b65      	ldr	r3, [pc, #404]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fe:	4b63      	ldr	r3, [pc, #396]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d001      	beq.n	8001610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e0b8      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d020      	beq.n	800165e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001628:	4b59      	ldr	r3, [pc, #356]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4a58      	ldr	r2, [pc, #352]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001632:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001640:	4b53      	ldr	r3, [pc, #332]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	4a52      	ldr	r2, [pc, #328]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001646:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800164a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800164c:	4b50      	ldr	r3, [pc, #320]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	494d      	ldr	r1, [pc, #308]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800165a:	4313      	orrs	r3, r2
 800165c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	d044      	beq.n	80016f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001672:	4b47      	ldr	r3, [pc, #284]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d119      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e07f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d003      	beq.n	8001692 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800168e:	2b03      	cmp	r3, #3
 8001690:	d107      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001692:	4b3f      	ldr	r3, [pc, #252]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e06f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e067      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016b2:	4b37      	ldr	r3, [pc, #220]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f023 0203 	bic.w	r2, r3, #3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	4934      	ldr	r1, [pc, #208]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016c4:	f7ff fc90 	bl	8000fe8 <HAL_GetTick>
 80016c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ca:	e00a      	b.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016cc:	f7ff fc8c 	bl	8000fe8 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e04f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 020c 	and.w	r2, r3, #12
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d1eb      	bne.n	80016cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016f4:	4b25      	ldr	r3, [pc, #148]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 030f 	and.w	r3, r3, #15
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d20c      	bcs.n	800171c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001702:	4b22      	ldr	r3, [pc, #136]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800170a:	4b20      	ldr	r3, [pc, #128]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d001      	beq.n	800171c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e032      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	2b00      	cmp	r3, #0
 8001726:	d008      	beq.n	800173a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001728:	4b19      	ldr	r3, [pc, #100]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	4916      	ldr	r1, [pc, #88]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0308 	and.w	r3, r3, #8
 8001742:	2b00      	cmp	r3, #0
 8001744:	d009      	beq.n	800175a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001746:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	490e      	ldr	r1, [pc, #56]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	4313      	orrs	r3, r2
 8001758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800175a:	f000 f855 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 800175e:	4602      	mov	r2, r0
 8001760:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	091b      	lsrs	r3, r3, #4
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	490a      	ldr	r1, [pc, #40]	@ (8001794 <HAL_RCC_ClockConfig+0x1c0>)
 800176c:	5ccb      	ldrb	r3, [r1, r3]
 800176e:	fa22 f303 	lsr.w	r3, r2, r3
 8001772:	4a09      	ldr	r2, [pc, #36]	@ (8001798 <HAL_RCC_ClockConfig+0x1c4>)
 8001774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <HAL_RCC_ClockConfig+0x1c8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fbf0 	bl	8000f60 <HAL_InitTick>

  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023c00 	.word	0x40023c00
 8001790:	40023800 	.word	0x40023800
 8001794:	080035d8 	.word	0x080035d8
 8001798:	20000000 	.word	0x20000000
 800179c:	20000004 	.word	0x20000004

080017a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017a4:	4b03      	ldr	r3, [pc, #12]	@ (80017b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80017a6:	681b      	ldr	r3, [r3, #0]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000000 	.word	0x20000000

080017b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017bc:	f7ff fff0 	bl	80017a0 <HAL_RCC_GetHCLKFreq>
 80017c0:	4602      	mov	r2, r0
 80017c2:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	0a9b      	lsrs	r3, r3, #10
 80017c8:	f003 0307 	and.w	r3, r3, #7
 80017cc:	4903      	ldr	r1, [pc, #12]	@ (80017dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80017ce:	5ccb      	ldrb	r3, [r1, r3]
 80017d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40023800 	.word	0x40023800
 80017dc:	080035e8 	.word	0x080035e8

080017e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017e4:	f7ff ffdc 	bl	80017a0 <HAL_RCC_GetHCLKFreq>
 80017e8:	4602      	mov	r2, r0
 80017ea:	4b05      	ldr	r3, [pc, #20]	@ (8001800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	0b5b      	lsrs	r3, r3, #13
 80017f0:	f003 0307 	and.w	r3, r3, #7
 80017f4:	4903      	ldr	r1, [pc, #12]	@ (8001804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017f6:	5ccb      	ldrb	r3, [r1, r3]
 80017f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40023800 	.word	0x40023800
 8001804:	080035e8 	.word	0x080035e8

08001808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800180c:	b0ae      	sub	sp, #184	@ 0xb8
 800180e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800181c:	2300      	movs	r3, #0
 800181e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001822:	2300      	movs	r3, #0
 8001824:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001828:	2300      	movs	r3, #0
 800182a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800182e:	4bcb      	ldr	r3, [pc, #812]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	2b0c      	cmp	r3, #12
 8001838:	f200 8206 	bhi.w	8001c48 <HAL_RCC_GetSysClockFreq+0x440>
 800183c:	a201      	add	r2, pc, #4	@ (adr r2, 8001844 <HAL_RCC_GetSysClockFreq+0x3c>)
 800183e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001842:	bf00      	nop
 8001844:	08001879 	.word	0x08001879
 8001848:	08001c49 	.word	0x08001c49
 800184c:	08001c49 	.word	0x08001c49
 8001850:	08001c49 	.word	0x08001c49
 8001854:	08001881 	.word	0x08001881
 8001858:	08001c49 	.word	0x08001c49
 800185c:	08001c49 	.word	0x08001c49
 8001860:	08001c49 	.word	0x08001c49
 8001864:	08001889 	.word	0x08001889
 8001868:	08001c49 	.word	0x08001c49
 800186c:	08001c49 	.word	0x08001c49
 8001870:	08001c49 	.word	0x08001c49
 8001874:	08001a79 	.word	0x08001a79
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001878:	4bb9      	ldr	r3, [pc, #740]	@ (8001b60 <HAL_RCC_GetSysClockFreq+0x358>)
 800187a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800187e:	e1e7      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001880:	4bb8      	ldr	r3, [pc, #736]	@ (8001b64 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001886:	e1e3      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001888:	4bb4      	ldr	r3, [pc, #720]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001890:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001894:	4bb1      	ldr	r3, [pc, #708]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d071      	beq.n	8001984 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018a0:	4bae      	ldr	r3, [pc, #696]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	099b      	lsrs	r3, r3, #6
 80018a6:	2200      	movs	r2, #0
 80018a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80018ac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80018b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80018b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80018bc:	2300      	movs	r3, #0
 80018be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80018c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80018c6:	4622      	mov	r2, r4
 80018c8:	462b      	mov	r3, r5
 80018ca:	f04f 0000 	mov.w	r0, #0
 80018ce:	f04f 0100 	mov.w	r1, #0
 80018d2:	0159      	lsls	r1, r3, #5
 80018d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018d8:	0150      	lsls	r0, r2, #5
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4621      	mov	r1, r4
 80018e0:	1a51      	subs	r1, r2, r1
 80018e2:	6439      	str	r1, [r7, #64]	@ 0x40
 80018e4:	4629      	mov	r1, r5
 80018e6:	eb63 0301 	sbc.w	r3, r3, r1
 80018ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	f04f 0300 	mov.w	r3, #0
 80018f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80018f8:	4649      	mov	r1, r9
 80018fa:	018b      	lsls	r3, r1, #6
 80018fc:	4641      	mov	r1, r8
 80018fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001902:	4641      	mov	r1, r8
 8001904:	018a      	lsls	r2, r1, #6
 8001906:	4641      	mov	r1, r8
 8001908:	1a51      	subs	r1, r2, r1
 800190a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800190c:	4649      	mov	r1, r9
 800190e:	eb63 0301 	sbc.w	r3, r3, r1
 8001912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001920:	4649      	mov	r1, r9
 8001922:	00cb      	lsls	r3, r1, #3
 8001924:	4641      	mov	r1, r8
 8001926:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800192a:	4641      	mov	r1, r8
 800192c:	00ca      	lsls	r2, r1, #3
 800192e:	4610      	mov	r0, r2
 8001930:	4619      	mov	r1, r3
 8001932:	4603      	mov	r3, r0
 8001934:	4622      	mov	r2, r4
 8001936:	189b      	adds	r3, r3, r2
 8001938:	633b      	str	r3, [r7, #48]	@ 0x30
 800193a:	462b      	mov	r3, r5
 800193c:	460a      	mov	r2, r1
 800193e:	eb42 0303 	adc.w	r3, r2, r3
 8001942:	637b      	str	r3, [r7, #52]	@ 0x34
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001950:	4629      	mov	r1, r5
 8001952:	024b      	lsls	r3, r1, #9
 8001954:	4621      	mov	r1, r4
 8001956:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800195a:	4621      	mov	r1, r4
 800195c:	024a      	lsls	r2, r1, #9
 800195e:	4610      	mov	r0, r2
 8001960:	4619      	mov	r1, r3
 8001962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001966:	2200      	movs	r2, #0
 8001968:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800196c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001970:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001974:	f7fe fca4 	bl	80002c0 <__aeabi_uldivmod>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4613      	mov	r3, r2
 800197e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001982:	e067      	b.n	8001a54 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001984:	4b75      	ldr	r3, [pc, #468]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	099b      	lsrs	r3, r3, #6
 800198a:	2200      	movs	r2, #0
 800198c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001990:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001994:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800199c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800199e:	2300      	movs	r3, #0
 80019a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80019a2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80019a6:	4622      	mov	r2, r4
 80019a8:	462b      	mov	r3, r5
 80019aa:	f04f 0000 	mov.w	r0, #0
 80019ae:	f04f 0100 	mov.w	r1, #0
 80019b2:	0159      	lsls	r1, r3, #5
 80019b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019b8:	0150      	lsls	r0, r2, #5
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4621      	mov	r1, r4
 80019c0:	1a51      	subs	r1, r2, r1
 80019c2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80019c4:	4629      	mov	r1, r5
 80019c6:	eb63 0301 	sbc.w	r3, r3, r1
 80019ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	f04f 0300 	mov.w	r3, #0
 80019d4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80019d8:	4649      	mov	r1, r9
 80019da:	018b      	lsls	r3, r1, #6
 80019dc:	4641      	mov	r1, r8
 80019de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019e2:	4641      	mov	r1, r8
 80019e4:	018a      	lsls	r2, r1, #6
 80019e6:	4641      	mov	r1, r8
 80019e8:	ebb2 0a01 	subs.w	sl, r2, r1
 80019ec:	4649      	mov	r1, r9
 80019ee:	eb63 0b01 	sbc.w	fp, r3, r1
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	f04f 0300 	mov.w	r3, #0
 80019fa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80019fe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001a02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001a06:	4692      	mov	sl, r2
 8001a08:	469b      	mov	fp, r3
 8001a0a:	4623      	mov	r3, r4
 8001a0c:	eb1a 0303 	adds.w	r3, sl, r3
 8001a10:	623b      	str	r3, [r7, #32]
 8001a12:	462b      	mov	r3, r5
 8001a14:	eb4b 0303 	adc.w	r3, fp, r3
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001a26:	4629      	mov	r1, r5
 8001a28:	028b      	lsls	r3, r1, #10
 8001a2a:	4621      	mov	r1, r4
 8001a2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a30:	4621      	mov	r1, r4
 8001a32:	028a      	lsls	r2, r1, #10
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001a40:	677a      	str	r2, [r7, #116]	@ 0x74
 8001a42:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001a46:	f7fe fc3b 	bl	80002c0 <__aeabi_uldivmod>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4613      	mov	r3, r2
 8001a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a54:	4b41      	ldr	r3, [pc, #260]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	0c1b      	lsrs	r3, r3, #16
 8001a5a:	f003 0303 	and.w	r3, r3, #3
 8001a5e:	3301      	adds	r3, #1
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001a66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001a6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a76:	e0eb      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a78:	4b38      	ldr	r3, [pc, #224]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a84:	4b35      	ldr	r3, [pc, #212]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d06b      	beq.n	8001b68 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a90:	4b32      	ldr	r3, [pc, #200]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	099b      	lsrs	r3, r3, #6
 8001a96:	2200      	movs	r2, #0
 8001a98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001aa2:	663b      	str	r3, [r7, #96]	@ 0x60
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	667b      	str	r3, [r7, #100]	@ 0x64
 8001aa8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001aac:	4622      	mov	r2, r4
 8001aae:	462b      	mov	r3, r5
 8001ab0:	f04f 0000 	mov.w	r0, #0
 8001ab4:	f04f 0100 	mov.w	r1, #0
 8001ab8:	0159      	lsls	r1, r3, #5
 8001aba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001abe:	0150      	lsls	r0, r2, #5
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4621      	mov	r1, r4
 8001ac6:	1a51      	subs	r1, r2, r1
 8001ac8:	61b9      	str	r1, [r7, #24]
 8001aca:	4629      	mov	r1, r5
 8001acc:	eb63 0301 	sbc.w	r3, r3, r1
 8001ad0:	61fb      	str	r3, [r7, #28]
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	f04f 0300 	mov.w	r3, #0
 8001ada:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001ade:	4659      	mov	r1, fp
 8001ae0:	018b      	lsls	r3, r1, #6
 8001ae2:	4651      	mov	r1, sl
 8001ae4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ae8:	4651      	mov	r1, sl
 8001aea:	018a      	lsls	r2, r1, #6
 8001aec:	4651      	mov	r1, sl
 8001aee:	ebb2 0801 	subs.w	r8, r2, r1
 8001af2:	4659      	mov	r1, fp
 8001af4:	eb63 0901 	sbc.w	r9, r3, r1
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b04:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b08:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b0c:	4690      	mov	r8, r2
 8001b0e:	4699      	mov	r9, r3
 8001b10:	4623      	mov	r3, r4
 8001b12:	eb18 0303 	adds.w	r3, r8, r3
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	462b      	mov	r3, r5
 8001b1a:	eb49 0303 	adc.w	r3, r9, r3
 8001b1e:	617b      	str	r3, [r7, #20]
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	f04f 0300 	mov.w	r3, #0
 8001b28:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	024b      	lsls	r3, r1, #9
 8001b30:	4621      	mov	r1, r4
 8001b32:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b36:	4621      	mov	r1, r4
 8001b38:	024a      	lsls	r2, r1, #9
 8001b3a:	4610      	mov	r0, r2
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b42:	2200      	movs	r2, #0
 8001b44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b46:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001b48:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b4c:	f7fe fbb8 	bl	80002c0 <__aeabi_uldivmod>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4613      	mov	r3, r2
 8001b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b5a:	e065      	b.n	8001c28 <HAL_RCC_GetSysClockFreq+0x420>
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	00f42400 	.word	0x00f42400
 8001b64:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b68:	4b3d      	ldr	r3, [pc, #244]	@ (8001c60 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	099b      	lsrs	r3, r3, #6
 8001b6e:	2200      	movs	r2, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	4611      	mov	r1, r2
 8001b74:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b78:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b7e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b82:	4642      	mov	r2, r8
 8001b84:	464b      	mov	r3, r9
 8001b86:	f04f 0000 	mov.w	r0, #0
 8001b8a:	f04f 0100 	mov.w	r1, #0
 8001b8e:	0159      	lsls	r1, r3, #5
 8001b90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b94:	0150      	lsls	r0, r2, #5
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4641      	mov	r1, r8
 8001b9c:	1a51      	subs	r1, r2, r1
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	4649      	mov	r1, r9
 8001ba2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001bb4:	4659      	mov	r1, fp
 8001bb6:	018b      	lsls	r3, r1, #6
 8001bb8:	4651      	mov	r1, sl
 8001bba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bbe:	4651      	mov	r1, sl
 8001bc0:	018a      	lsls	r2, r1, #6
 8001bc2:	4651      	mov	r1, sl
 8001bc4:	1a54      	subs	r4, r2, r1
 8001bc6:	4659      	mov	r1, fp
 8001bc8:	eb63 0501 	sbc.w	r5, r3, r1
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	00eb      	lsls	r3, r5, #3
 8001bd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bda:	00e2      	lsls	r2, r4, #3
 8001bdc:	4614      	mov	r4, r2
 8001bde:	461d      	mov	r5, r3
 8001be0:	4643      	mov	r3, r8
 8001be2:	18e3      	adds	r3, r4, r3
 8001be4:	603b      	str	r3, [r7, #0]
 8001be6:	464b      	mov	r3, r9
 8001be8:	eb45 0303 	adc.w	r3, r5, r3
 8001bec:	607b      	str	r3, [r7, #4]
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	f04f 0300 	mov.w	r3, #0
 8001bf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bfa:	4629      	mov	r1, r5
 8001bfc:	028b      	lsls	r3, r1, #10
 8001bfe:	4621      	mov	r1, r4
 8001c00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c04:	4621      	mov	r1, r4
 8001c06:	028a      	lsls	r2, r1, #10
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c10:	2200      	movs	r2, #0
 8001c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c14:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001c16:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c1a:	f7fe fb51 	bl	80002c0 <__aeabi_uldivmod>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4613      	mov	r3, r2
 8001c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001c28:	4b0d      	ldr	r3, [pc, #52]	@ (8001c60 <HAL_RCC_GetSysClockFreq+0x458>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	0f1b      	lsrs	r3, r3, #28
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001c36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c46:	e003      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001c4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	37b8      	adds	r7, #184	@ 0xb8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	00f42400 	.word	0x00f42400

08001c68 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e28d      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f000 8083 	beq.w	8001d8e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c88:	4b94      	ldr	r3, [pc, #592]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 030c 	and.w	r3, r3, #12
 8001c90:	2b04      	cmp	r3, #4
 8001c92:	d019      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c94:	4b91      	ldr	r3, [pc, #580]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c9c:	2b08      	cmp	r3, #8
 8001c9e:	d106      	bne.n	8001cae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ca0:	4b8e      	ldr	r3, [pc, #568]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ca8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cac:	d00c      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cae:	4b8b      	ldr	r3, [pc, #556]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001cb6:	2b0c      	cmp	r3, #12
 8001cb8:	d112      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cba:	4b88      	ldr	r3, [pc, #544]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cc6:	d10b      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc8:	4b84      	ldr	r3, [pc, #528]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d05b      	beq.n	8001d8c <HAL_RCC_OscConfig+0x124>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d157      	bne.n	8001d8c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e25a      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ce8:	d106      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x90>
 8001cea:	4b7c      	ldr	r3, [pc, #496]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a7b      	ldr	r2, [pc, #492]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	e01d      	b.n	8001d34 <HAL_RCC_OscConfig+0xcc>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d00:	d10c      	bne.n	8001d1c <HAL_RCC_OscConfig+0xb4>
 8001d02:	4b76      	ldr	r3, [pc, #472]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a75      	ldr	r2, [pc, #468]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	4b73      	ldr	r3, [pc, #460]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a72      	ldr	r2, [pc, #456]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	e00b      	b.n	8001d34 <HAL_RCC_OscConfig+0xcc>
 8001d1c:	4b6f      	ldr	r3, [pc, #444]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a6e      	ldr	r2, [pc, #440]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	4b6c      	ldr	r3, [pc, #432]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a6b      	ldr	r2, [pc, #428]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d013      	beq.n	8001d64 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7ff f954 	bl	8000fe8 <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d44:	f7ff f950 	bl	8000fe8 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b64      	cmp	r3, #100	@ 0x64
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e21f      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d56:	4b61      	ldr	r3, [pc, #388]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0f0      	beq.n	8001d44 <HAL_RCC_OscConfig+0xdc>
 8001d62:	e014      	b.n	8001d8e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d64:	f7ff f940 	bl	8000fe8 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff f93c 	bl	8000fe8 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	@ 0x64
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e20b      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d7e:	4b57      	ldr	r3, [pc, #348]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f0      	bne.n	8001d6c <HAL_RCC_OscConfig+0x104>
 8001d8a:	e000      	b.n	8001d8e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d06f      	beq.n	8001e7a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d9a:	4b50      	ldr	r3, [pc, #320]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f003 030c 	and.w	r3, r3, #12
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d017      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001da6:	4b4d      	ldr	r3, [pc, #308]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f003 030c 	and.w	r3, r3, #12
        || \
 8001dae:	2b08      	cmp	r3, #8
 8001db0:	d105      	bne.n	8001dbe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001db2:	4b4a      	ldr	r3, [pc, #296]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00b      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dbe:	4b47      	ldr	r3, [pc, #284]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001dc6:	2b0c      	cmp	r3, #12
 8001dc8:	d11c      	bne.n	8001e04 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dca:	4b44      	ldr	r3, [pc, #272]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d116      	bne.n	8001e04 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dd6:	4b41      	ldr	r3, [pc, #260]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d005      	beq.n	8001dee <HAL_RCC_OscConfig+0x186>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d001      	beq.n	8001dee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e1d3      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dee:	4b3b      	ldr	r3, [pc, #236]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	4937      	ldr	r1, [pc, #220]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e02:	e03a      	b.n	8001e7a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d020      	beq.n	8001e4e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e0c:	4b34      	ldr	r3, [pc, #208]	@ (8001ee0 <HAL_RCC_OscConfig+0x278>)
 8001e0e:	2201      	movs	r2, #1
 8001e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e12:	f7ff f8e9 	bl	8000fe8 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e1a:	f7ff f8e5 	bl	8000fe8 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e1b4      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e38:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4925      	ldr	r1, [pc, #148]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	600b      	str	r3, [r1, #0]
 8001e4c:	e015      	b.n	8001e7a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e4e:	4b24      	ldr	r3, [pc, #144]	@ (8001ee0 <HAL_RCC_OscConfig+0x278>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e54:	f7ff f8c8 	bl	8000fe8 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e5c:	f7ff f8c4 	bl	8000fe8 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e193      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0308 	and.w	r3, r3, #8
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d036      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d016      	beq.n	8001ebc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ee4 <HAL_RCC_OscConfig+0x27c>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e94:	f7ff f8a8 	bl	8000fe8 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9c:	f7ff f8a4 	bl	8000fe8 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e173      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eae:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f0      	beq.n	8001e9c <HAL_RCC_OscConfig+0x234>
 8001eba:	e01b      	b.n	8001ef4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ebc:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <HAL_RCC_OscConfig+0x27c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec2:	f7ff f891 	bl	8000fe8 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec8:	e00e      	b.n	8001ee8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eca:	f7ff f88d 	bl	8000fe8 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d907      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e15c      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	42470000 	.word	0x42470000
 8001ee4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ee8:	4b8a      	ldr	r3, [pc, #552]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1ea      	bne.n	8001eca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0304 	and.w	r3, r3, #4
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 8097 	beq.w	8002030 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f02:	2300      	movs	r3, #0
 8001f04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f06:	4b83      	ldr	r3, [pc, #524]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d10f      	bne.n	8001f32 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	4b7f      	ldr	r3, [pc, #508]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	4a7e      	ldr	r2, [pc, #504]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f22:	4b7c      	ldr	r3, [pc, #496]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2a:	60bb      	str	r3, [r7, #8]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f32:	4b79      	ldr	r3, [pc, #484]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d118      	bne.n	8001f70 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f3e:	4b76      	ldr	r3, [pc, #472]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a75      	ldr	r2, [pc, #468]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f4a:	f7ff f84d 	bl	8000fe8 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f52:	f7ff f849 	bl	8000fe8 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e118      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f64:	4b6c      	ldr	r3, [pc, #432]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d106      	bne.n	8001f86 <HAL_RCC_OscConfig+0x31e>
 8001f78:	4b66      	ldr	r3, [pc, #408]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7c:	4a65      	ldr	r2, [pc, #404]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f7e:	f043 0301 	orr.w	r3, r3, #1
 8001f82:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f84:	e01c      	b.n	8001fc0 <HAL_RCC_OscConfig+0x358>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b05      	cmp	r3, #5
 8001f8c:	d10c      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x340>
 8001f8e:	4b61      	ldr	r3, [pc, #388]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f92:	4a60      	ldr	r2, [pc, #384]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f9a:	4b5e      	ldr	r3, [pc, #376]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9e:	4a5d      	ldr	r2, [pc, #372]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa6:	e00b      	b.n	8001fc0 <HAL_RCC_OscConfig+0x358>
 8001fa8:	4b5a      	ldr	r3, [pc, #360]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fac:	4a59      	ldr	r2, [pc, #356]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fae:	f023 0301 	bic.w	r3, r3, #1
 8001fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fb4:	4b57      	ldr	r3, [pc, #348]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb8:	4a56      	ldr	r2, [pc, #344]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fba:	f023 0304 	bic.w	r3, r3, #4
 8001fbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d015      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc8:	f7ff f80e 	bl	8000fe8 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fce:	e00a      	b.n	8001fe6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd0:	f7ff f80a 	bl	8000fe8 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e0d7      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe6:	4b4b      	ldr	r3, [pc, #300]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0ee      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x368>
 8001ff2:	e014      	b.n	800201e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff4:	f7fe fff8 	bl	8000fe8 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffa:	e00a      	b.n	8002012 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffc:	f7fe fff4 	bl	8000fe8 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200a:	4293      	cmp	r3, r2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e0c1      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002012:	4b40      	ldr	r3, [pc, #256]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8002014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1ee      	bne.n	8001ffc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800201e:	7dfb      	ldrb	r3, [r7, #23]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d105      	bne.n	8002030 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002024:	4b3b      	ldr	r3, [pc, #236]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	4a3a      	ldr	r2, [pc, #232]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 800202a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800202e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	2b00      	cmp	r3, #0
 8002036:	f000 80ad 	beq.w	8002194 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800203a:	4b36      	ldr	r3, [pc, #216]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b08      	cmp	r3, #8
 8002044:	d060      	beq.n	8002108 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d145      	bne.n	80020da <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800204e:	4b33      	ldr	r3, [pc, #204]	@ (800211c <HAL_RCC_OscConfig+0x4b4>)
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002054:	f7fe ffc8 	bl	8000fe8 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800205c:	f7fe ffc4 	bl	8000fe8 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e093      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800206e:	4b29      	ldr	r3, [pc, #164]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f0      	bne.n	800205c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69da      	ldr	r2, [r3, #28]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	019b      	lsls	r3, r3, #6
 800208a:	431a      	orrs	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002090:	085b      	lsrs	r3, r3, #1
 8002092:	3b01      	subs	r3, #1
 8002094:	041b      	lsls	r3, r3, #16
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209c:	061b      	lsls	r3, r3, #24
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a4:	071b      	lsls	r3, r3, #28
 80020a6:	491b      	ldr	r1, [pc, #108]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020ac:	4b1b      	ldr	r3, [pc, #108]	@ (800211c <HAL_RCC_OscConfig+0x4b4>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b2:	f7fe ff99 	bl	8000fe8 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ba:	f7fe ff95 	bl	8000fe8 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e064      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020cc:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0f0      	beq.n	80020ba <HAL_RCC_OscConfig+0x452>
 80020d8:	e05c      	b.n	8002194 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <HAL_RCC_OscConfig+0x4b4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e0:	f7fe ff82 	bl	8000fe8 <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e8:	f7fe ff7e 	bl	8000fe8 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e04d      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f0      	bne.n	80020e8 <HAL_RCC_OscConfig+0x480>
 8002106:	e045      	b.n	8002194 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d107      	bne.n	8002120 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e040      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
 8002114:	40023800 	.word	0x40023800
 8002118:	40007000 	.word	0x40007000
 800211c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002120:	4b1f      	ldr	r3, [pc, #124]	@ (80021a0 <HAL_RCC_OscConfig+0x538>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d030      	beq.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002138:	429a      	cmp	r2, r3
 800213a:	d129      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002146:	429a      	cmp	r2, r3
 8002148:	d122      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002150:	4013      	ands	r3, r2
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002156:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002158:	4293      	cmp	r3, r2
 800215a:	d119      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002166:	085b      	lsrs	r3, r3, #1
 8002168:	3b01      	subs	r3, #1
 800216a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800216c:	429a      	cmp	r2, r3
 800216e:	d10f      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800217c:	429a      	cmp	r2, r3
 800217e:	d107      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800218c:	429a      	cmp	r2, r3
 800218e:	d001      	beq.n	8002194 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40023800 	.word	0x40023800

080021a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e042      	b.n	800223c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d106      	bne.n	80021d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7fe fd66 	bl	8000c9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2224      	movs	r2, #36	@ 0x24
 80021d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 fa09 	bl	8002600 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	691a      	ldr	r2, [r3, #16]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	695a      	ldr	r2, [r3, #20]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800220c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68da      	ldr	r2, [r3, #12]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800221c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2220      	movs	r2, #32
 8002228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2220      	movs	r2, #32
 8002230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08a      	sub	sp, #40	@ 0x28
 8002248:	af02      	add	r7, sp, #8
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	603b      	str	r3, [r7, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b20      	cmp	r3, #32
 8002262:	d175      	bne.n	8002350 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d002      	beq.n	8002270 <HAL_UART_Transmit+0x2c>
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e06e      	b.n	8002352 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2221      	movs	r2, #33	@ 0x21
 800227e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002282:	f7fe feb1 	bl	8000fe8 <HAL_GetTick>
 8002286:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	88fa      	ldrh	r2, [r7, #6]
 800228c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	88fa      	ldrh	r2, [r7, #6]
 8002292:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800229c:	d108      	bne.n	80022b0 <HAL_UART_Transmit+0x6c>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d104      	bne.n	80022b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	61bb      	str	r3, [r7, #24]
 80022ae:	e003      	b.n	80022b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022b8:	e02e      	b.n	8002318 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	2200      	movs	r2, #0
 80022c2:	2180      	movs	r1, #128	@ 0x80
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f000 f8df 	bl	8002488 <UART_WaitOnFlagUntilTimeout>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d005      	beq.n	80022dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2220      	movs	r2, #32
 80022d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e03a      	b.n	8002352 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10b      	bne.n	80022fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	461a      	mov	r2, r3
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	3302      	adds	r3, #2
 80022f6:	61bb      	str	r3, [r7, #24]
 80022f8:	e007      	b.n	800230a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	781a      	ldrb	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	3301      	adds	r3, #1
 8002308:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800230e:	b29b      	uxth	r3, r3
 8002310:	3b01      	subs	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800231c:	b29b      	uxth	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1cb      	bne.n	80022ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	2200      	movs	r2, #0
 800232a:	2140      	movs	r1, #64	@ 0x40
 800232c:	68f8      	ldr	r0, [r7, #12]
 800232e:	f000 f8ab 	bl	8002488 <UART_WaitOnFlagUntilTimeout>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d005      	beq.n	8002344 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2220      	movs	r2, #32
 800233c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e006      	b.n	8002352 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2220      	movs	r2, #32
 8002348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	e000      	b.n	8002352 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002350:	2302      	movs	r3, #2
  }
}
 8002352:	4618      	mov	r0, r3
 8002354:	3720      	adds	r7, #32
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800235a:	b580      	push	{r7, lr}
 800235c:	b08a      	sub	sp, #40	@ 0x28
 800235e:	af02      	add	r7, sp, #8
 8002360:	60f8      	str	r0, [r7, #12]
 8002362:	60b9      	str	r1, [r7, #8]
 8002364:	603b      	str	r3, [r7, #0]
 8002366:	4613      	mov	r3, r2
 8002368:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b20      	cmp	r3, #32
 8002378:	f040 8081 	bne.w	800247e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <HAL_UART_Receive+0x2e>
 8002382:	88fb      	ldrh	r3, [r7, #6]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d101      	bne.n	800238c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e079      	b.n	8002480 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2222      	movs	r2, #34	@ 0x22
 8002396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2200      	movs	r2, #0
 800239e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023a0:	f7fe fe22 	bl	8000fe8 <HAL_GetTick>
 80023a4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	88fa      	ldrh	r2, [r7, #6]
 80023aa:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	88fa      	ldrh	r2, [r7, #6]
 80023b0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023ba:	d108      	bne.n	80023ce <HAL_UART_Receive+0x74>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d104      	bne.n	80023ce <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	61bb      	str	r3, [r7, #24]
 80023cc:	e003      	b.n	80023d6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80023d6:	e047      	b.n	8002468 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	2200      	movs	r2, #0
 80023e0:	2120      	movs	r1, #32
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 f850 	bl	8002488 <UART_WaitOnFlagUntilTimeout>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2220      	movs	r2, #32
 80023f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e042      	b.n	8002480 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d10c      	bne.n	800241a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	b29b      	uxth	r3, r3
 8002408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800240c:	b29a      	uxth	r2, r3
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	3302      	adds	r3, #2
 8002416:	61bb      	str	r3, [r7, #24]
 8002418:	e01f      	b.n	800245a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002422:	d007      	beq.n	8002434 <HAL_UART_Receive+0xda>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10a      	bne.n	8002442 <HAL_UART_Receive+0xe8>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d106      	bne.n	8002442 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	b2da      	uxtb	r2, r3
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	701a      	strb	r2, [r3, #0]
 8002440:	e008      	b.n	8002454 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800244e:	b2da      	uxtb	r2, r3
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	3301      	adds	r3, #1
 8002458:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800245e:	b29b      	uxth	r3, r3
 8002460:	3b01      	subs	r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800246c:	b29b      	uxth	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1b2      	bne.n	80023d8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2220      	movs	r2, #32
 8002476:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	e000      	b.n	8002480 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800247e:	2302      	movs	r3, #2
  }
}
 8002480:	4618      	mov	r0, r3
 8002482:	3720      	adds	r7, #32
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	603b      	str	r3, [r7, #0]
 8002494:	4613      	mov	r3, r2
 8002496:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002498:	e03b      	b.n	8002512 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800249a:	6a3b      	ldr	r3, [r7, #32]
 800249c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a0:	d037      	beq.n	8002512 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024a2:	f7fe fda1 	bl	8000fe8 <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	6a3a      	ldr	r2, [r7, #32]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d302      	bcc.n	80024b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80024b2:	6a3b      	ldr	r3, [r7, #32]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e03a      	b.n	8002532 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	f003 0304 	and.w	r3, r3, #4
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d023      	beq.n	8002512 <UART_WaitOnFlagUntilTimeout+0x8a>
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	2b80      	cmp	r3, #128	@ 0x80
 80024ce:	d020      	beq.n	8002512 <UART_WaitOnFlagUntilTimeout+0x8a>
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	2b40      	cmp	r3, #64	@ 0x40
 80024d4:	d01d      	beq.n	8002512 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d116      	bne.n	8002512 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	617b      	str	r3, [r7, #20]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f000 f81d 	bl	800253a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2208      	movs	r2, #8
 8002504:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e00f      	b.n	8002532 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	4013      	ands	r3, r2
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	429a      	cmp	r2, r3
 8002520:	bf0c      	ite	eq
 8002522:	2301      	moveq	r3, #1
 8002524:	2300      	movne	r3, #0
 8002526:	b2db      	uxtb	r3, r3
 8002528:	461a      	mov	r2, r3
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	429a      	cmp	r2, r3
 800252e:	d0b4      	beq.n	800249a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3718      	adds	r7, #24
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800253a:	b480      	push	{r7}
 800253c:	b095      	sub	sp, #84	@ 0x54
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	330c      	adds	r3, #12
 8002548:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800254a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800254c:	e853 3f00 	ldrex	r3, [r3]
 8002550:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002554:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002558:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	330c      	adds	r3, #12
 8002560:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002562:	643a      	str	r2, [r7, #64]	@ 0x40
 8002564:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002566:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002568:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800256a:	e841 2300 	strex	r3, r2, [r1]
 800256e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1e5      	bne.n	8002542 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	3314      	adds	r3, #20
 800257c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	e853 3f00 	ldrex	r3, [r3]
 8002584:	61fb      	str	r3, [r7, #28]
   return(result);
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	f023 0301 	bic.w	r3, r3, #1
 800258c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	3314      	adds	r3, #20
 8002594:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002596:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002598:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800259a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800259c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800259e:	e841 2300 	strex	r3, r2, [r1]
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1e5      	bne.n	8002576 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d119      	bne.n	80025e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	330c      	adds	r3, #12
 80025b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	e853 3f00 	ldrex	r3, [r3]
 80025c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	f023 0310 	bic.w	r3, r3, #16
 80025c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	330c      	adds	r3, #12
 80025d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80025d2:	61ba      	str	r2, [r7, #24]
 80025d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d6:	6979      	ldr	r1, [r7, #20]
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	e841 2300 	strex	r3, r2, [r1]
 80025de:	613b      	str	r3, [r7, #16]
   return(result);
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1e5      	bne.n	80025b2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2220      	movs	r2, #32
 80025ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80025f4:	bf00      	nop
 80025f6:	3754      	adds	r7, #84	@ 0x54
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002604:	b0c0      	sub	sp, #256	@ 0x100
 8002606:	af00      	add	r7, sp, #0
 8002608:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800260c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800261c:	68d9      	ldr	r1, [r3, #12]
 800261e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	ea40 0301 	orr.w	r3, r0, r1
 8002628:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800262a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	431a      	orrs	r2, r3
 8002638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	431a      	orrs	r2, r3
 8002640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	4313      	orrs	r3, r2
 8002648:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800264c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002658:	f021 010c 	bic.w	r1, r1, #12
 800265c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002666:	430b      	orrs	r3, r1
 8002668:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800266a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800267a:	6999      	ldr	r1, [r3, #24]
 800267c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	ea40 0301 	orr.w	r3, r0, r1
 8002686:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	4b8f      	ldr	r3, [pc, #572]	@ (80028cc <UART_SetConfig+0x2cc>)
 8002690:	429a      	cmp	r2, r3
 8002692:	d005      	beq.n	80026a0 <UART_SetConfig+0xa0>
 8002694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	4b8d      	ldr	r3, [pc, #564]	@ (80028d0 <UART_SetConfig+0x2d0>)
 800269c:	429a      	cmp	r2, r3
 800269e:	d104      	bne.n	80026aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80026a0:	f7ff f89e 	bl	80017e0 <HAL_RCC_GetPCLK2Freq>
 80026a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80026a8:	e003      	b.n	80026b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80026aa:	f7ff f885 	bl	80017b8 <HAL_RCC_GetPCLK1Freq>
 80026ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026bc:	f040 810c 	bne.w	80028d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026c4:	2200      	movs	r2, #0
 80026c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80026ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80026ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80026d2:	4622      	mov	r2, r4
 80026d4:	462b      	mov	r3, r5
 80026d6:	1891      	adds	r1, r2, r2
 80026d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80026da:	415b      	adcs	r3, r3
 80026dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80026e2:	4621      	mov	r1, r4
 80026e4:	eb12 0801 	adds.w	r8, r2, r1
 80026e8:	4629      	mov	r1, r5
 80026ea:	eb43 0901 	adc.w	r9, r3, r1
 80026ee:	f04f 0200 	mov.w	r2, #0
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002702:	4690      	mov	r8, r2
 8002704:	4699      	mov	r9, r3
 8002706:	4623      	mov	r3, r4
 8002708:	eb18 0303 	adds.w	r3, r8, r3
 800270c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002710:	462b      	mov	r3, r5
 8002712:	eb49 0303 	adc.w	r3, r9, r3
 8002716:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800271a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002726:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800272a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800272e:	460b      	mov	r3, r1
 8002730:	18db      	adds	r3, r3, r3
 8002732:	653b      	str	r3, [r7, #80]	@ 0x50
 8002734:	4613      	mov	r3, r2
 8002736:	eb42 0303 	adc.w	r3, r2, r3
 800273a:	657b      	str	r3, [r7, #84]	@ 0x54
 800273c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002740:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002744:	f7fd fdbc 	bl	80002c0 <__aeabi_uldivmod>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4b61      	ldr	r3, [pc, #388]	@ (80028d4 <UART_SetConfig+0x2d4>)
 800274e:	fba3 2302 	umull	r2, r3, r3, r2
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	011c      	lsls	r4, r3, #4
 8002756:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800275a:	2200      	movs	r2, #0
 800275c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002760:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002764:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002768:	4642      	mov	r2, r8
 800276a:	464b      	mov	r3, r9
 800276c:	1891      	adds	r1, r2, r2
 800276e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002770:	415b      	adcs	r3, r3
 8002772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002774:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002778:	4641      	mov	r1, r8
 800277a:	eb12 0a01 	adds.w	sl, r2, r1
 800277e:	4649      	mov	r1, r9
 8002780:	eb43 0b01 	adc.w	fp, r3, r1
 8002784:	f04f 0200 	mov.w	r2, #0
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002790:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002794:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002798:	4692      	mov	sl, r2
 800279a:	469b      	mov	fp, r3
 800279c:	4643      	mov	r3, r8
 800279e:	eb1a 0303 	adds.w	r3, sl, r3
 80027a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80027a6:	464b      	mov	r3, r9
 80027a8:	eb4b 0303 	adc.w	r3, fp, r3
 80027ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80027b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80027bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80027c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80027c4:	460b      	mov	r3, r1
 80027c6:	18db      	adds	r3, r3, r3
 80027c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80027ca:	4613      	mov	r3, r2
 80027cc:	eb42 0303 	adc.w	r3, r2, r3
 80027d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80027d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80027d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80027da:	f7fd fd71 	bl	80002c0 <__aeabi_uldivmod>
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	4611      	mov	r1, r2
 80027e4:	4b3b      	ldr	r3, [pc, #236]	@ (80028d4 <UART_SetConfig+0x2d4>)
 80027e6:	fba3 2301 	umull	r2, r3, r3, r1
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	2264      	movs	r2, #100	@ 0x64
 80027ee:	fb02 f303 	mul.w	r3, r2, r3
 80027f2:	1acb      	subs	r3, r1, r3
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80027fa:	4b36      	ldr	r3, [pc, #216]	@ (80028d4 <UART_SetConfig+0x2d4>)
 80027fc:	fba3 2302 	umull	r2, r3, r3, r2
 8002800:	095b      	lsrs	r3, r3, #5
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002808:	441c      	add	r4, r3
 800280a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800280e:	2200      	movs	r2, #0
 8002810:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002814:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002818:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800281c:	4642      	mov	r2, r8
 800281e:	464b      	mov	r3, r9
 8002820:	1891      	adds	r1, r2, r2
 8002822:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002824:	415b      	adcs	r3, r3
 8002826:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002828:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800282c:	4641      	mov	r1, r8
 800282e:	1851      	adds	r1, r2, r1
 8002830:	6339      	str	r1, [r7, #48]	@ 0x30
 8002832:	4649      	mov	r1, r9
 8002834:	414b      	adcs	r3, r1
 8002836:	637b      	str	r3, [r7, #52]	@ 0x34
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002844:	4659      	mov	r1, fp
 8002846:	00cb      	lsls	r3, r1, #3
 8002848:	4651      	mov	r1, sl
 800284a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800284e:	4651      	mov	r1, sl
 8002850:	00ca      	lsls	r2, r1, #3
 8002852:	4610      	mov	r0, r2
 8002854:	4619      	mov	r1, r3
 8002856:	4603      	mov	r3, r0
 8002858:	4642      	mov	r2, r8
 800285a:	189b      	adds	r3, r3, r2
 800285c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002860:	464b      	mov	r3, r9
 8002862:	460a      	mov	r2, r1
 8002864:	eb42 0303 	adc.w	r3, r2, r3
 8002868:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800286c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002878:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800287c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002880:	460b      	mov	r3, r1
 8002882:	18db      	adds	r3, r3, r3
 8002884:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002886:	4613      	mov	r3, r2
 8002888:	eb42 0303 	adc.w	r3, r2, r3
 800288c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800288e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002892:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002896:	f7fd fd13 	bl	80002c0 <__aeabi_uldivmod>
 800289a:	4602      	mov	r2, r0
 800289c:	460b      	mov	r3, r1
 800289e:	4b0d      	ldr	r3, [pc, #52]	@ (80028d4 <UART_SetConfig+0x2d4>)
 80028a0:	fba3 1302 	umull	r1, r3, r3, r2
 80028a4:	095b      	lsrs	r3, r3, #5
 80028a6:	2164      	movs	r1, #100	@ 0x64
 80028a8:	fb01 f303 	mul.w	r3, r1, r3
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	3332      	adds	r3, #50	@ 0x32
 80028b2:	4a08      	ldr	r2, [pc, #32]	@ (80028d4 <UART_SetConfig+0x2d4>)
 80028b4:	fba2 2303 	umull	r2, r3, r2, r3
 80028b8:	095b      	lsrs	r3, r3, #5
 80028ba:	f003 0207 	and.w	r2, r3, #7
 80028be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4422      	add	r2, r4
 80028c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80028c8:	e106      	b.n	8002ad8 <UART_SetConfig+0x4d8>
 80028ca:	bf00      	nop
 80028cc:	40011000 	.word	0x40011000
 80028d0:	40011400 	.word	0x40011400
 80028d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028dc:	2200      	movs	r2, #0
 80028de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80028e2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80028e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80028ea:	4642      	mov	r2, r8
 80028ec:	464b      	mov	r3, r9
 80028ee:	1891      	adds	r1, r2, r2
 80028f0:	6239      	str	r1, [r7, #32]
 80028f2:	415b      	adcs	r3, r3
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80028f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028fa:	4641      	mov	r1, r8
 80028fc:	1854      	adds	r4, r2, r1
 80028fe:	4649      	mov	r1, r9
 8002900:	eb43 0501 	adc.w	r5, r3, r1
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	00eb      	lsls	r3, r5, #3
 800290e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002912:	00e2      	lsls	r2, r4, #3
 8002914:	4614      	mov	r4, r2
 8002916:	461d      	mov	r5, r3
 8002918:	4643      	mov	r3, r8
 800291a:	18e3      	adds	r3, r4, r3
 800291c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002920:	464b      	mov	r3, r9
 8002922:	eb45 0303 	adc.w	r3, r5, r3
 8002926:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800292a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002936:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800293a:	f04f 0200 	mov.w	r2, #0
 800293e:	f04f 0300 	mov.w	r3, #0
 8002942:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002946:	4629      	mov	r1, r5
 8002948:	008b      	lsls	r3, r1, #2
 800294a:	4621      	mov	r1, r4
 800294c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002950:	4621      	mov	r1, r4
 8002952:	008a      	lsls	r2, r1, #2
 8002954:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002958:	f7fd fcb2 	bl	80002c0 <__aeabi_uldivmod>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	4b60      	ldr	r3, [pc, #384]	@ (8002ae4 <UART_SetConfig+0x4e4>)
 8002962:	fba3 2302 	umull	r2, r3, r3, r2
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	011c      	lsls	r4, r3, #4
 800296a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800296e:	2200      	movs	r2, #0
 8002970:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002974:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002978:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800297c:	4642      	mov	r2, r8
 800297e:	464b      	mov	r3, r9
 8002980:	1891      	adds	r1, r2, r2
 8002982:	61b9      	str	r1, [r7, #24]
 8002984:	415b      	adcs	r3, r3
 8002986:	61fb      	str	r3, [r7, #28]
 8002988:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800298c:	4641      	mov	r1, r8
 800298e:	1851      	adds	r1, r2, r1
 8002990:	6139      	str	r1, [r7, #16]
 8002992:	4649      	mov	r1, r9
 8002994:	414b      	adcs	r3, r1
 8002996:	617b      	str	r3, [r7, #20]
 8002998:	f04f 0200 	mov.w	r2, #0
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029a4:	4659      	mov	r1, fp
 80029a6:	00cb      	lsls	r3, r1, #3
 80029a8:	4651      	mov	r1, sl
 80029aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029ae:	4651      	mov	r1, sl
 80029b0:	00ca      	lsls	r2, r1, #3
 80029b2:	4610      	mov	r0, r2
 80029b4:	4619      	mov	r1, r3
 80029b6:	4603      	mov	r3, r0
 80029b8:	4642      	mov	r2, r8
 80029ba:	189b      	adds	r3, r3, r2
 80029bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80029c0:	464b      	mov	r3, r9
 80029c2:	460a      	mov	r2, r1
 80029c4:	eb42 0303 	adc.w	r3, r2, r3
 80029c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80029cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80029d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80029d8:	f04f 0200 	mov.w	r2, #0
 80029dc:	f04f 0300 	mov.w	r3, #0
 80029e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80029e4:	4649      	mov	r1, r9
 80029e6:	008b      	lsls	r3, r1, #2
 80029e8:	4641      	mov	r1, r8
 80029ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029ee:	4641      	mov	r1, r8
 80029f0:	008a      	lsls	r2, r1, #2
 80029f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80029f6:	f7fd fc63 	bl	80002c0 <__aeabi_uldivmod>
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	4611      	mov	r1, r2
 8002a00:	4b38      	ldr	r3, [pc, #224]	@ (8002ae4 <UART_SetConfig+0x4e4>)
 8002a02:	fba3 2301 	umull	r2, r3, r3, r1
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	2264      	movs	r2, #100	@ 0x64
 8002a0a:	fb02 f303 	mul.w	r3, r2, r3
 8002a0e:	1acb      	subs	r3, r1, r3
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	3332      	adds	r3, #50	@ 0x32
 8002a14:	4a33      	ldr	r2, [pc, #204]	@ (8002ae4 <UART_SetConfig+0x4e4>)
 8002a16:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1a:	095b      	lsrs	r3, r3, #5
 8002a1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a20:	441c      	add	r4, r3
 8002a22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a26:	2200      	movs	r2, #0
 8002a28:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002a30:	4642      	mov	r2, r8
 8002a32:	464b      	mov	r3, r9
 8002a34:	1891      	adds	r1, r2, r2
 8002a36:	60b9      	str	r1, [r7, #8]
 8002a38:	415b      	adcs	r3, r3
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a40:	4641      	mov	r1, r8
 8002a42:	1851      	adds	r1, r2, r1
 8002a44:	6039      	str	r1, [r7, #0]
 8002a46:	4649      	mov	r1, r9
 8002a48:	414b      	adcs	r3, r1
 8002a4a:	607b      	str	r3, [r7, #4]
 8002a4c:	f04f 0200 	mov.w	r2, #0
 8002a50:	f04f 0300 	mov.w	r3, #0
 8002a54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002a58:	4659      	mov	r1, fp
 8002a5a:	00cb      	lsls	r3, r1, #3
 8002a5c:	4651      	mov	r1, sl
 8002a5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a62:	4651      	mov	r1, sl
 8002a64:	00ca      	lsls	r2, r1, #3
 8002a66:	4610      	mov	r0, r2
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	4642      	mov	r2, r8
 8002a6e:	189b      	adds	r3, r3, r2
 8002a70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a72:	464b      	mov	r3, r9
 8002a74:	460a      	mov	r2, r1
 8002a76:	eb42 0303 	adc.w	r3, r2, r3
 8002a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a86:	667a      	str	r2, [r7, #100]	@ 0x64
 8002a88:	f04f 0200 	mov.w	r2, #0
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002a94:	4649      	mov	r1, r9
 8002a96:	008b      	lsls	r3, r1, #2
 8002a98:	4641      	mov	r1, r8
 8002a9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a9e:	4641      	mov	r1, r8
 8002aa0:	008a      	lsls	r2, r1, #2
 8002aa2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002aa6:	f7fd fc0b 	bl	80002c0 <__aeabi_uldivmod>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae4 <UART_SetConfig+0x4e4>)
 8002ab0:	fba3 1302 	umull	r1, r3, r3, r2
 8002ab4:	095b      	lsrs	r3, r3, #5
 8002ab6:	2164      	movs	r1, #100	@ 0x64
 8002ab8:	fb01 f303 	mul.w	r3, r1, r3
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	011b      	lsls	r3, r3, #4
 8002ac0:	3332      	adds	r3, #50	@ 0x32
 8002ac2:	4a08      	ldr	r2, [pc, #32]	@ (8002ae4 <UART_SetConfig+0x4e4>)
 8002ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac8:	095b      	lsrs	r3, r3, #5
 8002aca:	f003 020f 	and.w	r2, r3, #15
 8002ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4422      	add	r2, r4
 8002ad6:	609a      	str	r2, [r3, #8]
}
 8002ad8:	bf00      	nop
 8002ada:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ae4:	51eb851f 	.word	0x51eb851f

08002ae8 <sniprintf>:
 8002ae8:	b40c      	push	{r2, r3}
 8002aea:	b530      	push	{r4, r5, lr}
 8002aec:	4b17      	ldr	r3, [pc, #92]	@ (8002b4c <sniprintf+0x64>)
 8002aee:	1e0c      	subs	r4, r1, #0
 8002af0:	681d      	ldr	r5, [r3, #0]
 8002af2:	b09d      	sub	sp, #116	@ 0x74
 8002af4:	da08      	bge.n	8002b08 <sniprintf+0x20>
 8002af6:	238b      	movs	r3, #139	@ 0x8b
 8002af8:	602b      	str	r3, [r5, #0]
 8002afa:	f04f 30ff 	mov.w	r0, #4294967295
 8002afe:	b01d      	add	sp, #116	@ 0x74
 8002b00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002b04:	b002      	add	sp, #8
 8002b06:	4770      	bx	lr
 8002b08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002b0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002b10:	bf14      	ite	ne
 8002b12:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002b16:	4623      	moveq	r3, r4
 8002b18:	9304      	str	r3, [sp, #16]
 8002b1a:	9307      	str	r3, [sp, #28]
 8002b1c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002b20:	9002      	str	r0, [sp, #8]
 8002b22:	9006      	str	r0, [sp, #24]
 8002b24:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002b28:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002b2a:	ab21      	add	r3, sp, #132	@ 0x84
 8002b2c:	a902      	add	r1, sp, #8
 8002b2e:	4628      	mov	r0, r5
 8002b30:	9301      	str	r3, [sp, #4]
 8002b32:	f000 f99d 	bl	8002e70 <_svfiprintf_r>
 8002b36:	1c43      	adds	r3, r0, #1
 8002b38:	bfbc      	itt	lt
 8002b3a:	238b      	movlt	r3, #139	@ 0x8b
 8002b3c:	602b      	strlt	r3, [r5, #0]
 8002b3e:	2c00      	cmp	r4, #0
 8002b40:	d0dd      	beq.n	8002afe <sniprintf+0x16>
 8002b42:	9b02      	ldr	r3, [sp, #8]
 8002b44:	2200      	movs	r2, #0
 8002b46:	701a      	strb	r2, [r3, #0]
 8002b48:	e7d9      	b.n	8002afe <sniprintf+0x16>
 8002b4a:	bf00      	nop
 8002b4c:	2000000c 	.word	0x2000000c

08002b50 <memset>:
 8002b50:	4402      	add	r2, r0
 8002b52:	4603      	mov	r3, r0
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d100      	bne.n	8002b5a <memset+0xa>
 8002b58:	4770      	bx	lr
 8002b5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002b5e:	e7f9      	b.n	8002b54 <memset+0x4>

08002b60 <__errno>:
 8002b60:	4b01      	ldr	r3, [pc, #4]	@ (8002b68 <__errno+0x8>)
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	2000000c 	.word	0x2000000c

08002b6c <__libc_init_array>:
 8002b6c:	b570      	push	{r4, r5, r6, lr}
 8002b6e:	4d0d      	ldr	r5, [pc, #52]	@ (8002ba4 <__libc_init_array+0x38>)
 8002b70:	4c0d      	ldr	r4, [pc, #52]	@ (8002ba8 <__libc_init_array+0x3c>)
 8002b72:	1b64      	subs	r4, r4, r5
 8002b74:	10a4      	asrs	r4, r4, #2
 8002b76:	2600      	movs	r6, #0
 8002b78:	42a6      	cmp	r6, r4
 8002b7a:	d109      	bne.n	8002b90 <__libc_init_array+0x24>
 8002b7c:	4d0b      	ldr	r5, [pc, #44]	@ (8002bac <__libc_init_array+0x40>)
 8002b7e:	4c0c      	ldr	r4, [pc, #48]	@ (8002bb0 <__libc_init_array+0x44>)
 8002b80:	f000 fc6e 	bl	8003460 <_init>
 8002b84:	1b64      	subs	r4, r4, r5
 8002b86:	10a4      	asrs	r4, r4, #2
 8002b88:	2600      	movs	r6, #0
 8002b8a:	42a6      	cmp	r6, r4
 8002b8c:	d105      	bne.n	8002b9a <__libc_init_array+0x2e>
 8002b8e:	bd70      	pop	{r4, r5, r6, pc}
 8002b90:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b94:	4798      	blx	r3
 8002b96:	3601      	adds	r6, #1
 8002b98:	e7ee      	b.n	8002b78 <__libc_init_array+0xc>
 8002b9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b9e:	4798      	blx	r3
 8002ba0:	3601      	adds	r6, #1
 8002ba2:	e7f2      	b.n	8002b8a <__libc_init_array+0x1e>
 8002ba4:	0800362c 	.word	0x0800362c
 8002ba8:	0800362c 	.word	0x0800362c
 8002bac:	0800362c 	.word	0x0800362c
 8002bb0:	08003630 	.word	0x08003630

08002bb4 <__retarget_lock_acquire_recursive>:
 8002bb4:	4770      	bx	lr

08002bb6 <__retarget_lock_release_recursive>:
 8002bb6:	4770      	bx	lr

08002bb8 <strcpy>:
 8002bb8:	4603      	mov	r3, r0
 8002bba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002bbe:	f803 2b01 	strb.w	r2, [r3], #1
 8002bc2:	2a00      	cmp	r2, #0
 8002bc4:	d1f9      	bne.n	8002bba <strcpy+0x2>
 8002bc6:	4770      	bx	lr

08002bc8 <_free_r>:
 8002bc8:	b538      	push	{r3, r4, r5, lr}
 8002bca:	4605      	mov	r5, r0
 8002bcc:	2900      	cmp	r1, #0
 8002bce:	d041      	beq.n	8002c54 <_free_r+0x8c>
 8002bd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bd4:	1f0c      	subs	r4, r1, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	bfb8      	it	lt
 8002bda:	18e4      	addlt	r4, r4, r3
 8002bdc:	f000 f8e0 	bl	8002da0 <__malloc_lock>
 8002be0:	4a1d      	ldr	r2, [pc, #116]	@ (8002c58 <_free_r+0x90>)
 8002be2:	6813      	ldr	r3, [r2, #0]
 8002be4:	b933      	cbnz	r3, 8002bf4 <_free_r+0x2c>
 8002be6:	6063      	str	r3, [r4, #4]
 8002be8:	6014      	str	r4, [r2, #0]
 8002bea:	4628      	mov	r0, r5
 8002bec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bf0:	f000 b8dc 	b.w	8002dac <__malloc_unlock>
 8002bf4:	42a3      	cmp	r3, r4
 8002bf6:	d908      	bls.n	8002c0a <_free_r+0x42>
 8002bf8:	6820      	ldr	r0, [r4, #0]
 8002bfa:	1821      	adds	r1, r4, r0
 8002bfc:	428b      	cmp	r3, r1
 8002bfe:	bf01      	itttt	eq
 8002c00:	6819      	ldreq	r1, [r3, #0]
 8002c02:	685b      	ldreq	r3, [r3, #4]
 8002c04:	1809      	addeq	r1, r1, r0
 8002c06:	6021      	streq	r1, [r4, #0]
 8002c08:	e7ed      	b.n	8002be6 <_free_r+0x1e>
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	b10b      	cbz	r3, 8002c14 <_free_r+0x4c>
 8002c10:	42a3      	cmp	r3, r4
 8002c12:	d9fa      	bls.n	8002c0a <_free_r+0x42>
 8002c14:	6811      	ldr	r1, [r2, #0]
 8002c16:	1850      	adds	r0, r2, r1
 8002c18:	42a0      	cmp	r0, r4
 8002c1a:	d10b      	bne.n	8002c34 <_free_r+0x6c>
 8002c1c:	6820      	ldr	r0, [r4, #0]
 8002c1e:	4401      	add	r1, r0
 8002c20:	1850      	adds	r0, r2, r1
 8002c22:	4283      	cmp	r3, r0
 8002c24:	6011      	str	r1, [r2, #0]
 8002c26:	d1e0      	bne.n	8002bea <_free_r+0x22>
 8002c28:	6818      	ldr	r0, [r3, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	6053      	str	r3, [r2, #4]
 8002c2e:	4408      	add	r0, r1
 8002c30:	6010      	str	r0, [r2, #0]
 8002c32:	e7da      	b.n	8002bea <_free_r+0x22>
 8002c34:	d902      	bls.n	8002c3c <_free_r+0x74>
 8002c36:	230c      	movs	r3, #12
 8002c38:	602b      	str	r3, [r5, #0]
 8002c3a:	e7d6      	b.n	8002bea <_free_r+0x22>
 8002c3c:	6820      	ldr	r0, [r4, #0]
 8002c3e:	1821      	adds	r1, r4, r0
 8002c40:	428b      	cmp	r3, r1
 8002c42:	bf04      	itt	eq
 8002c44:	6819      	ldreq	r1, [r3, #0]
 8002c46:	685b      	ldreq	r3, [r3, #4]
 8002c48:	6063      	str	r3, [r4, #4]
 8002c4a:	bf04      	itt	eq
 8002c4c:	1809      	addeq	r1, r1, r0
 8002c4e:	6021      	streq	r1, [r4, #0]
 8002c50:	6054      	str	r4, [r2, #4]
 8002c52:	e7ca      	b.n	8002bea <_free_r+0x22>
 8002c54:	bd38      	pop	{r3, r4, r5, pc}
 8002c56:	bf00      	nop
 8002c58:	20000258 	.word	0x20000258

08002c5c <sbrk_aligned>:
 8002c5c:	b570      	push	{r4, r5, r6, lr}
 8002c5e:	4e0f      	ldr	r6, [pc, #60]	@ (8002c9c <sbrk_aligned+0x40>)
 8002c60:	460c      	mov	r4, r1
 8002c62:	6831      	ldr	r1, [r6, #0]
 8002c64:	4605      	mov	r5, r0
 8002c66:	b911      	cbnz	r1, 8002c6e <sbrk_aligned+0x12>
 8002c68:	f000 fba6 	bl	80033b8 <_sbrk_r>
 8002c6c:	6030      	str	r0, [r6, #0]
 8002c6e:	4621      	mov	r1, r4
 8002c70:	4628      	mov	r0, r5
 8002c72:	f000 fba1 	bl	80033b8 <_sbrk_r>
 8002c76:	1c43      	adds	r3, r0, #1
 8002c78:	d103      	bne.n	8002c82 <sbrk_aligned+0x26>
 8002c7a:	f04f 34ff 	mov.w	r4, #4294967295
 8002c7e:	4620      	mov	r0, r4
 8002c80:	bd70      	pop	{r4, r5, r6, pc}
 8002c82:	1cc4      	adds	r4, r0, #3
 8002c84:	f024 0403 	bic.w	r4, r4, #3
 8002c88:	42a0      	cmp	r0, r4
 8002c8a:	d0f8      	beq.n	8002c7e <sbrk_aligned+0x22>
 8002c8c:	1a21      	subs	r1, r4, r0
 8002c8e:	4628      	mov	r0, r5
 8002c90:	f000 fb92 	bl	80033b8 <_sbrk_r>
 8002c94:	3001      	adds	r0, #1
 8002c96:	d1f2      	bne.n	8002c7e <sbrk_aligned+0x22>
 8002c98:	e7ef      	b.n	8002c7a <sbrk_aligned+0x1e>
 8002c9a:	bf00      	nop
 8002c9c:	20000254 	.word	0x20000254

08002ca0 <_malloc_r>:
 8002ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ca4:	1ccd      	adds	r5, r1, #3
 8002ca6:	f025 0503 	bic.w	r5, r5, #3
 8002caa:	3508      	adds	r5, #8
 8002cac:	2d0c      	cmp	r5, #12
 8002cae:	bf38      	it	cc
 8002cb0:	250c      	movcc	r5, #12
 8002cb2:	2d00      	cmp	r5, #0
 8002cb4:	4606      	mov	r6, r0
 8002cb6:	db01      	blt.n	8002cbc <_malloc_r+0x1c>
 8002cb8:	42a9      	cmp	r1, r5
 8002cba:	d904      	bls.n	8002cc6 <_malloc_r+0x26>
 8002cbc:	230c      	movs	r3, #12
 8002cbe:	6033      	str	r3, [r6, #0]
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d9c <_malloc_r+0xfc>
 8002cca:	f000 f869 	bl	8002da0 <__malloc_lock>
 8002cce:	f8d8 3000 	ldr.w	r3, [r8]
 8002cd2:	461c      	mov	r4, r3
 8002cd4:	bb44      	cbnz	r4, 8002d28 <_malloc_r+0x88>
 8002cd6:	4629      	mov	r1, r5
 8002cd8:	4630      	mov	r0, r6
 8002cda:	f7ff ffbf 	bl	8002c5c <sbrk_aligned>
 8002cde:	1c43      	adds	r3, r0, #1
 8002ce0:	4604      	mov	r4, r0
 8002ce2:	d158      	bne.n	8002d96 <_malloc_r+0xf6>
 8002ce4:	f8d8 4000 	ldr.w	r4, [r8]
 8002ce8:	4627      	mov	r7, r4
 8002cea:	2f00      	cmp	r7, #0
 8002cec:	d143      	bne.n	8002d76 <_malloc_r+0xd6>
 8002cee:	2c00      	cmp	r4, #0
 8002cf0:	d04b      	beq.n	8002d8a <_malloc_r+0xea>
 8002cf2:	6823      	ldr	r3, [r4, #0]
 8002cf4:	4639      	mov	r1, r7
 8002cf6:	4630      	mov	r0, r6
 8002cf8:	eb04 0903 	add.w	r9, r4, r3
 8002cfc:	f000 fb5c 	bl	80033b8 <_sbrk_r>
 8002d00:	4581      	cmp	r9, r0
 8002d02:	d142      	bne.n	8002d8a <_malloc_r+0xea>
 8002d04:	6821      	ldr	r1, [r4, #0]
 8002d06:	1a6d      	subs	r5, r5, r1
 8002d08:	4629      	mov	r1, r5
 8002d0a:	4630      	mov	r0, r6
 8002d0c:	f7ff ffa6 	bl	8002c5c <sbrk_aligned>
 8002d10:	3001      	adds	r0, #1
 8002d12:	d03a      	beq.n	8002d8a <_malloc_r+0xea>
 8002d14:	6823      	ldr	r3, [r4, #0]
 8002d16:	442b      	add	r3, r5
 8002d18:	6023      	str	r3, [r4, #0]
 8002d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	bb62      	cbnz	r2, 8002d7c <_malloc_r+0xdc>
 8002d22:	f8c8 7000 	str.w	r7, [r8]
 8002d26:	e00f      	b.n	8002d48 <_malloc_r+0xa8>
 8002d28:	6822      	ldr	r2, [r4, #0]
 8002d2a:	1b52      	subs	r2, r2, r5
 8002d2c:	d420      	bmi.n	8002d70 <_malloc_r+0xd0>
 8002d2e:	2a0b      	cmp	r2, #11
 8002d30:	d917      	bls.n	8002d62 <_malloc_r+0xc2>
 8002d32:	1961      	adds	r1, r4, r5
 8002d34:	42a3      	cmp	r3, r4
 8002d36:	6025      	str	r5, [r4, #0]
 8002d38:	bf18      	it	ne
 8002d3a:	6059      	strne	r1, [r3, #4]
 8002d3c:	6863      	ldr	r3, [r4, #4]
 8002d3e:	bf08      	it	eq
 8002d40:	f8c8 1000 	streq.w	r1, [r8]
 8002d44:	5162      	str	r2, [r4, r5]
 8002d46:	604b      	str	r3, [r1, #4]
 8002d48:	4630      	mov	r0, r6
 8002d4a:	f000 f82f 	bl	8002dac <__malloc_unlock>
 8002d4e:	f104 000b 	add.w	r0, r4, #11
 8002d52:	1d23      	adds	r3, r4, #4
 8002d54:	f020 0007 	bic.w	r0, r0, #7
 8002d58:	1ac2      	subs	r2, r0, r3
 8002d5a:	bf1c      	itt	ne
 8002d5c:	1a1b      	subne	r3, r3, r0
 8002d5e:	50a3      	strne	r3, [r4, r2]
 8002d60:	e7af      	b.n	8002cc2 <_malloc_r+0x22>
 8002d62:	6862      	ldr	r2, [r4, #4]
 8002d64:	42a3      	cmp	r3, r4
 8002d66:	bf0c      	ite	eq
 8002d68:	f8c8 2000 	streq.w	r2, [r8]
 8002d6c:	605a      	strne	r2, [r3, #4]
 8002d6e:	e7eb      	b.n	8002d48 <_malloc_r+0xa8>
 8002d70:	4623      	mov	r3, r4
 8002d72:	6864      	ldr	r4, [r4, #4]
 8002d74:	e7ae      	b.n	8002cd4 <_malloc_r+0x34>
 8002d76:	463c      	mov	r4, r7
 8002d78:	687f      	ldr	r7, [r7, #4]
 8002d7a:	e7b6      	b.n	8002cea <_malloc_r+0x4a>
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	42a3      	cmp	r3, r4
 8002d82:	d1fb      	bne.n	8002d7c <_malloc_r+0xdc>
 8002d84:	2300      	movs	r3, #0
 8002d86:	6053      	str	r3, [r2, #4]
 8002d88:	e7de      	b.n	8002d48 <_malloc_r+0xa8>
 8002d8a:	230c      	movs	r3, #12
 8002d8c:	6033      	str	r3, [r6, #0]
 8002d8e:	4630      	mov	r0, r6
 8002d90:	f000 f80c 	bl	8002dac <__malloc_unlock>
 8002d94:	e794      	b.n	8002cc0 <_malloc_r+0x20>
 8002d96:	6005      	str	r5, [r0, #0]
 8002d98:	e7d6      	b.n	8002d48 <_malloc_r+0xa8>
 8002d9a:	bf00      	nop
 8002d9c:	20000258 	.word	0x20000258

08002da0 <__malloc_lock>:
 8002da0:	4801      	ldr	r0, [pc, #4]	@ (8002da8 <__malloc_lock+0x8>)
 8002da2:	f7ff bf07 	b.w	8002bb4 <__retarget_lock_acquire_recursive>
 8002da6:	bf00      	nop
 8002da8:	20000250 	.word	0x20000250

08002dac <__malloc_unlock>:
 8002dac:	4801      	ldr	r0, [pc, #4]	@ (8002db4 <__malloc_unlock+0x8>)
 8002dae:	f7ff bf02 	b.w	8002bb6 <__retarget_lock_release_recursive>
 8002db2:	bf00      	nop
 8002db4:	20000250 	.word	0x20000250

08002db8 <__ssputs_r>:
 8002db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dbc:	688e      	ldr	r6, [r1, #8]
 8002dbe:	461f      	mov	r7, r3
 8002dc0:	42be      	cmp	r6, r7
 8002dc2:	680b      	ldr	r3, [r1, #0]
 8002dc4:	4682      	mov	sl, r0
 8002dc6:	460c      	mov	r4, r1
 8002dc8:	4690      	mov	r8, r2
 8002dca:	d82d      	bhi.n	8002e28 <__ssputs_r+0x70>
 8002dcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002dd0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002dd4:	d026      	beq.n	8002e24 <__ssputs_r+0x6c>
 8002dd6:	6965      	ldr	r5, [r4, #20]
 8002dd8:	6909      	ldr	r1, [r1, #16]
 8002dda:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002dde:	eba3 0901 	sub.w	r9, r3, r1
 8002de2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002de6:	1c7b      	adds	r3, r7, #1
 8002de8:	444b      	add	r3, r9
 8002dea:	106d      	asrs	r5, r5, #1
 8002dec:	429d      	cmp	r5, r3
 8002dee:	bf38      	it	cc
 8002df0:	461d      	movcc	r5, r3
 8002df2:	0553      	lsls	r3, r2, #21
 8002df4:	d527      	bpl.n	8002e46 <__ssputs_r+0x8e>
 8002df6:	4629      	mov	r1, r5
 8002df8:	f7ff ff52 	bl	8002ca0 <_malloc_r>
 8002dfc:	4606      	mov	r6, r0
 8002dfe:	b360      	cbz	r0, 8002e5a <__ssputs_r+0xa2>
 8002e00:	6921      	ldr	r1, [r4, #16]
 8002e02:	464a      	mov	r2, r9
 8002e04:	f000 fae8 	bl	80033d8 <memcpy>
 8002e08:	89a3      	ldrh	r3, [r4, #12]
 8002e0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002e0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e12:	81a3      	strh	r3, [r4, #12]
 8002e14:	6126      	str	r6, [r4, #16]
 8002e16:	6165      	str	r5, [r4, #20]
 8002e18:	444e      	add	r6, r9
 8002e1a:	eba5 0509 	sub.w	r5, r5, r9
 8002e1e:	6026      	str	r6, [r4, #0]
 8002e20:	60a5      	str	r5, [r4, #8]
 8002e22:	463e      	mov	r6, r7
 8002e24:	42be      	cmp	r6, r7
 8002e26:	d900      	bls.n	8002e2a <__ssputs_r+0x72>
 8002e28:	463e      	mov	r6, r7
 8002e2a:	6820      	ldr	r0, [r4, #0]
 8002e2c:	4632      	mov	r2, r6
 8002e2e:	4641      	mov	r1, r8
 8002e30:	f000 faa8 	bl	8003384 <memmove>
 8002e34:	68a3      	ldr	r3, [r4, #8]
 8002e36:	1b9b      	subs	r3, r3, r6
 8002e38:	60a3      	str	r3, [r4, #8]
 8002e3a:	6823      	ldr	r3, [r4, #0]
 8002e3c:	4433      	add	r3, r6
 8002e3e:	6023      	str	r3, [r4, #0]
 8002e40:	2000      	movs	r0, #0
 8002e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e46:	462a      	mov	r2, r5
 8002e48:	f000 fad4 	bl	80033f4 <_realloc_r>
 8002e4c:	4606      	mov	r6, r0
 8002e4e:	2800      	cmp	r0, #0
 8002e50:	d1e0      	bne.n	8002e14 <__ssputs_r+0x5c>
 8002e52:	6921      	ldr	r1, [r4, #16]
 8002e54:	4650      	mov	r0, sl
 8002e56:	f7ff feb7 	bl	8002bc8 <_free_r>
 8002e5a:	230c      	movs	r3, #12
 8002e5c:	f8ca 3000 	str.w	r3, [sl]
 8002e60:	89a3      	ldrh	r3, [r4, #12]
 8002e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e66:	81a3      	strh	r3, [r4, #12]
 8002e68:	f04f 30ff 	mov.w	r0, #4294967295
 8002e6c:	e7e9      	b.n	8002e42 <__ssputs_r+0x8a>
	...

08002e70 <_svfiprintf_r>:
 8002e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e74:	4698      	mov	r8, r3
 8002e76:	898b      	ldrh	r3, [r1, #12]
 8002e78:	061b      	lsls	r3, r3, #24
 8002e7a:	b09d      	sub	sp, #116	@ 0x74
 8002e7c:	4607      	mov	r7, r0
 8002e7e:	460d      	mov	r5, r1
 8002e80:	4614      	mov	r4, r2
 8002e82:	d510      	bpl.n	8002ea6 <_svfiprintf_r+0x36>
 8002e84:	690b      	ldr	r3, [r1, #16]
 8002e86:	b973      	cbnz	r3, 8002ea6 <_svfiprintf_r+0x36>
 8002e88:	2140      	movs	r1, #64	@ 0x40
 8002e8a:	f7ff ff09 	bl	8002ca0 <_malloc_r>
 8002e8e:	6028      	str	r0, [r5, #0]
 8002e90:	6128      	str	r0, [r5, #16]
 8002e92:	b930      	cbnz	r0, 8002ea2 <_svfiprintf_r+0x32>
 8002e94:	230c      	movs	r3, #12
 8002e96:	603b      	str	r3, [r7, #0]
 8002e98:	f04f 30ff 	mov.w	r0, #4294967295
 8002e9c:	b01d      	add	sp, #116	@ 0x74
 8002e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ea2:	2340      	movs	r3, #64	@ 0x40
 8002ea4:	616b      	str	r3, [r5, #20]
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002eaa:	2320      	movs	r3, #32
 8002eac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002eb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8002eb4:	2330      	movs	r3, #48	@ 0x30
 8002eb6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003054 <_svfiprintf_r+0x1e4>
 8002eba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002ebe:	f04f 0901 	mov.w	r9, #1
 8002ec2:	4623      	mov	r3, r4
 8002ec4:	469a      	mov	sl, r3
 8002ec6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002eca:	b10a      	cbz	r2, 8002ed0 <_svfiprintf_r+0x60>
 8002ecc:	2a25      	cmp	r2, #37	@ 0x25
 8002ece:	d1f9      	bne.n	8002ec4 <_svfiprintf_r+0x54>
 8002ed0:	ebba 0b04 	subs.w	fp, sl, r4
 8002ed4:	d00b      	beq.n	8002eee <_svfiprintf_r+0x7e>
 8002ed6:	465b      	mov	r3, fp
 8002ed8:	4622      	mov	r2, r4
 8002eda:	4629      	mov	r1, r5
 8002edc:	4638      	mov	r0, r7
 8002ede:	f7ff ff6b 	bl	8002db8 <__ssputs_r>
 8002ee2:	3001      	adds	r0, #1
 8002ee4:	f000 80a7 	beq.w	8003036 <_svfiprintf_r+0x1c6>
 8002ee8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002eea:	445a      	add	r2, fp
 8002eec:	9209      	str	r2, [sp, #36]	@ 0x24
 8002eee:	f89a 3000 	ldrb.w	r3, [sl]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 809f 	beq.w	8003036 <_svfiprintf_r+0x1c6>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f04f 32ff 	mov.w	r2, #4294967295
 8002efe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f02:	f10a 0a01 	add.w	sl, sl, #1
 8002f06:	9304      	str	r3, [sp, #16]
 8002f08:	9307      	str	r3, [sp, #28]
 8002f0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002f0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8002f10:	4654      	mov	r4, sl
 8002f12:	2205      	movs	r2, #5
 8002f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f18:	484e      	ldr	r0, [pc, #312]	@ (8003054 <_svfiprintf_r+0x1e4>)
 8002f1a:	f7fd f981 	bl	8000220 <memchr>
 8002f1e:	9a04      	ldr	r2, [sp, #16]
 8002f20:	b9d8      	cbnz	r0, 8002f5a <_svfiprintf_r+0xea>
 8002f22:	06d0      	lsls	r0, r2, #27
 8002f24:	bf44      	itt	mi
 8002f26:	2320      	movmi	r3, #32
 8002f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f2c:	0711      	lsls	r1, r2, #28
 8002f2e:	bf44      	itt	mi
 8002f30:	232b      	movmi	r3, #43	@ 0x2b
 8002f32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f36:	f89a 3000 	ldrb.w	r3, [sl]
 8002f3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f3c:	d015      	beq.n	8002f6a <_svfiprintf_r+0xfa>
 8002f3e:	9a07      	ldr	r2, [sp, #28]
 8002f40:	4654      	mov	r4, sl
 8002f42:	2000      	movs	r0, #0
 8002f44:	f04f 0c0a 	mov.w	ip, #10
 8002f48:	4621      	mov	r1, r4
 8002f4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f4e:	3b30      	subs	r3, #48	@ 0x30
 8002f50:	2b09      	cmp	r3, #9
 8002f52:	d94b      	bls.n	8002fec <_svfiprintf_r+0x17c>
 8002f54:	b1b0      	cbz	r0, 8002f84 <_svfiprintf_r+0x114>
 8002f56:	9207      	str	r2, [sp, #28]
 8002f58:	e014      	b.n	8002f84 <_svfiprintf_r+0x114>
 8002f5a:	eba0 0308 	sub.w	r3, r0, r8
 8002f5e:	fa09 f303 	lsl.w	r3, r9, r3
 8002f62:	4313      	orrs	r3, r2
 8002f64:	9304      	str	r3, [sp, #16]
 8002f66:	46a2      	mov	sl, r4
 8002f68:	e7d2      	b.n	8002f10 <_svfiprintf_r+0xa0>
 8002f6a:	9b03      	ldr	r3, [sp, #12]
 8002f6c:	1d19      	adds	r1, r3, #4
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	9103      	str	r1, [sp, #12]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	bfbb      	ittet	lt
 8002f76:	425b      	neglt	r3, r3
 8002f78:	f042 0202 	orrlt.w	r2, r2, #2
 8002f7c:	9307      	strge	r3, [sp, #28]
 8002f7e:	9307      	strlt	r3, [sp, #28]
 8002f80:	bfb8      	it	lt
 8002f82:	9204      	strlt	r2, [sp, #16]
 8002f84:	7823      	ldrb	r3, [r4, #0]
 8002f86:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f88:	d10a      	bne.n	8002fa0 <_svfiprintf_r+0x130>
 8002f8a:	7863      	ldrb	r3, [r4, #1]
 8002f8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f8e:	d132      	bne.n	8002ff6 <_svfiprintf_r+0x186>
 8002f90:	9b03      	ldr	r3, [sp, #12]
 8002f92:	1d1a      	adds	r2, r3, #4
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	9203      	str	r2, [sp, #12]
 8002f98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002f9c:	3402      	adds	r4, #2
 8002f9e:	9305      	str	r3, [sp, #20]
 8002fa0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003064 <_svfiprintf_r+0x1f4>
 8002fa4:	7821      	ldrb	r1, [r4, #0]
 8002fa6:	2203      	movs	r2, #3
 8002fa8:	4650      	mov	r0, sl
 8002faa:	f7fd f939 	bl	8000220 <memchr>
 8002fae:	b138      	cbz	r0, 8002fc0 <_svfiprintf_r+0x150>
 8002fb0:	9b04      	ldr	r3, [sp, #16]
 8002fb2:	eba0 000a 	sub.w	r0, r0, sl
 8002fb6:	2240      	movs	r2, #64	@ 0x40
 8002fb8:	4082      	lsls	r2, r0
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	3401      	adds	r4, #1
 8002fbe:	9304      	str	r3, [sp, #16]
 8002fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fc4:	4824      	ldr	r0, [pc, #144]	@ (8003058 <_svfiprintf_r+0x1e8>)
 8002fc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002fca:	2206      	movs	r2, #6
 8002fcc:	f7fd f928 	bl	8000220 <memchr>
 8002fd0:	2800      	cmp	r0, #0
 8002fd2:	d036      	beq.n	8003042 <_svfiprintf_r+0x1d2>
 8002fd4:	4b21      	ldr	r3, [pc, #132]	@ (800305c <_svfiprintf_r+0x1ec>)
 8002fd6:	bb1b      	cbnz	r3, 8003020 <_svfiprintf_r+0x1b0>
 8002fd8:	9b03      	ldr	r3, [sp, #12]
 8002fda:	3307      	adds	r3, #7
 8002fdc:	f023 0307 	bic.w	r3, r3, #7
 8002fe0:	3308      	adds	r3, #8
 8002fe2:	9303      	str	r3, [sp, #12]
 8002fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fe6:	4433      	add	r3, r6
 8002fe8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fea:	e76a      	b.n	8002ec2 <_svfiprintf_r+0x52>
 8002fec:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ff0:	460c      	mov	r4, r1
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	e7a8      	b.n	8002f48 <_svfiprintf_r+0xd8>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	3401      	adds	r4, #1
 8002ffa:	9305      	str	r3, [sp, #20]
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	f04f 0c0a 	mov.w	ip, #10
 8003002:	4620      	mov	r0, r4
 8003004:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003008:	3a30      	subs	r2, #48	@ 0x30
 800300a:	2a09      	cmp	r2, #9
 800300c:	d903      	bls.n	8003016 <_svfiprintf_r+0x1a6>
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0c6      	beq.n	8002fa0 <_svfiprintf_r+0x130>
 8003012:	9105      	str	r1, [sp, #20]
 8003014:	e7c4      	b.n	8002fa0 <_svfiprintf_r+0x130>
 8003016:	fb0c 2101 	mla	r1, ip, r1, r2
 800301a:	4604      	mov	r4, r0
 800301c:	2301      	movs	r3, #1
 800301e:	e7f0      	b.n	8003002 <_svfiprintf_r+0x192>
 8003020:	ab03      	add	r3, sp, #12
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	462a      	mov	r2, r5
 8003026:	4b0e      	ldr	r3, [pc, #56]	@ (8003060 <_svfiprintf_r+0x1f0>)
 8003028:	a904      	add	r1, sp, #16
 800302a:	4638      	mov	r0, r7
 800302c:	f3af 8000 	nop.w
 8003030:	1c42      	adds	r2, r0, #1
 8003032:	4606      	mov	r6, r0
 8003034:	d1d6      	bne.n	8002fe4 <_svfiprintf_r+0x174>
 8003036:	89ab      	ldrh	r3, [r5, #12]
 8003038:	065b      	lsls	r3, r3, #25
 800303a:	f53f af2d 	bmi.w	8002e98 <_svfiprintf_r+0x28>
 800303e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003040:	e72c      	b.n	8002e9c <_svfiprintf_r+0x2c>
 8003042:	ab03      	add	r3, sp, #12
 8003044:	9300      	str	r3, [sp, #0]
 8003046:	462a      	mov	r2, r5
 8003048:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <_svfiprintf_r+0x1f0>)
 800304a:	a904      	add	r1, sp, #16
 800304c:	4638      	mov	r0, r7
 800304e:	f000 f879 	bl	8003144 <_printf_i>
 8003052:	e7ed      	b.n	8003030 <_svfiprintf_r+0x1c0>
 8003054:	080035f0 	.word	0x080035f0
 8003058:	080035fa 	.word	0x080035fa
 800305c:	00000000 	.word	0x00000000
 8003060:	08002db9 	.word	0x08002db9
 8003064:	080035f6 	.word	0x080035f6

08003068 <_printf_common>:
 8003068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800306c:	4616      	mov	r6, r2
 800306e:	4698      	mov	r8, r3
 8003070:	688a      	ldr	r2, [r1, #8]
 8003072:	690b      	ldr	r3, [r1, #16]
 8003074:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003078:	4293      	cmp	r3, r2
 800307a:	bfb8      	it	lt
 800307c:	4613      	movlt	r3, r2
 800307e:	6033      	str	r3, [r6, #0]
 8003080:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003084:	4607      	mov	r7, r0
 8003086:	460c      	mov	r4, r1
 8003088:	b10a      	cbz	r2, 800308e <_printf_common+0x26>
 800308a:	3301      	adds	r3, #1
 800308c:	6033      	str	r3, [r6, #0]
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	0699      	lsls	r1, r3, #26
 8003092:	bf42      	ittt	mi
 8003094:	6833      	ldrmi	r3, [r6, #0]
 8003096:	3302      	addmi	r3, #2
 8003098:	6033      	strmi	r3, [r6, #0]
 800309a:	6825      	ldr	r5, [r4, #0]
 800309c:	f015 0506 	ands.w	r5, r5, #6
 80030a0:	d106      	bne.n	80030b0 <_printf_common+0x48>
 80030a2:	f104 0a19 	add.w	sl, r4, #25
 80030a6:	68e3      	ldr	r3, [r4, #12]
 80030a8:	6832      	ldr	r2, [r6, #0]
 80030aa:	1a9b      	subs	r3, r3, r2
 80030ac:	42ab      	cmp	r3, r5
 80030ae:	dc26      	bgt.n	80030fe <_printf_common+0x96>
 80030b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80030b4:	6822      	ldr	r2, [r4, #0]
 80030b6:	3b00      	subs	r3, #0
 80030b8:	bf18      	it	ne
 80030ba:	2301      	movne	r3, #1
 80030bc:	0692      	lsls	r2, r2, #26
 80030be:	d42b      	bmi.n	8003118 <_printf_common+0xb0>
 80030c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80030c4:	4641      	mov	r1, r8
 80030c6:	4638      	mov	r0, r7
 80030c8:	47c8      	blx	r9
 80030ca:	3001      	adds	r0, #1
 80030cc:	d01e      	beq.n	800310c <_printf_common+0xa4>
 80030ce:	6823      	ldr	r3, [r4, #0]
 80030d0:	6922      	ldr	r2, [r4, #16]
 80030d2:	f003 0306 	and.w	r3, r3, #6
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	bf02      	ittt	eq
 80030da:	68e5      	ldreq	r5, [r4, #12]
 80030dc:	6833      	ldreq	r3, [r6, #0]
 80030de:	1aed      	subeq	r5, r5, r3
 80030e0:	68a3      	ldr	r3, [r4, #8]
 80030e2:	bf0c      	ite	eq
 80030e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030e8:	2500      	movne	r5, #0
 80030ea:	4293      	cmp	r3, r2
 80030ec:	bfc4      	itt	gt
 80030ee:	1a9b      	subgt	r3, r3, r2
 80030f0:	18ed      	addgt	r5, r5, r3
 80030f2:	2600      	movs	r6, #0
 80030f4:	341a      	adds	r4, #26
 80030f6:	42b5      	cmp	r5, r6
 80030f8:	d11a      	bne.n	8003130 <_printf_common+0xc8>
 80030fa:	2000      	movs	r0, #0
 80030fc:	e008      	b.n	8003110 <_printf_common+0xa8>
 80030fe:	2301      	movs	r3, #1
 8003100:	4652      	mov	r2, sl
 8003102:	4641      	mov	r1, r8
 8003104:	4638      	mov	r0, r7
 8003106:	47c8      	blx	r9
 8003108:	3001      	adds	r0, #1
 800310a:	d103      	bne.n	8003114 <_printf_common+0xac>
 800310c:	f04f 30ff 	mov.w	r0, #4294967295
 8003110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003114:	3501      	adds	r5, #1
 8003116:	e7c6      	b.n	80030a6 <_printf_common+0x3e>
 8003118:	18e1      	adds	r1, r4, r3
 800311a:	1c5a      	adds	r2, r3, #1
 800311c:	2030      	movs	r0, #48	@ 0x30
 800311e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003122:	4422      	add	r2, r4
 8003124:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003128:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800312c:	3302      	adds	r3, #2
 800312e:	e7c7      	b.n	80030c0 <_printf_common+0x58>
 8003130:	2301      	movs	r3, #1
 8003132:	4622      	mov	r2, r4
 8003134:	4641      	mov	r1, r8
 8003136:	4638      	mov	r0, r7
 8003138:	47c8      	blx	r9
 800313a:	3001      	adds	r0, #1
 800313c:	d0e6      	beq.n	800310c <_printf_common+0xa4>
 800313e:	3601      	adds	r6, #1
 8003140:	e7d9      	b.n	80030f6 <_printf_common+0x8e>
	...

08003144 <_printf_i>:
 8003144:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003148:	7e0f      	ldrb	r7, [r1, #24]
 800314a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800314c:	2f78      	cmp	r7, #120	@ 0x78
 800314e:	4691      	mov	r9, r2
 8003150:	4680      	mov	r8, r0
 8003152:	460c      	mov	r4, r1
 8003154:	469a      	mov	sl, r3
 8003156:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800315a:	d807      	bhi.n	800316c <_printf_i+0x28>
 800315c:	2f62      	cmp	r7, #98	@ 0x62
 800315e:	d80a      	bhi.n	8003176 <_printf_i+0x32>
 8003160:	2f00      	cmp	r7, #0
 8003162:	f000 80d2 	beq.w	800330a <_printf_i+0x1c6>
 8003166:	2f58      	cmp	r7, #88	@ 0x58
 8003168:	f000 80b9 	beq.w	80032de <_printf_i+0x19a>
 800316c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003170:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003174:	e03a      	b.n	80031ec <_printf_i+0xa8>
 8003176:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800317a:	2b15      	cmp	r3, #21
 800317c:	d8f6      	bhi.n	800316c <_printf_i+0x28>
 800317e:	a101      	add	r1, pc, #4	@ (adr r1, 8003184 <_printf_i+0x40>)
 8003180:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003184:	080031dd 	.word	0x080031dd
 8003188:	080031f1 	.word	0x080031f1
 800318c:	0800316d 	.word	0x0800316d
 8003190:	0800316d 	.word	0x0800316d
 8003194:	0800316d 	.word	0x0800316d
 8003198:	0800316d 	.word	0x0800316d
 800319c:	080031f1 	.word	0x080031f1
 80031a0:	0800316d 	.word	0x0800316d
 80031a4:	0800316d 	.word	0x0800316d
 80031a8:	0800316d 	.word	0x0800316d
 80031ac:	0800316d 	.word	0x0800316d
 80031b0:	080032f1 	.word	0x080032f1
 80031b4:	0800321b 	.word	0x0800321b
 80031b8:	080032ab 	.word	0x080032ab
 80031bc:	0800316d 	.word	0x0800316d
 80031c0:	0800316d 	.word	0x0800316d
 80031c4:	08003313 	.word	0x08003313
 80031c8:	0800316d 	.word	0x0800316d
 80031cc:	0800321b 	.word	0x0800321b
 80031d0:	0800316d 	.word	0x0800316d
 80031d4:	0800316d 	.word	0x0800316d
 80031d8:	080032b3 	.word	0x080032b3
 80031dc:	6833      	ldr	r3, [r6, #0]
 80031de:	1d1a      	adds	r2, r3, #4
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6032      	str	r2, [r6, #0]
 80031e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80031ec:	2301      	movs	r3, #1
 80031ee:	e09d      	b.n	800332c <_printf_i+0x1e8>
 80031f0:	6833      	ldr	r3, [r6, #0]
 80031f2:	6820      	ldr	r0, [r4, #0]
 80031f4:	1d19      	adds	r1, r3, #4
 80031f6:	6031      	str	r1, [r6, #0]
 80031f8:	0606      	lsls	r6, r0, #24
 80031fa:	d501      	bpl.n	8003200 <_printf_i+0xbc>
 80031fc:	681d      	ldr	r5, [r3, #0]
 80031fe:	e003      	b.n	8003208 <_printf_i+0xc4>
 8003200:	0645      	lsls	r5, r0, #25
 8003202:	d5fb      	bpl.n	80031fc <_printf_i+0xb8>
 8003204:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003208:	2d00      	cmp	r5, #0
 800320a:	da03      	bge.n	8003214 <_printf_i+0xd0>
 800320c:	232d      	movs	r3, #45	@ 0x2d
 800320e:	426d      	negs	r5, r5
 8003210:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003214:	4859      	ldr	r0, [pc, #356]	@ (800337c <_printf_i+0x238>)
 8003216:	230a      	movs	r3, #10
 8003218:	e011      	b.n	800323e <_printf_i+0xfa>
 800321a:	6821      	ldr	r1, [r4, #0]
 800321c:	6833      	ldr	r3, [r6, #0]
 800321e:	0608      	lsls	r0, r1, #24
 8003220:	f853 5b04 	ldr.w	r5, [r3], #4
 8003224:	d402      	bmi.n	800322c <_printf_i+0xe8>
 8003226:	0649      	lsls	r1, r1, #25
 8003228:	bf48      	it	mi
 800322a:	b2ad      	uxthmi	r5, r5
 800322c:	2f6f      	cmp	r7, #111	@ 0x6f
 800322e:	4853      	ldr	r0, [pc, #332]	@ (800337c <_printf_i+0x238>)
 8003230:	6033      	str	r3, [r6, #0]
 8003232:	bf14      	ite	ne
 8003234:	230a      	movne	r3, #10
 8003236:	2308      	moveq	r3, #8
 8003238:	2100      	movs	r1, #0
 800323a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800323e:	6866      	ldr	r6, [r4, #4]
 8003240:	60a6      	str	r6, [r4, #8]
 8003242:	2e00      	cmp	r6, #0
 8003244:	bfa2      	ittt	ge
 8003246:	6821      	ldrge	r1, [r4, #0]
 8003248:	f021 0104 	bicge.w	r1, r1, #4
 800324c:	6021      	strge	r1, [r4, #0]
 800324e:	b90d      	cbnz	r5, 8003254 <_printf_i+0x110>
 8003250:	2e00      	cmp	r6, #0
 8003252:	d04b      	beq.n	80032ec <_printf_i+0x1a8>
 8003254:	4616      	mov	r6, r2
 8003256:	fbb5 f1f3 	udiv	r1, r5, r3
 800325a:	fb03 5711 	mls	r7, r3, r1, r5
 800325e:	5dc7      	ldrb	r7, [r0, r7]
 8003260:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003264:	462f      	mov	r7, r5
 8003266:	42bb      	cmp	r3, r7
 8003268:	460d      	mov	r5, r1
 800326a:	d9f4      	bls.n	8003256 <_printf_i+0x112>
 800326c:	2b08      	cmp	r3, #8
 800326e:	d10b      	bne.n	8003288 <_printf_i+0x144>
 8003270:	6823      	ldr	r3, [r4, #0]
 8003272:	07df      	lsls	r7, r3, #31
 8003274:	d508      	bpl.n	8003288 <_printf_i+0x144>
 8003276:	6923      	ldr	r3, [r4, #16]
 8003278:	6861      	ldr	r1, [r4, #4]
 800327a:	4299      	cmp	r1, r3
 800327c:	bfde      	ittt	le
 800327e:	2330      	movle	r3, #48	@ 0x30
 8003280:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003284:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003288:	1b92      	subs	r2, r2, r6
 800328a:	6122      	str	r2, [r4, #16]
 800328c:	f8cd a000 	str.w	sl, [sp]
 8003290:	464b      	mov	r3, r9
 8003292:	aa03      	add	r2, sp, #12
 8003294:	4621      	mov	r1, r4
 8003296:	4640      	mov	r0, r8
 8003298:	f7ff fee6 	bl	8003068 <_printf_common>
 800329c:	3001      	adds	r0, #1
 800329e:	d14a      	bne.n	8003336 <_printf_i+0x1f2>
 80032a0:	f04f 30ff 	mov.w	r0, #4294967295
 80032a4:	b004      	add	sp, #16
 80032a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	f043 0320 	orr.w	r3, r3, #32
 80032b0:	6023      	str	r3, [r4, #0]
 80032b2:	4833      	ldr	r0, [pc, #204]	@ (8003380 <_printf_i+0x23c>)
 80032b4:	2778      	movs	r7, #120	@ 0x78
 80032b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	6831      	ldr	r1, [r6, #0]
 80032be:	061f      	lsls	r7, r3, #24
 80032c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80032c4:	d402      	bmi.n	80032cc <_printf_i+0x188>
 80032c6:	065f      	lsls	r7, r3, #25
 80032c8:	bf48      	it	mi
 80032ca:	b2ad      	uxthmi	r5, r5
 80032cc:	6031      	str	r1, [r6, #0]
 80032ce:	07d9      	lsls	r1, r3, #31
 80032d0:	bf44      	itt	mi
 80032d2:	f043 0320 	orrmi.w	r3, r3, #32
 80032d6:	6023      	strmi	r3, [r4, #0]
 80032d8:	b11d      	cbz	r5, 80032e2 <_printf_i+0x19e>
 80032da:	2310      	movs	r3, #16
 80032dc:	e7ac      	b.n	8003238 <_printf_i+0xf4>
 80032de:	4827      	ldr	r0, [pc, #156]	@ (800337c <_printf_i+0x238>)
 80032e0:	e7e9      	b.n	80032b6 <_printf_i+0x172>
 80032e2:	6823      	ldr	r3, [r4, #0]
 80032e4:	f023 0320 	bic.w	r3, r3, #32
 80032e8:	6023      	str	r3, [r4, #0]
 80032ea:	e7f6      	b.n	80032da <_printf_i+0x196>
 80032ec:	4616      	mov	r6, r2
 80032ee:	e7bd      	b.n	800326c <_printf_i+0x128>
 80032f0:	6833      	ldr	r3, [r6, #0]
 80032f2:	6825      	ldr	r5, [r4, #0]
 80032f4:	6961      	ldr	r1, [r4, #20]
 80032f6:	1d18      	adds	r0, r3, #4
 80032f8:	6030      	str	r0, [r6, #0]
 80032fa:	062e      	lsls	r6, r5, #24
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	d501      	bpl.n	8003304 <_printf_i+0x1c0>
 8003300:	6019      	str	r1, [r3, #0]
 8003302:	e002      	b.n	800330a <_printf_i+0x1c6>
 8003304:	0668      	lsls	r0, r5, #25
 8003306:	d5fb      	bpl.n	8003300 <_printf_i+0x1bc>
 8003308:	8019      	strh	r1, [r3, #0]
 800330a:	2300      	movs	r3, #0
 800330c:	6123      	str	r3, [r4, #16]
 800330e:	4616      	mov	r6, r2
 8003310:	e7bc      	b.n	800328c <_printf_i+0x148>
 8003312:	6833      	ldr	r3, [r6, #0]
 8003314:	1d1a      	adds	r2, r3, #4
 8003316:	6032      	str	r2, [r6, #0]
 8003318:	681e      	ldr	r6, [r3, #0]
 800331a:	6862      	ldr	r2, [r4, #4]
 800331c:	2100      	movs	r1, #0
 800331e:	4630      	mov	r0, r6
 8003320:	f7fc ff7e 	bl	8000220 <memchr>
 8003324:	b108      	cbz	r0, 800332a <_printf_i+0x1e6>
 8003326:	1b80      	subs	r0, r0, r6
 8003328:	6060      	str	r0, [r4, #4]
 800332a:	6863      	ldr	r3, [r4, #4]
 800332c:	6123      	str	r3, [r4, #16]
 800332e:	2300      	movs	r3, #0
 8003330:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003334:	e7aa      	b.n	800328c <_printf_i+0x148>
 8003336:	6923      	ldr	r3, [r4, #16]
 8003338:	4632      	mov	r2, r6
 800333a:	4649      	mov	r1, r9
 800333c:	4640      	mov	r0, r8
 800333e:	47d0      	blx	sl
 8003340:	3001      	adds	r0, #1
 8003342:	d0ad      	beq.n	80032a0 <_printf_i+0x15c>
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	079b      	lsls	r3, r3, #30
 8003348:	d413      	bmi.n	8003372 <_printf_i+0x22e>
 800334a:	68e0      	ldr	r0, [r4, #12]
 800334c:	9b03      	ldr	r3, [sp, #12]
 800334e:	4298      	cmp	r0, r3
 8003350:	bfb8      	it	lt
 8003352:	4618      	movlt	r0, r3
 8003354:	e7a6      	b.n	80032a4 <_printf_i+0x160>
 8003356:	2301      	movs	r3, #1
 8003358:	4632      	mov	r2, r6
 800335a:	4649      	mov	r1, r9
 800335c:	4640      	mov	r0, r8
 800335e:	47d0      	blx	sl
 8003360:	3001      	adds	r0, #1
 8003362:	d09d      	beq.n	80032a0 <_printf_i+0x15c>
 8003364:	3501      	adds	r5, #1
 8003366:	68e3      	ldr	r3, [r4, #12]
 8003368:	9903      	ldr	r1, [sp, #12]
 800336a:	1a5b      	subs	r3, r3, r1
 800336c:	42ab      	cmp	r3, r5
 800336e:	dcf2      	bgt.n	8003356 <_printf_i+0x212>
 8003370:	e7eb      	b.n	800334a <_printf_i+0x206>
 8003372:	2500      	movs	r5, #0
 8003374:	f104 0619 	add.w	r6, r4, #25
 8003378:	e7f5      	b.n	8003366 <_printf_i+0x222>
 800337a:	bf00      	nop
 800337c:	08003601 	.word	0x08003601
 8003380:	08003612 	.word	0x08003612

08003384 <memmove>:
 8003384:	4288      	cmp	r0, r1
 8003386:	b510      	push	{r4, lr}
 8003388:	eb01 0402 	add.w	r4, r1, r2
 800338c:	d902      	bls.n	8003394 <memmove+0x10>
 800338e:	4284      	cmp	r4, r0
 8003390:	4623      	mov	r3, r4
 8003392:	d807      	bhi.n	80033a4 <memmove+0x20>
 8003394:	1e43      	subs	r3, r0, #1
 8003396:	42a1      	cmp	r1, r4
 8003398:	d008      	beq.n	80033ac <memmove+0x28>
 800339a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800339e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80033a2:	e7f8      	b.n	8003396 <memmove+0x12>
 80033a4:	4402      	add	r2, r0
 80033a6:	4601      	mov	r1, r0
 80033a8:	428a      	cmp	r2, r1
 80033aa:	d100      	bne.n	80033ae <memmove+0x2a>
 80033ac:	bd10      	pop	{r4, pc}
 80033ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80033b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80033b6:	e7f7      	b.n	80033a8 <memmove+0x24>

080033b8 <_sbrk_r>:
 80033b8:	b538      	push	{r3, r4, r5, lr}
 80033ba:	4d06      	ldr	r5, [pc, #24]	@ (80033d4 <_sbrk_r+0x1c>)
 80033bc:	2300      	movs	r3, #0
 80033be:	4604      	mov	r4, r0
 80033c0:	4608      	mov	r0, r1
 80033c2:	602b      	str	r3, [r5, #0]
 80033c4:	f7fd fd38 	bl	8000e38 <_sbrk>
 80033c8:	1c43      	adds	r3, r0, #1
 80033ca:	d102      	bne.n	80033d2 <_sbrk_r+0x1a>
 80033cc:	682b      	ldr	r3, [r5, #0]
 80033ce:	b103      	cbz	r3, 80033d2 <_sbrk_r+0x1a>
 80033d0:	6023      	str	r3, [r4, #0]
 80033d2:	bd38      	pop	{r3, r4, r5, pc}
 80033d4:	2000024c 	.word	0x2000024c

080033d8 <memcpy>:
 80033d8:	440a      	add	r2, r1
 80033da:	4291      	cmp	r1, r2
 80033dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80033e0:	d100      	bne.n	80033e4 <memcpy+0xc>
 80033e2:	4770      	bx	lr
 80033e4:	b510      	push	{r4, lr}
 80033e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033ee:	4291      	cmp	r1, r2
 80033f0:	d1f9      	bne.n	80033e6 <memcpy+0xe>
 80033f2:	bd10      	pop	{r4, pc}

080033f4 <_realloc_r>:
 80033f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033f8:	4680      	mov	r8, r0
 80033fa:	4615      	mov	r5, r2
 80033fc:	460c      	mov	r4, r1
 80033fe:	b921      	cbnz	r1, 800340a <_realloc_r+0x16>
 8003400:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003404:	4611      	mov	r1, r2
 8003406:	f7ff bc4b 	b.w	8002ca0 <_malloc_r>
 800340a:	b92a      	cbnz	r2, 8003418 <_realloc_r+0x24>
 800340c:	f7ff fbdc 	bl	8002bc8 <_free_r>
 8003410:	2400      	movs	r4, #0
 8003412:	4620      	mov	r0, r4
 8003414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003418:	f000 f81a 	bl	8003450 <_malloc_usable_size_r>
 800341c:	4285      	cmp	r5, r0
 800341e:	4606      	mov	r6, r0
 8003420:	d802      	bhi.n	8003428 <_realloc_r+0x34>
 8003422:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003426:	d8f4      	bhi.n	8003412 <_realloc_r+0x1e>
 8003428:	4629      	mov	r1, r5
 800342a:	4640      	mov	r0, r8
 800342c:	f7ff fc38 	bl	8002ca0 <_malloc_r>
 8003430:	4607      	mov	r7, r0
 8003432:	2800      	cmp	r0, #0
 8003434:	d0ec      	beq.n	8003410 <_realloc_r+0x1c>
 8003436:	42b5      	cmp	r5, r6
 8003438:	462a      	mov	r2, r5
 800343a:	4621      	mov	r1, r4
 800343c:	bf28      	it	cs
 800343e:	4632      	movcs	r2, r6
 8003440:	f7ff ffca 	bl	80033d8 <memcpy>
 8003444:	4621      	mov	r1, r4
 8003446:	4640      	mov	r0, r8
 8003448:	f7ff fbbe 	bl	8002bc8 <_free_r>
 800344c:	463c      	mov	r4, r7
 800344e:	e7e0      	b.n	8003412 <_realloc_r+0x1e>

08003450 <_malloc_usable_size_r>:
 8003450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003454:	1f18      	subs	r0, r3, #4
 8003456:	2b00      	cmp	r3, #0
 8003458:	bfbc      	itt	lt
 800345a:	580b      	ldrlt	r3, [r1, r0]
 800345c:	18c0      	addlt	r0, r0, r3
 800345e:	4770      	bx	lr

08003460 <_init>:
 8003460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003462:	bf00      	nop
 8003464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003466:	bc08      	pop	{r3}
 8003468:	469e      	mov	lr, r3
 800346a:	4770      	bx	lr

0800346c <_fini>:
 800346c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346e:	bf00      	nop
 8003470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003472:	bc08      	pop	{r3}
 8003474:	469e      	mov	lr, r3
 8003476:	4770      	bx	lr
