# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab1.ip_user_files/bd/design_2/ip/design_2_util_vector_logic_0_0/sim/design_2_util_vector_logic_0_0.v" \
"../../../../lab1.ip_user_files/bd/design_2/ip/design_2_util_vector_logic_1_0/sim/design_2_util_vector_logic_1_0.v" \
"../../../../lab1.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../lab1.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" \
"../../../../lab1.srcs/sim_1/new/sim_N2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
