// Seed: 4201804853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_1 = 32'd92,
    parameter id_2 = 32'd52
) (
    input wand  _id_0,
    input tri0  _id_1,
    input uwire _id_2,
    input tri   id_3
);
  wire id_5;
  logic [id_2  ==  id_1 : -1  &  1  *  id_0] id_6;
  if (1)
    if (1'd0) begin : LABEL_0
      assign id_5 = id_0;
      tri0 id_7 = -1'b0 == -1'b0;
    end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
