# RISC-V + ML Coprocessor SoC

A custom System-on-Chip (SoC) featuring a minimal RISC-V CPU and a memory-mapped ML accelerator coprocessor. This project is built in Verilog and goes through the full ASIC flow using open-source tools.

---

## ğŸ“ Folder Structure

- `rtl/` â€” RTL Verilog source files
- `testbench/` â€” Testbenches and simulations
- `synthesis/` â€” Yosys synthesis scripts and reports
- `openlane/` â€” ASIC layout with OpenLane
- `doc/` â€” Block diagrams, FSMs, specs
- `scripts/` â€” Custom utilities
- `results/` â€” Waveform and layout screenshots

---

## ğŸ”§ Tools Used

- Verilog, Icarus Verilog, GTKWave
- Yosys, OpenLane, Magic VLSI
- Python (for optional scripting/testing)

---

## âœ… Modules Implemented

| Module    | Description                      | Status   |
|-----------|----------------------------------|----------|
| `pc.v`    | Program Counter (PC)             | âœ… Tested in Vivado & iverilog |

---

## â–¶ï¸ Running Simulations (Linux)

```bash
cd testbench
iverilog -o pc_test pc_tb.v ../rtl/pc.v
./pc_test
gtkwave pc.vcd

