{"vcs1":{"timestamp_begin":1708614673.459823627, "rt":2.65, "ut":0.32, "st":0.30}}
{"vcselab":{"timestamp_begin":1708614676.193479052, "rt":2.43, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1708614678.705193556, "rt":0.44, "ut":0.23, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1708614672.779327506}
{"VCS_COMP_START_TIME": 1708614672.779327506}
{"VCS_COMP_END_TIME": 1708614681.808388320}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 349144}}
{"stitch_vcselab": {"peak_mem": 225796}}
