 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_out
Version: K-2015.06-SP2
Date   : Sat Mar 22 07:30:01 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__36_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__36_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__34_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__32_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__32_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__31_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__31_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__29_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__29_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__28_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__28_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__27_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__27_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__24_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__24_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__23_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__23_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__22_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__21_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__21_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__20_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__20_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__19_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__19_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__18_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__18_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__17_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__17_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__16_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__16_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__15_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__15_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__14_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__14_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__13_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__13_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_28__12_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__38_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__38_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__36_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__36_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__34_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__32_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__32_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__30_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__30_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__28_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__28_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__26_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__26_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__19_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__19_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__2_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__2_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_29__0_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__38_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__38_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__36_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__36_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__34_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__33_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__33_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__30_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__30_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__27_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__27_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__25_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__25_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__24_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__24_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__23_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__23_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__21_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__21_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__20_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__20_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__19_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__19_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__16_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__16_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__15_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__15_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__13_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__13_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__12_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__11_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__11_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__9_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__7_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__5_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__5_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__3_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__1_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_30__0_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__34_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__32_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__32_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__30_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__30_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__28_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__28_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__27_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__27_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__24_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__24_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__23_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__23_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__22_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__21_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__21_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__20_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__20_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__19_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__19_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__18_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__18_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__17_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__17_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__16_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__16_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__15_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__15_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__14_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__14_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__13_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__13_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__12_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__10_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__10_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__9_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__7_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__5_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__5_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__3_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2248/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3018 (net)                   26        0.021               0.000      0.868 r
  U2387/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N247 (net)                    11        0.020               0.000      1.040 r
  U1825/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1803 (net)                   77        0.146               0.000      1.304 r
  memory_reg_31__0_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__39_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__39_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__34_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__32_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__32_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__30_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__30_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__24_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__24_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__23_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__23_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__22_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__21_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__21_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__20_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__20_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__19_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__19_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__18_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__18_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__17_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__17_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__16_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__16_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__15_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__15_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__14_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__14_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__13_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__13_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_20__12_/E (EDFQD1)                     0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_21__7_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_21__6_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__6_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_21__5_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__5_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_21__4_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_21__3_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[3] (in)                                         0.010     0.001      0.551 f
  A[3] (net)                     3        0.002               0.000      0.551 f
  U2380/ZN (INVD0)                                  0.024     0.017      0.568 r
  n1838 (net)                    2        0.002               0.000      0.568 r
  U1858/ZN (CKND2D0)                                0.051     0.037      0.605 f
  n1847 (net)                    4        0.004               0.000      0.605 f
  U2249/ZN (NR2D0)                                  0.456     0.263      0.868 r
  n3019 (net)                   26        0.021               0.000      0.868 r
  U2388/ZN (INR2D1)                                 0.234     0.172      1.040 r
  N251 (net)                    11        0.020               0.000      1.040 r
  U1820/Z (CKBD2)                                   0.422     0.264      1.304 r
  n1798 (net)                   77        0.146               0.000      1.304 r
  memory_reg_21__0_/E (EDFQD1)                      0.422     0.000      1.304 r
  data arrival time                                                      1.304

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.089      3.411
  data required time                                                     3.411
  -------------------------------------------------------------------------------
  data required time                                                     3.411
  data arrival time                                                     -1.304
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.107


1
