<H3>
  ECE 527 Repository
</H3>

<P> 
  Project repository for ECE 527 - System on Chip (SoC) Design.
</P>

<P>
  The target is a Xilinx Virtex 7 FPGA, and verilog was synthesiszed with Vivado 2017.2.
</P>
