// Seed: 283780568
module module_0;
  reg id_2, id_3, id_4;
  wire id_5;
  always if (id_3) id_4 <= 1'b0 && id_3;
endmodule
module module_1 (
    input  wire id_0,
    input  tri  id_1,
    output wor  id_2,
    output wor  id_3
);
  assign id_3 = id_1;
  assign id_3 = id_1;
  tri1 id_5;
  assign id_5 = id_5;
  assign id_3 = 1'b0;
  assign id_2 = 1;
  module_0();
  assign id_5 = 1;
  always assume #1  (1);
endmodule
