

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1'
================================================================
* Date:           Wed Jan 14 09:26:54 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262151|   262151|  2.622 ms|  2.622 ms|  262151|  262151|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_i_j_k_0_i1_l_k1_l_j1  |   262149|   262149|         7|          1|          1|  262144|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      288|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      252|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      252|      392|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_187_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln44_fu_199_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln45_1_fu_387_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln45_fu_277_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln46_fu_381_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln49_fu_364_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln51_fu_375_p2       |         +|   0|  0|  19|          12|          12|
    |empty_41_fu_175_p2       |         +|   0|  0|  19|          12|          12|
    |empty_45_fu_301_p2       |         +|   0|  0|  19|          12|          12|
    |and_ln44_fu_271_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_181_p2      |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln45_fu_205_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln46_fu_265_p2      |      icmp|   0|  0|  11|           7|           8|
    |or_ln45_fu_283_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_231_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln44_2_fu_251_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln44_3_fu_315_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln44_fu_211_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln45_1_fu_323_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln45_2_fu_339_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln45_3_fu_352_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln45_4_fu_393_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln45_fu_289_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_259_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 288|         155|         148|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i1_fu_64                 |   9|          2|    7|         14|
    |indvar_flatten67_fu_60   |   9|          2|   14|         28|
    |indvar_flatten85_fu_68   |   9|          2|   19|         38|
    |j1_fu_52                 |   9|          2|    7|         14|
    |k1_fu_56                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |E_addr_reg_489                    |  12|   0|   12|          0|
    |add_ln51_reg_479                  |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i1_fu_64                          |   7|   0|    7|          0|
    |indvar_flatten67_fu_60            |  14|   0|   14|          0|
    |indvar_flatten85_fu_68            |  19|   0|   19|          0|
    |j1_fu_52                          |   7|   0|    7|          0|
    |k1_fu_56                          |   7|   0|    7|          0|
    |v19_reg_500                       |  32|   0|   32|          0|
    |v20_reg_505                       |  32|   0|   32|          0|
    |v21_reg_510                       |  32|   0|   32|          0|
    |E_addr_reg_489                    |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 252|  32|  200|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_351_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_351_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_351_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_351_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_351_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_355_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_355_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_355_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|grp_fu_355_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1|  return value|
|C_address0           |  out|   12|   ap_memory|                                             C|         array|
|C_ce0                |  out|    1|   ap_memory|                                             C|         array|
|C_q0                 |   in|   32|   ap_memory|                                             C|         array|
|buf2_address0        |  out|   12|   ap_memory|                                          buf2|         array|
|buf2_ce0             |  out|    1|   ap_memory|                                          buf2|         array|
|buf2_q0              |   in|   32|   ap_memory|                                          buf2|         array|
|E_address0           |  out|   12|   ap_memory|                                             E|         array|
|E_ce0                |  out|    1|   ap_memory|                                             E|         array|
|E_we0                |  out|    1|   ap_memory|                                             E|         array|
|E_d0                 |  out|   32|   ap_memory|                                             E|         array|
|E_address1           |  out|   12|   ap_memory|                                             E|         array|
|E_ce1                |  out|    1|   ap_memory|                                             E|         array|
|E_q1                 |   in|   32|   ap_memory|                                             E|         array|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

