{
    "master_log_file": "log/master.log",
    "prog_log_file": "log/prog.log",
    "spi_mode": "ftdi",
    "spi_freq": 20000000,
    "hispeed": false,
    "bitwidth": 16,
    "post_read_setup_cycles": 63,
    "step_write_setup_cycles": 0,
    "step_read_setup_cycles": 0,
    "write_to_init_read_setup_cycles": 0,
    "read_to_init_write_setup_cycles": 0,
    "idle_to_init_read_setup_cycles": 0,
    "idle_to_init_write_setup_cycles": 0,
    "all_dacs_on": 1,
    "ignore_failures": 0,
    "di_init_mask": 65535,
    "set_first": 1,
    "pw_rst_cycle_exp": 7,
    "pw_rst_cycle_mantissa": 31,
    "wl_dac_rst_lvl_cycle": 255,
    "sl_dac_rst_lvl_cycle": 16,
    "pw_set_cycle_exp": 0,
    "pw_set_cycle_mantissa": 1,
    "wl_dac_set_lvl_cycle": 0,
    "bl_dac_set_lvl_cycle": 8,
    "num_levels": 63,
    "use_ecc": 0,
    "max_attempts": 10000,
    "level_settings": [
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 1,
            "adc_lower_write_ref_lvl": 0,
            "adc_upper_read_ref_lvl": 1,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 2,
            "adc_lower_write_ref_lvl": 1,
            "adc_upper_read_ref_lvl": 2,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 3,
            "adc_lower_write_ref_lvl": 2,
            "adc_upper_read_ref_lvl": 3,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 4,
            "adc_lower_write_ref_lvl": 3,
            "adc_upper_read_ref_lvl": 4,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 5,
            "adc_lower_write_ref_lvl": 4,
            "adc_upper_read_ref_lvl": 5,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 6,
            "adc_lower_write_ref_lvl": 5,
            "adc_upper_read_ref_lvl": 6,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 7,
            "adc_lower_write_ref_lvl": 6,
            "adc_upper_read_ref_lvl": 7,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 8,
            "adc_lower_write_ref_lvl": 7,
            "adc_upper_read_ref_lvl": 8,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 9,
            "adc_lower_write_ref_lvl": 8,
            "adc_upper_read_ref_lvl": 9,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 10,
            "adc_lower_write_ref_lvl": 9,
            "adc_upper_read_ref_lvl": 10,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 12,
            "adc_lower_write_ref_lvl": 10,
            "adc_upper_read_ref_lvl": 12,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 13,
            "adc_lower_write_ref_lvl": 12,
            "adc_upper_read_ref_lvl": 13,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 14,
            "adc_lower_write_ref_lvl": 13,
            "adc_upper_read_ref_lvl": 14,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 15,
            "adc_lower_write_ref_lvl": 14,
            "adc_upper_read_ref_lvl": 15,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 16,
            "adc_lower_write_ref_lvl": 15,
            "adc_upper_read_ref_lvl": 16,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 17,
            "adc_lower_write_ref_lvl": 16,
            "adc_upper_read_ref_lvl": 17,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 18,
            "adc_lower_write_ref_lvl": 17,
            "adc_upper_read_ref_lvl": 18,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 19,
            "adc_lower_write_ref_lvl": 18,
            "adc_upper_read_ref_lvl": 19,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 20,
            "adc_lower_write_ref_lvl": 19,
            "adc_upper_read_ref_lvl": 20,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 21,
            "adc_lower_write_ref_lvl": 20,
            "adc_upper_read_ref_lvl": 21,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 22,
            "adc_lower_write_ref_lvl": 21,
            "adc_upper_read_ref_lvl": 22,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 23,
            "adc_lower_write_ref_lvl": 22,
            "adc_upper_read_ref_lvl": 23,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 24,
            "adc_lower_write_ref_lvl": 23,
            "adc_upper_read_ref_lvl": 24,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 25,
            "adc_lower_write_ref_lvl": 24,
            "adc_upper_read_ref_lvl": 25,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 26,
            "adc_lower_write_ref_lvl": 25,
            "adc_upper_read_ref_lvl": 26,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 27,
            "adc_lower_write_ref_lvl": 26,
            "adc_upper_read_ref_lvl": 27,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 28,
            "adc_lower_write_ref_lvl": 27,
            "adc_upper_read_ref_lvl": 28,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 29,
            "adc_lower_write_ref_lvl": 28,
            "adc_upper_read_ref_lvl": 29,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 30,
            "adc_lower_write_ref_lvl": 29,
            "adc_upper_read_ref_lvl": 30,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 31,
            "adc_lower_write_ref_lvl": 30,
            "adc_upper_read_ref_lvl": 31,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 32,
            "adc_lower_write_ref_lvl": 31,
            "adc_upper_read_ref_lvl": 32,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 33,
            "adc_lower_write_ref_lvl": 32,
            "adc_upper_read_ref_lvl": 33,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 34,
            "adc_lower_write_ref_lvl": 33,
            "adc_upper_read_ref_lvl": 34,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 35,
            "adc_lower_write_ref_lvl": 34,
            "adc_upper_read_ref_lvl": 35,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 36,
            "adc_lower_write_ref_lvl": 35,
            "adc_upper_read_ref_lvl": 36,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 37,
            "adc_lower_write_ref_lvl": 36,
            "adc_upper_read_ref_lvl": 37,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 38,
            "adc_lower_write_ref_lvl": 37,
            "adc_upper_read_ref_lvl": 38,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 39,
            "adc_lower_write_ref_lvl": 38,
            "adc_upper_read_ref_lvl": 39,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 40,
            "adc_lower_write_ref_lvl": 39,
            "adc_upper_read_ref_lvl": 40,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 41,
            "adc_lower_write_ref_lvl": 40,
            "adc_upper_read_ref_lvl": 41,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 42,
            "adc_lower_write_ref_lvl": 41,
            "adc_upper_read_ref_lvl": 42,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 43,
            "adc_lower_write_ref_lvl": 42,
            "adc_upper_read_ref_lvl": 43,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 44,
            "adc_lower_write_ref_lvl": 43,
            "adc_upper_read_ref_lvl": 44,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 45,
            "adc_lower_write_ref_lvl": 44,
            "adc_upper_read_ref_lvl": 45,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 46,
            "adc_lower_write_ref_lvl": 45,
            "adc_upper_read_ref_lvl": 46,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 47,
            "adc_lower_write_ref_lvl": 46,
            "adc_upper_read_ref_lvl": 47,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 48,
            "adc_lower_write_ref_lvl": 47,
            "adc_upper_read_ref_lvl": 48,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 49,
            "adc_lower_write_ref_lvl": 48,
            "adc_upper_read_ref_lvl": 49,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 50,
            "adc_lower_write_ref_lvl": 49,
            "adc_upper_read_ref_lvl": 50,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 51,
            "adc_lower_write_ref_lvl": 50,
            "adc_upper_read_ref_lvl": 51,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 52,
            "adc_lower_write_ref_lvl": 51,
            "adc_upper_read_ref_lvl": 52,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 53,
            "adc_lower_write_ref_lvl": 52,
            "adc_upper_read_ref_lvl": 53,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 54,
            "adc_lower_write_ref_lvl": 53,
            "adc_upper_read_ref_lvl": 54,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 55,
            "adc_lower_write_ref_lvl": 54,
            "adc_upper_read_ref_lvl": 55,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 56,
            "adc_lower_write_ref_lvl": 55,
            "adc_upper_read_ref_lvl": 56,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 57,
            "adc_lower_write_ref_lvl": 56,
            "adc_upper_read_ref_lvl": 57,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 58,
            "adc_lower_write_ref_lvl": 57,
            "adc_upper_read_ref_lvl": 58,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 59,
            "adc_lower_write_ref_lvl": 58,
            "adc_upper_read_ref_lvl": 59,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 60,
            "adc_lower_write_ref_lvl": 59,
            "adc_upper_read_ref_lvl": 60,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 61,
            "adc_lower_write_ref_lvl": 60,
            "adc_upper_read_ref_lvl": 61,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 62,
            "adc_lower_write_ref_lvl": 61,
            "adc_upper_read_ref_lvl": 62,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 63,
            "adc_lower_write_ref_lvl": 62,
            "adc_upper_read_ref_lvl": 63,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        },
        {
            "loop_order_rst": 0,
            "pw_rst_step_exp": 0,
            "pw_rst_step_mantissa": 0,
            "pw_rst_stop_exp": 0,
            "pw_rst_stop_mantissa": 0,
            "pw_rst_start_exp": 0,
            "pw_rst_start_mantissa": 0,
            "wl_dac_rst_lvl_step": 1,
            "wl_dac_rst_lvl_stop": 255,
            "wl_dac_rst_lvl_start": 250,
            "sl_dac_rst_lvl_step": 8,
            "sl_dac_rst_lvl_stop": 31,
            "sl_dac_rst_lvl_start": 15,
            "loop_order_set": 0,
            "pw_set_step_exp": 0,
            "pw_set_step_mantissa": 15,
            "pw_set_stop_exp": 0,
            "pw_set_stop_mantissa": 15,
            "pw_set_start_exp": 0,
            "pw_set_start_mantissa": 15,
            "wl_dac_set_lvl_step": 1,
            "wl_dac_set_lvl_stop": 16,
            "wl_dac_set_lvl_start": 0,
            "bl_dac_set_lvl_step": 4,
            "bl_dac_set_lvl_stop": 31,
            "bl_dac_set_lvl_start": 0,
            "adc_upper_write_ref_lvl": 64,
            "adc_lower_write_ref_lvl": 63,
            "adc_upper_read_ref_lvl": 64,
            "adc_read_dac_lvl": 7,
            "adc_clamp_ref_lvl": 1
        }
    ]
}