{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 22:13:11 2025 " "Info: Processing started: Tue Nov 04 22:13:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off data_mem_rv32i -c data_mem_rv32i --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off data_mem_rv32i -c data_mem_rv32i --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X32_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X32_Y10 0 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y10; Fanout = 0; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.341 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 86 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.472 ns) 2.341 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X32_Y10 0 " "Info: 3: + IC(0.672 ns) + CELL(0.472 ns) = 2.341 ns; Loc. = M4K_X32_Y10; Fanout = 0; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.64 % ) " "Info: Total cell delay = 1.326 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.350 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 86 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X32_Y10 1 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_datain_reg12 cu_storetype\[0\] clock 5.127 ns memory " "Info: tsu for memory \"altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_datain_reg12\" (data pin = \"cu_storetype\[0\]\", clock pin = \"clock\") is 5.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.447 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns cu_storetype\[0\] 1 PIN PIN_T9 31 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 31; PIN Node = 'cu_storetype\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu_storetype[0] } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.351 ns) + CELL(0.346 ns) 5.514 ns Mux1~1 2 COMB LCCOMB_X31_Y10_N0 8 " "Info: 2: + IC(4.351 ns) + CELL(0.346 ns) = 5.514 ns; Loc. = LCCOMB_X31_Y10_N0; Fanout = 8; COMB Node = 'Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.697 ns" { cu_storetype[0] Mux1~1 } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.378 ns) 6.534 ns Mux7~0 3 COMB LCCOMB_X34_Y10_N24 1 " "Info: 3: + IC(0.642 ns) + CELL(0.378 ns) = 6.534 ns; Loc. = LCCOMB_X34_Y10_N24; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Mux1~1 Mux7~0 } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.096 ns) 7.447 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_datain_reg12 4 MEM M4K_X32_Y8 1 " "Info: 4: + IC(0.817 ns) + CELL(0.096 ns) = 7.447 ns; Loc. = M4K_X32_Y8; Fanout = 1; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_datain_reg12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Mux7~0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 389 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.637 ns ( 21.98 % ) " "Info: Total cell delay = 1.637 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.810 ns ( 78.02 % ) " "Info: Total interconnect delay = 5.810 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { cu_storetype[0] Mux1~1 Mux7~0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { cu_storetype[0] {} cu_storetype[0]~combout {} Mux1~1 {} Mux7~0 {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 {} } { 0.000ns 0.000ns 4.351ns 0.642ns 0.817ns } { 0.000ns 0.817ns 0.346ns 0.378ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 389 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.342 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 86 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.481 ns) 2.342 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_datain_reg12 3 MEM M4K_X32_Y8 1 " "Info: 3: + IC(0.664 ns) + CELL(0.481 ns) = 2.342 ns; Loc. = M4K_X32_Y8; Fanout = 1; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_datain_reg12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 389 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.00 % ) " "Info: Total cell delay = 1.335 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.007 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { cu_storetype[0] Mux1~1 Mux7~0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { cu_storetype[0] {} cu_storetype[0]~combout {} Mux1~1 {} Mux7~0 {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 {} } { 0.000ns 0.000ns 4.351ns 0.642ns 0.817ns } { 0.000ns 0.817ns 0.346ns 0.378ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dmem_out\[25\] altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_we_reg 8.397 ns memory " "Info: tco from clock \"clock\" to destination pin \"dmem_out\[25\]\" through memory \"altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_we_reg\" is 8.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.342 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 86 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.481 ns) 2.342 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_we_reg 3 MEM M4K_X32_Y8 16 " "Info: 3: + IC(0.664 ns) + CELL(0.481 ns) = 2.342 ns; Loc. = M4K_X32_Y8; Fanout = 16; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 389 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.00 % ) " "Info: Total cell delay = 1.335 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.007 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 389 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.919 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_we_reg 1 MEM M4K_X32_Y8 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y8; Fanout = 16; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a16~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 389 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|q_a\[25\] 2 MEM M4K_X32_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y8; Fanout = 1; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|q_a\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(2.134 ns) 5.919 ns dmem_out\[25\] 3 PIN PIN_P19 0 " "Info: 3: + IC(1.935 ns) + CELL(2.134 ns) = 5.919 ns; Loc. = PIN_P19; Fanout = 0; PIN Node = 'dmem_out\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.069 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] dmem_out[25] } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.984 ns ( 67.31 % ) " "Info: Total cell delay = 3.984 ns ( 67.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.935 ns ( 32.69 % ) " "Info: Total interconnect delay = 1.935 ns ( 32.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] dmem_out[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.919 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg {} altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] {} dmem_out[25] {} } { 0.000ns 0.000ns 1.935ns } { 0.000ns 1.850ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] dmem_out[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.919 ns" { altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a16~porta_we_reg {} altsyncram:ram|altsyncram_3ov:auto_generated|q_a[25] {} dmem_out[25] {} } { 0.000ns 0.000ns 1.935ns } { 0.000ns 1.850ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0 dmem_addr\[0\] clock -0.699 ns memory " "Info: th for memory \"altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"dmem_addr\[0\]\", clock pin = \"clock\") is -0.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.350 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 86 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 86; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.481 ns) 2.350 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X32_Y10 1 " "Info: 3: + IC(0.672 ns) + CELL(0.481 ns) = 2.350 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.81 % ) " "Info: Total cell delay = 1.335 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 43.19 % ) " "Info: Total interconnect delay = 1.015 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.252 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns dmem_addr\[0\] 1 PIN PIN_M2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 29; PIN Node = 'dmem_addr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_addr[0] } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.228 ns) 2.641 ns Mux35~0 2 COMB LCCOMB_X34_Y10_N18 1 " "Info: 2: + IC(1.549 ns) + CELL(0.228 ns) = 2.641 ns; Loc. = LCCOMB_X34_Y10_N18; Fanout = 1; COMB Node = 'Mux35~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { dmem_addr[0] Mux35~0 } "NODE_NAME" } } { "data_mem_rv32i.v" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/data_mem_rv32i.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.096 ns) 3.252 ns altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X32_Y10 1 " "Info: 3: + IC(0.515 ns) + CELL(0.096 ns) = 3.252 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'altsyncram:ram\|altsyncram_3ov:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { Mux35~0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ov.tdf" "" { Text "D:/ARSIKOM/EL3011_1_20251105_13223048/Tugas3/db/altsyncram_3ov.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.188 ns ( 36.53 % ) " "Info: Total cell delay = 1.188 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 63.47 % ) " "Info: Total interconnect delay = 2.064 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { dmem_addr[0] Mux35~0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { dmem_addr[0] {} dmem_addr[0]~combout {} Mux35~0 {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.549ns 0.515ns } { 0.000ns 0.864ns 0.228ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { clock clock~clkctrl altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.252 ns" { dmem_addr[0] Mux35~0 altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.252 ns" { dmem_addr[0] {} dmem_addr[0]~combout {} Mux35~0 {} altsyncram:ram|altsyncram_3ov:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.549ns 0.515ns } { 0.000ns 0.864ns 0.228ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 22:13:11 2025 " "Info: Processing ended: Tue Nov 04 22:13:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
