// Seed: 3098034588
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_8 = 0;
  always @(*) deassign id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri id_6,
    input tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12,
    input uwire id_13
    , id_15
);
  assign id_11 = id_13;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
