Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/justin/Documents/FPGA/Sandbox/clock/demo/clock_tb_isim_beh.exe -prj /home/justin/Documents/FPGA/Sandbox/clock/demo/clock_tb_beh.prj work.clock_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/justin/Documents/FPGA/Sandbox/clock/demo/../clock.v" into library work
Analyzing Verilog file "/home/justin/Documents/FPGA/Sandbox/clock/demo/../clock_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94672 KB
Fuse CPU Usage: 1730 ms
Compiling module clock(STEP=5,LEN=3)
Compiling module clock(STEP=25,LEN=5)
Compiling module clock(STEP=6250,LEN=13)
Compiling module clock_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/justin/Documents/FPGA/Sandbox/clock/demo/clock_tb_isim_beh.exe
Fuse Memory Usage: 392720 KB
Fuse CPU Usage: 1750 ms
GCC CPU Usage: 590 ms
