
---------- Begin Simulation Statistics ----------
final_tick                               576025092000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64323                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701336                       # Number of bytes of host memory used
host_op_rate                                    64537                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9523.13                       # Real time elapsed on the host
host_tick_rate                               60486966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612560399                       # Number of instructions simulated
sim_ops                                     614597968                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.576025                       # Number of seconds simulated
sim_ticks                                576025092000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.533401                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78383426                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90581700                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7205040                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122901988                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11211645                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11392840                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          181195                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157780216                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061980                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018172                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5023600                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143208034                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16299793                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058423                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45342490                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580297283                       # Number of instructions committed
system.cpu0.commit.committedOps             581316758                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1033409544                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562523                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.311138                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    743395036     71.94%     71.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    178214477     17.25%     89.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42229764      4.09%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36281844      3.51%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10295597      1.00%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3113410      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2407922      0.23%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1171701      0.11%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16299793      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1033409544                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887491                       # Number of function calls committed.
system.cpu0.commit.int_insts                561293027                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951405                       # Number of loads committed
system.cpu0.commit.membars                    2037571                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037577      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322238537     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969569     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70916182     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581316758                       # Class of committed instruction
system.cpu0.commit.refs                     251885779                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580297283                       # Number of Instructions Simulated
system.cpu0.committedOps                    581316758                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.965182                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.965182                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            181157952                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2193418                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77563479                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642796538                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               409611022                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443409473                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5029498                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7248588                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3244740                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157780216                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 98934905                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    626970880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1971290                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     655613230                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14421884                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138356                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408270763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89595071                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.574903                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1042452685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.629893                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905200                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               577892043     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345097124     33.10%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68992721      6.62%     95.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37871566      3.63%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8194955      0.79%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2329352      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35553      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018890      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020481      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1042452685                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       97937124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5130393                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149411231                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543939                       # Inst execution rate
system.cpu0.iew.exec_refs                   275761556                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76770470                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149802663                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199431580                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021634                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3492663                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77441937                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626638227                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198991086                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3758765                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620302782                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1004197                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3021492                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5029498                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5209031                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        79307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11018122                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10784                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6290                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2899480                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19480175                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5507563                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6290                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       879682                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4250711                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271011379                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613557655                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835072                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226313902                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.538024                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613624941                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756326532                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392006833                       # number of integer regfile writes
system.cpu0.ipc                              0.508859                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508859                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038421      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339351566     54.38%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212785      0.68%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018313      0.16%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201488398     32.29%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75952014     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624061547                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1570326                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002516                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 502511     32.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                917216     58.41%     90.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               150597      9.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623593400                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2292238909                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613557605                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        671964980                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623578835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624061547                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059392                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45321466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            92906                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           969                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13285287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1042452685                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.598647                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845578                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          596096566     57.18%     57.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316723826     30.38%     87.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95180233      9.13%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25973676      2.49%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5526088      0.53%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1382760      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1039071      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             440071      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              90394      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1042452685                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547235                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10480252                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          801885                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199431580                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77441937                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    873                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1140389809                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11660554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              162092627                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370577150                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6795930                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415891279                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5041695                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10875                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777815612                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             636869376                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409039578                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439818207                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7489144                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5029498                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19428008                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38462424                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777815568                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        193066                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2846                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14316537                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2846                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1643758131                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1262373589                       # The number of ROB writes
system.cpu0.timesIdled                       14985992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  840                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.710371                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4540994                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6332409                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819348                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7787147                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            220873                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         376751                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          155878                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8739376                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3207                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485001                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095450                       # Number of branches committed
system.cpu1.commit.bw_lim_events               751023                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3655906                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263116                       # Number of instructions committed
system.cpu1.commit.committedOps              33281210                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190399121                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174797                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824740                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176504293     92.70%     92.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7038798      3.70%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2287265      1.20%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2026941      1.06%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       518513      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       203780      0.11%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       993633      0.52%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        74875      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       751023      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190399121                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320820                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047975                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248610                       # Number of loads committed
system.cpu1.commit.membars                    2035968                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035968      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082640     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266535     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895929      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281210                       # Class of committed instruction
system.cpu1.commit.refs                      12162476                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263116                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281210                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.933285                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.933285                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170749045                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337984                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4347082                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39513421                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5297236                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12395115                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485189                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               569685                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2303281                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8739376                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5148821                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184606875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76158                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40452954                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1639072                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045654                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5803454                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4761867                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211324                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191229866                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.652111                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166212084     86.92%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14698139      7.69%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5810320      3.04%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3088685      1.62%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1220155      0.64%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197369      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2835      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       5      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     274      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191229866                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         196394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              512270                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7653722                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187057                       # Inst execution rate
system.cpu1.iew.exec_refs                    12883035                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2942597                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147711118                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10044887                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018684                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           702380                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2970566                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36930489                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9940438                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373910                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35807582                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                960592                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1507171                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485189                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3602055                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          150286                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4564                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          397                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       796277                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        56700                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           154                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91293                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        420977                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20899507                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35584778                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866553                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18110534                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185893                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35593106                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44109984                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24170420                       # number of integer regfile writes
system.cpu1.ipc                              0.168541                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168541                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036061      5.63%      5.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21166118     58.50%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11048428     30.54%     94.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1930742      5.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36181492                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1097655                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030337                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 202519     18.45%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804015     73.25%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91119      8.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35243072                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         264757879                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35584766                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40579863                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33875634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36181492                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054855                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3649278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            67400                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           441                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1400790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191229866                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189204                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648245                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169083430     88.42%     88.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14629752      7.65%     96.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4141626      2.17%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1346761      0.70%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1428669      0.75%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             235837      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             245016      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              85952      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32823      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191229866                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189010                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6163771                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          526745                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10044887                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2970566                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     93                       # number of misc regfile reads
system.cpu1.numCycles                       191426260                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   960606875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158590632                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412954                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6519641                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6401970                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1196778                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5817                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47557311                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38591669                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26571115                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13169401                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4800382                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485189                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12562085                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4158161                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47557299                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20589                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13137550                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   226585045                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74706418                       # The number of ROB writes
system.cpu1.timesIdled                           2067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1951491                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10605                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2042352                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5610800                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3540102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7056389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        66449                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23967                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32824068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2163235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65623024                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2187202                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2168415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1573904                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1942240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1371053                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1371046                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2168416                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10595850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10595850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    327255360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               327255360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3540245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3540245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3540245                       # Request fanout histogram
system.membus.respLayer1.occupancy        18544885928                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14276895560                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   576025092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   576025092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    971713333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1211537492.994281                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1410000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3188825500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   570194812000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5830280000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81069228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81069228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81069228                       # number of overall hits
system.cpu0.icache.overall_hits::total       81069228                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17865677                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17865677                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17865677                       # number of overall misses
system.cpu0.icache.overall_misses::total     17865677                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 235388513997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 235388513997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 235388513997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 235388513997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     98934905                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     98934905                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     98934905                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     98934905                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180580                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180580                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180580                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180580                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13175.460073                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13175.460073                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13175.460073                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13175.460073                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2539                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.543860                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16857102                       # number of writebacks
system.cpu0.icache.writebacks::total         16857102                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1008542                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1008542                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1008542                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1008542                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16857135                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16857135                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16857135                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16857135                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209288287998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209288287998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209288287998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209288287998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170386                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170386                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170386                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170386                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12415.412702                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12415.412702                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12415.412702                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12415.412702                       # average overall mshr miss latency
system.cpu0.icache.replacements              16857102                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81069228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81069228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17865677                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17865677                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 235388513997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 235388513997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     98934905                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     98934905                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180580                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180580                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13175.460073                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13175.460073                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1008542                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1008542                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16857135                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16857135                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209288287998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209288287998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170386                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170386                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12415.412702                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12415.412702                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999902                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97926116                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16857102                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.809190                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999902                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214726944                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214726944                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234932350                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234932350                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234932350                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234932350                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20711648                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20711648                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20711648                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20711648                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 558023367612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 558023367612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 558023367612                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 558023367612                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255643998                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255643998                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255643998                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255643998                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081018                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081018                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081018                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081018                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26942.489927                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26942.489927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26942.489927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26942.489927                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4329712                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       204923                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            92921                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2535                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.595624                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.837475                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14906365                       # number of writebacks
system.cpu0.dcache.writebacks::total         14906365                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6198129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6198129                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6198129                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6198129                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14513519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14513519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14513519                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14513519                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 255897432814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 255897432814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 255897432814                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 255897432814                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056772                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056772                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056772                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056772                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17631.660028                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17631.660028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17631.660028                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17631.660028                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14906365                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167817425                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167817425                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16912206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16912206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 376843622000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 376843622000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184729631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184729631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22282.345780                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22282.345780                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3761256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3761256                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13150950                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13150950                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 198563038000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 198563038000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15098.760014                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15098.760014                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67114925                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67114925                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3799442                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3799442                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 181179745612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 181179745612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70914367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70914367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053578                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053578                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47685.882720                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47685.882720                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2436873                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2436873                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1362569                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1362569                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57334394814                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57334394814                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019214                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019214                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42078.158841                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42078.158841                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60167500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60167500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411796                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411796                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 77635.483871                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77635.483871                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          759                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          759                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       923000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       923000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008502                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008502                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       881000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       881000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5371.951220                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5371.951220                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       718000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4378.048780                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4378.048780                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612417                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612417                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405755                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405755                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31516910500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31516910500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018172                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018172                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398513                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398513                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77674.731057                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77674.731057                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405755                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405755                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31111155500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31111155500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398513                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398513                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76674.731057                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76674.731057                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963012                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250467015                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14919037                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.788417                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963012                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998844                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998844                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528250841                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528250841                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16822185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13718740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              175220                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30716846                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16822185                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13718740                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                701                       # number of overall hits
system.l2.overall_hits::.cpu1.data             175220                       # number of overall hits
system.l2.overall_hits::total                30716846                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1186796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            857110                       # number of demand (read+write) misses
system.l2.demand_misses::total                2080630                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34949                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1186796                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1775                       # number of overall misses
system.l2.overall_misses::.cpu1.data           857110                       # number of overall misses
system.l2.overall_misses::total               2080630                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2937244500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 113177843497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    152419000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84794740500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     201062247497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2937244500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 113177843497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    152419000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84794740500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    201062247497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16857134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14905536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32797476                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16857134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14905536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32797476                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079621                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.716882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063439                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079621                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.716882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063439                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84043.735157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95364.193591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85869.859155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98930.989605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96635.272728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84043.735157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95364.193591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85869.859155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98930.989605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96635.272728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2114                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        24                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      88.083333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1259923                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1573905                       # number of writebacks
system.l2.writebacks::total                   1573905                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          56233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21571                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               77817                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         56233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21571                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              77817                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1130563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       835539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2002813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1130563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       835539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1551568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3554381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2587422001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  97906596500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    134578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74566007501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175194604002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2587422001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  97906596500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    134578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74566007501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 123429022189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 298623626191                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.715670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.809372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.715670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.809372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108374                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74055.410888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86599.859097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75946.952596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89243.000627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87474.269441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74055.410888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86599.859097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75946.952596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89243.000627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79551.152247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84015.648911                       # average overall mshr miss latency
system.l2.replacements                        5683748                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2692764                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2692764                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2692764                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2692764                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30040904                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30040904                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30040904                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30040904                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1551568                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1551568                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 123429022189                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 123429022189                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79551.152247                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79551.152247                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       102000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       281000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.921569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.681818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.849315                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3808.510638                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4532.258065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       940000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       269000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1209000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.921569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.835616                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19819.672131                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       159000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       239000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           980296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1062577                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         774758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         652865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1427623                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  74284227998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64280910500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138565138498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1755054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2490200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.441444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95880.556249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98459.728275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97060.035106                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        40339                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17500                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57839                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       734419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       635365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1369784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  63782029500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56246221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120028251000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.418459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.864270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86846.921853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88525.841839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87625.677479                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16822185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16822886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2937244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    152419000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3089663500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16857134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16859610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.716882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002178                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84043.735157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85869.859155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84131.998148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34939                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36711                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2587422001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    134578000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2722000001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.715670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74055.410888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75946.952596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74146.713546                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12738444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        92939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12831383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       412038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       204245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          616283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38893615499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20513830000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59407445499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13150482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13447666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.687268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045828                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94393.273191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100437.366888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96396.372282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15894                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        19965                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       396144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       200174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       596318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34124567000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18319786001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  52444353001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.673569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86141.824690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91519.308207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87946.956156                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                25                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          213                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             221                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1957000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       213000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2170000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          238                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.894958                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.898374                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9187.793427                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        26625                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9819.004525                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3467499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3583999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.739496                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.739837                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19701.698864                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19692.302198                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999849                       # Cycle average of tags in use
system.l2.tags.total_refs                    66989841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5683811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.786078                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.365210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.504259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.866172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.527813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.732639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.474456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.070379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.245822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 529935675                       # Number of tag accesses
system.l2.tags.data_accesses                529935675                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2236096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      72409792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53502720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     98263552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          226525568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2236096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2349504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100729856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100729856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1131403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         835980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1535368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3539462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1573904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1573904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3881942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125705968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           196880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92882620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    170589013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             393256424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3881942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       196880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4078822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174870604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174870604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174870604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3881942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125705968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          196880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92882620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    170589013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568127029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1550519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1099120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    820821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1531323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003743159750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94802                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94802                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7678979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1459107                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3539462                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1573904                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3539462                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1573904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  51487                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23385                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            169768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            168183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            166304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            296652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            261935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            245229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            218240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            249480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           264386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           218294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           195526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           200408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             72875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            105432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           143890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           124546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           103549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80976                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102128411227                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17439875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            167527942477                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29280.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48030.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2396846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  973569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3539462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1573904                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1202684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  785021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  417006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  332920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  276579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   55590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1668040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.315690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.766106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.146126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       962129     57.68%     57.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       313210     18.78%     76.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148797      8.92%     85.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        82839      4.97%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33975      2.04%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20388      1.22%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12266      0.74%     94.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9967      0.60%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84469      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1668040                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.791988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.313546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94797     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94802                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80439     84.85%     84.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1612      1.70%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8172      8.62%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3158      3.33%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1017      1.07%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              305      0.32%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               71      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94802                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              223230400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3295168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99231488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               226525568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100729856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       387.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    393.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  576025078500                       # Total gap between requests
system.mem_ctrls.avgGap                     112650.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2236096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70343680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52532544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     98004672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99231488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3881942.004012561403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122119124.630077749491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 196880.312290284754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91198360.504753857851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 170139588.294184952974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172269384.403830796480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34939                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1131403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       835980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1535368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1573904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1142324806                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51337241534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60620763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40004441256                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  74983314118                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13717385711078                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32694.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45374.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34210.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47853.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48837.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8715516.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6472531380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3440209245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12568363500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4545555120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45470452560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     119547069570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120522419040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       312566600415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.626710                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 312045281310                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19234540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 244745270690                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5437359900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2890002555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12335778000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3548013120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45470452560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     172883257200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75607734720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       318172598055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.358921                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 194738475538                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19234540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 362052076462                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5999422562.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28245869569.825890                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        66500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 219850732500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96071287000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479953805000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5145397                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5145397                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5145397                       # number of overall hits
system.cpu1.icache.overall_hits::total        5145397                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3424                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3424                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3424                       # number of overall misses
system.cpu1.icache.overall_misses::total         3424                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    209853000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    209853000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    209853000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    209853000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5148821                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5148821                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5148821                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5148821                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000665                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000665                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61288.843458                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61288.843458                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61288.843458                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61288.843458                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2444                       # number of writebacks
system.cpu1.icache.writebacks::total             2444                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          948                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          948                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          948                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          948                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2476                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2476                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2476                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    163956500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    163956500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    163956500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    163956500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000481                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000481                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000481                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000481                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66218.295638                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66218.295638                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66218.295638                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66218.295638                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5145397                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5145397                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3424                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3424                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    209853000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    209853000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5148821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5148821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61288.843458                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61288.843458                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          948                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          948                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2476                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2476                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    163956500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    163956500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66218.295638                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66218.295638                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980015                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4956281                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2444                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2027.938216                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        358515500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980015                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999375                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999375                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10300118                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10300118                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9380868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9380868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9380868                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9380868                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2240094                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2240094                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2240094                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2240094                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 199341072029                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 199341072029                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 199341072029                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 199341072029                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11620962                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11620962                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11620962                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11620962                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192763                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192763                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192763                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192763                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88987.815703                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88987.815703                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88987.815703                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88987.815703                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1058286                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       128752                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17918                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1617                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.062730                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.623995                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032277                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032277                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1621263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1621263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1621263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1621263                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618831                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618831                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54004449160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54004449160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54004449160                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54004449160                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053251                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053251                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053251                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053251                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87268.493595                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87268.493595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87268.493595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87268.493595                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032277                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8365886                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8365886                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1359563                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1359563                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104617643000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104617643000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9725449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9725449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139794                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139794                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76949.463173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76949.463173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1061670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1061670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22137901500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22137901500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74314.943621                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74314.943621                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1014982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1014982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       880531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       880531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  94723429029                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  94723429029                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.464534                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.464534                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 107575.348317                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107575.348317                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       559593                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       559593                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320938                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320938                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31866547660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31866547660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169315                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169315                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99291.912020                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99291.912020                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3082500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3082500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.212851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.212851                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29080.188679                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29080.188679                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2634000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2634000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092369                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092369                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57260.869565                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57260.869565                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           98                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           98                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       506000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       506000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.229508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.229508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5163.265306                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5163.265306                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           98                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           98                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       408000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       408000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.229508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.229508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4163.265306                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4163.265306                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591116                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591116                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426809                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426809                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35128490000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35128490000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419293                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419293                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82304.942023                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82304.942023                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426809                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426809                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34701681000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34701681000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419293                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419293                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81304.942023                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81304.942023                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.960134                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11010715                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045536                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.531168                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        358527000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.960134                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936254                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936254                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26325187                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26325187                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 576025092000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30308511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4266669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30105407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4109844                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2635435                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            605                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2515486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2515484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16859610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13448901                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50571370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44731640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3110421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98420827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2157711104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1907960896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       314880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132134528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4198121408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8346228                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102427456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41144037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055984                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38864577     94.46%     94.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2255493      5.48%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23967      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41144037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65609686992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22380156297                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25286391116                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568863169                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3716994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               918116964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723844                       # Number of bytes of host memory used
host_op_rate                                   114737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7637.83                       # Real time elapsed on the host
host_tick_rate                               44789148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868606051                       # Number of instructions simulated
sim_ops                                     876340196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342092                       # Number of seconds simulated
sim_ticks                                342091872000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.147029                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35848142                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            36156547                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5621221                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58646341                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             58081                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          97228                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           39147                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59862816                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12387                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        726098                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3664474                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25716861                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7195494                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6324180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70269509                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127111029                       # Number of instructions committed
system.cpu0.commit.committedOps             129907277                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    649446997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.200028                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.965760                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    598622296     92.17%     92.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27246488      4.20%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9549874      1.47%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3409184      0.52%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1991165      0.31%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       960957      0.15%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       300681      0.05%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       170858      0.03%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7195494      1.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    649446997                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10735903                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86864                       # Number of function calls committed.
system.cpu0.commit.int_insts                121572708                       # Number of committed integer instructions.
system.cpu0.commit.loads                     32942049                       # Number of loads committed
system.cpu0.commit.membars                    4554886                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4555081      3.51%      3.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81351907     62.62%     66.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2795      0.00%     66.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1035058      0.80%     66.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607251      0.47%     67.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1737535      1.34%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       702068      0.54%     69.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1309237      1.01%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30811222     23.72%     94.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2449889      1.89%     95.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2856925      2.20%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2487605      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        129907277                       # Class of committed instruction
system.cpu0.commit.refs                      38605641                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127111029                       # Number of Instructions Simulated
system.cpu0.committedOps                    129907277                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.270838                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.270838                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            530909209                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1960059                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            27142916                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             217043956                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33843437                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 85921718                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3679968                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4638087                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6429072                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59862816                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27946401                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    621940190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               728464                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     269875838                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           98                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               11273458                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089350                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33206233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35906223                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.402811                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         660783404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.423755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.955114                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               488628507     73.95%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120068952     18.17%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24797203      3.75%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13883122      2.10%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7426151      1.12%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  318175      0.05%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3235691      0.49%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1416779      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1008824      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           660783404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11461723                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8910290                       # number of floating regfile writes
system.cpu0.idleCycles                        9198178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4030536                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                32946227                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.274605                       # Inst execution rate
system.cpu0.iew.exec_refs                    64569147                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6058059                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              103105401                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50928828                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2422527                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2433454                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7335731                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          199477387                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58511088                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2422995                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            183980515                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                851658                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             97030647                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3679968                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             98343815                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2821911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10918                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13095                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17986779                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1672139                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13095                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       943049                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3087487                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                136616849                       # num instructions consuming a value
system.cpu0.iew.wb_count                    167698797                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821374                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112213539                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.250304                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     167983431                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               233000954                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117377120                       # number of integer regfile writes
system.cpu0.ipc                              0.189723                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.189723                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4557629      2.45%      2.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            109898589     58.96%     61.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3125      0.00%     61.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  503      0.00%     61.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1095604      0.59%     61.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             646825      0.35%     62.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2206735      1.18%     63.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         702197      0.38%     63.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1309513      0.70%     64.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            782070      0.42%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55362802     29.70%     94.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2477315      1.33%     96.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4449139      2.39%     98.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2911464      1.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             186403510                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14963493                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29371502                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12415359                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          19620443                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4223428                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022657                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 747034     17.69%     17.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     17.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     17      0.00%     17.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   31      0.00%     17.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    1      0.00%     17.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1226      0.03%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           145431      3.44%     21.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               464424     11.00%     32.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               66904      1.58%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2585627     61.22%     94.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30798      0.73%     95.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           167614      3.97%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           14315      0.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             171105816                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1009401754                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155283438                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        249440133                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 191439284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                186403510                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8038103                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69570112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           959404                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1713923                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39804138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    660783404                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.282095                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.784948                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          549217907     83.12%     83.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70792062     10.71%     93.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23724842      3.59%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7207016      1.09%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5519144      0.84%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2054250      0.31%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1814445      0.27%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             323684      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             130054      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      660783404                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.278222                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14845832                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1116640                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50928828                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7335731                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10644066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5391373                       # number of misc regfile writes
system.cpu0.numCycles                       669981582                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14202165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              249695120                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             95789007                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6716838                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40373256                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              61629073                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2152194                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282908611                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             207490707                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154846272                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84294386                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7527559                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3679968                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             75440906                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59057269                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16816117                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       266092494                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     207299768                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1691656                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 35126767                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1694375                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   842403537                       # The number of ROB reads
system.cpu0.rob.rob_writes                  411695202                       # The number of ROB writes
system.cpu0.timesIdled                          96228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2529                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.350532                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34458967                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34684230                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          5088776                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56625755                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             61036                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          90988                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29952                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57885799                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6522                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        748719                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3399479                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25997506                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7410265                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6554449                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       70780198                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128934623                       # Number of instructions committed
system.cpu1.commit.committedOps             131834951                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    654858097                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.201318                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.973204                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    603941033     92.22%     92.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27071204      4.13%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9304406      1.42%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3644391      0.56%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2163416      0.33%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       839000      0.13%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       299696      0.05%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       184686      0.03%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7410265      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    654858097                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10969459                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69368                       # Number of function calls committed.
system.cpu1.commit.int_insts                123195151                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33522570                       # Number of loads committed
system.cpu1.commit.membars                    4722541                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4722541      3.58%      3.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82470264     62.56%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            626      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1074391      0.81%     66.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607122      0.46%     67.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1814306      1.38%     68.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       739879      0.56%     69.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1346983      1.02%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31375173     23.80%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2296696      1.74%     95.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2896116      2.20%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2490551      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131834951                       # Class of committed instruction
system.cpu1.commit.refs                      39058536                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128934623                       # Number of Instructions Simulated
system.cpu1.committedOps                    131834951                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.202658                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.202658                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            540027349                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1692269                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27008127                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219602845                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                32233296                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 83649685                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3414286                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3603578                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6721362                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57885799                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 28234493                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    628813211                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               746817                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     268382411                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               10207166                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086293                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          32129064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34520003                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.400091                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         666045978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.414034                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.925290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               492900148     74.00%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               121815564     18.29%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25023129      3.76%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14096909      2.12%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7470071      1.12%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  285729      0.04%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1931061      0.29%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1469245      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1054122      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           666045978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11735343                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9154298                       # number of floating regfile writes
system.cpu1.idleCycles                        4756774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3778377                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33379332                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.278396                       # Inst execution rate
system.cpu1.iew.exec_refs                    65208451                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5927679                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              104187777                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51475198                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2368899                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2283957                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7083559                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          201912026                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59280772                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2455952                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            186748552                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                857248                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             97031288                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3414286                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             98357896                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2845391                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6357                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12925                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17952628                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1547593                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12925                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       943198                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2835179                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139840395                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170352299                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822953                       # average fanout of values written-back
system.cpu1.iew.wb_producers                115082086                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253953                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170638013                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               236265115                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119370130                       # number of integer regfile writes
system.cpu1.ipc                              0.192209                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.192209                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4725176      2.50%      2.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111701121     59.04%     61.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 654      0.00%     61.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1134617      0.60%     62.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645184      0.34%     62.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2283414      1.21%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         740030      0.39%     64.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1347283      0.71%     64.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            796854      0.42%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56073560     29.64%     94.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2320483      1.23%     96.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4522258      2.39%     98.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2913678      1.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             189204504                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15309271                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           30008164                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12660662                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          19945741                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4299210                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022723                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 758350     17.64%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   22      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    2      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1312      0.03%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           160542      3.73%     21.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               508126     11.82%     33.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               68268      1.59%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2601859     60.52%     95.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                13048      0.30%     95.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           173774      4.04%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           13907      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             173469267                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1019722876                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157691637                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        252056119                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 193885634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                189204504                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8026392                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       70077075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           976844                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1471943                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     39740467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    666045978                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284071                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.791541                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          553941927     83.17%     83.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           70398327     10.57%     93.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23843063      3.58%     97.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7631945      1.15%     98.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5807978      0.87%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2129938      0.32%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1836624      0.28%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             326538      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             129638      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      666045978                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.282057                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15765132                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1225949                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51475198                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7083559                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11027003                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5582792                       # number of misc regfile writes
system.cpu1.numCycles                       670802752                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13284552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              251495739                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97450060                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6608592                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38514447                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              61997147                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2244283                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            286290956                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             210007891                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          157111226                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82533466                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7004379                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3414286                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             75678039                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59661166                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         17171429                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       269119527                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     214410001                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1615021                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37843129                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1618852                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   850045223                       # The number of ROB reads
system.cpu1.rob.rob_writes                  416423550                       # The number of ROB writes
system.cpu1.timesIdled                          53617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9794845                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               189897                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11118719                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35078781                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19688590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39066051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1007089                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       294033                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14885145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11712365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29757489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12006398                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17973082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3050172                       # Transaction distribution
system.membus.trans_dist::WritebackClean           32                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16330283                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10608                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9435                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1692161                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1692035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17973082                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           278                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58731168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58731168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1453780544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1453780544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14949                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19685564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19685564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19685564                       # Request fanout histogram
system.membus.respLayer1.occupancy       102661526126                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         55100517858                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   342091872000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   342091872000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1256                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          628                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11307956.210191                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   62073081.814521                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    757640000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            628                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   334990475500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7101396500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27846000                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27846000                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27846000                       # number of overall hits
system.cpu0.icache.overall_hits::total       27846000                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100400                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100400                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100400                       # number of overall misses
system.cpu0.icache.overall_misses::total       100400                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7570594498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7570594498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7570594498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7570594498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27946400                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27946400                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27946400                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27946400                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003593                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003593                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003593                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003593                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75404.327669                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75404.327669                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75404.327669                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75404.327669                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7896                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              130                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.738462                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        92869                       # number of writebacks
system.cpu0.icache.writebacks::total            92869                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7530                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7530                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7530                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7530                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        92870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        92870                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        92870                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        92870                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7032930998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7032930998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7032930998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7032930998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003323                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003323                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003323                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003323                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75728.771379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75728.771379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75728.771379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75728.771379                       # average overall mshr miss latency
system.cpu0.icache.replacements                 92869                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27846000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27846000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100400                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100400                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7570594498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7570594498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27946400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27946400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003593                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003593                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75404.327669                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75404.327669                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7530                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7530                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        92870                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        92870                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7032930998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7032930998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75728.771379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75728.771379                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27939115                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            92901                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           300.740735                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55985669                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55985669                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34014637                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34014637                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34014637                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34014637                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13406907                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13406907                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13406907                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13406907                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1114006680067                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1114006680067                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1114006680067                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1114006680067                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47421544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47421544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47421544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47421544                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.282718                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.282718                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.282718                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.282718                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83091.997287                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83091.997287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83091.997287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83091.997287                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    177080427                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5658                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3098878                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             89                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.143401                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.573034                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7318679                       # number of writebacks
system.cpu0.dcache.writebacks::total          7318679                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6610873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6610873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6610873                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6610873                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6796034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6796034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6796034                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6796034                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 616254799587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 616254799587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 616254799587                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 616254799587                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143311                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143311                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143311                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143311                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90678.592777                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90678.592777                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90678.592777                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90678.592777                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7318678                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32239156                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32239156                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11285365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11285365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 952880234000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 952880234000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43524521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43524521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.259288                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.259288                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84435.039008                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84435.039008                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5021780                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5021780                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6263585                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6263585                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 570503998500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 570503998500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91082.662485                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91082.662485                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1775481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1775481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2121542                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2121542                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 161126446067                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 161126446067                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3897023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3897023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.544401                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.544401                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75947.799321                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75947.799321                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1589093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1589093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       532449                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       532449                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  45750801087                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  45750801087                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.136630                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.136630                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85925.226805                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85925.226805                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1039611                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1039611                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2482                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2482                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     77193500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     77193500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1042093                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1042093                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002382                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002382                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31101.329573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31101.329573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          535                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          535                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1947                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1947                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     44958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     44958500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001868                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001868                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23091.165896                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23091.165896                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1035244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1035244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5091                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5091                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     61484500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     61484500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1040335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1040335                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004894                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004894                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12077.096838                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12077.096838                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5065                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5065                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56473500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56473500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004869                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004869                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11149.753208                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11149.753208                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1302000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1302000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1248000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1248000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       180352                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         180352                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       545746                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       545746                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48596830729                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48596830729                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       726098                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       726098                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.751615                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.751615                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89046.609098                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89046.609098                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       545738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       545738                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48051084729                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48051084729                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.751604                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.751604                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88047.899778                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88047.899778                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.917435                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43620760                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7338361                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.944210                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.917435                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107798469                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107798469                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15443                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1360353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1379494                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2768178                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15443                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1360353                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12888                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1379494                       # number of overall hits
system.l2.overall_hits::total                 2768178                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             77427                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5952312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             40236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           5998916                       # number of demand (read+write) misses
system.l2.demand_misses::total               12068891                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            77427                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5952312                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            40236                       # number of overall misses
system.l2.overall_misses::.cpu1.data          5998916                       # number of overall misses
system.l2.overall_misses::total              12068891                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6712489994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 634986581261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3721745997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 639580556318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1285001373570                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6712489994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 634986581261                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3721745997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 639580556318                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1285001373570                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           92870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7312665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7378410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14837069                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          92870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7312665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7378410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14837069                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.833714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.813973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.757398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813036                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.813428                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.833714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.813973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.757398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813036                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.813428                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86694.434680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106678.981421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92497.912243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106616.021348                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106472.199771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86694.434680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106678.981421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92497.912243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106616.021348                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106472.199771                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             276267                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9048                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.533488                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7567200                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3050155                       # number of writebacks
system.l2.writebacks::total                   3050155                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            871                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         167140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            655                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         166866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              335532                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           871                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        167140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           655                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        166866                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             335532                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5785172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        39581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5832050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11733359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5785172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        39581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5832050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8093193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19826552                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5892542500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 565697017318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3283633505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 569992557877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1144865751200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5892542500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 565697017318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3283633505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 569992557877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 685979712313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1830845463513                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.824335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.791117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.745068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.790421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790814                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.824335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.791117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.745068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.790421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.336285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76970.355034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97783.958250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82959.841970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97734.511514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97573.572171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76970.355034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97783.958250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82959.841970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97734.511514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84760.083235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92343.109559                       # average overall mshr miss latency
system.l2.replacements                       31190264                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3442891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3442891                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           16                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             16                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3442907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3442907                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10441021                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10441021                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           32                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             32                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10441053                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10441053                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           32                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           32                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8093193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8093193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 685979712313                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 685979712313                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84760.083235                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84760.083235                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             337                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             476                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  813                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1339                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2521                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      5770000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11466000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1519                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1815                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3334                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.778144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.737741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.756149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4818.950931                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4309.185960                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4548.195161                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           25                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           28                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              53                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1311                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2468                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     24187497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     27382500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51569997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.761685                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.722314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.740252                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20905.356093                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20886.727689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20895.460697                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           294                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           336                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                630                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1289                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1296                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2585                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8337500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      8436000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16773500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1583                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1632                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3215                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.814277                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.794118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.804044                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6468.192397                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6509.259259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6488.781431                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           37                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           37                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            74                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1252                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1259                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2511                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26242499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     26681500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     52923999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.790903                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.771446                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.781026                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20960.462460                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21192.613185                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21076.861410                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           161946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           157946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319892                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         901196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         899464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1800660                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  90075354481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  89871367971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  179946722452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1063142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1057410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2120552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.847672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.850629                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99950.903556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99916.581398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99933.758984                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57348                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        53030                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           110378                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       843848                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       846434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1690282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  76742353991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  76896762984                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153639116975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.793730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797095                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90943.338126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90847.913699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90895.552917                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28331                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        77427                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        40236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           117663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6712489994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3721745997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10434235991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        92870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.833714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.757398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.805944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86694.434680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92497.912243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88678.989920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          871                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          655                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1526                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        39581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5892542500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3283633505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9176176005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.824335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.745068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.795492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76970.355034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82959.841970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79011.650077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1198407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1221548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2419955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5051116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5099452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10150568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 544911226780                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 549709188347                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1094620415127                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6249523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6321000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12570523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.808240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.806748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.807490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107879.372950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107797.698331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107838.341177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       109792                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       113836                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       223628                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4941324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      4985616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9926940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 488954663327                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 493095794893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 982050458220                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.790672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.788738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.789700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98952.156007                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98903.685100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98927.812420                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          220                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               233                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          322                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             428                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8427500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3943000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12370500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          542                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          119                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           661                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.594096                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.890756                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.647504                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26172.360248                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 37198.113208                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28903.037383                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          114                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          154                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          208                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          274                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4057495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1309500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5366995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.383764                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.554622                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.414523                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19507.187500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19840.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19587.572993                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999952                       # Cycle average of tags in use
system.l2.tags.total_refs                    36319822                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31190712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.164444                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.639705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.199723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.128170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.131775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.308636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.591943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.447495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.145447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 261018440                       # Number of tag accesses
system.l2.tags.data_accesses                261018440                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4899456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     370580736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2533184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     373582720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    506971328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1258567424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4899456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2533184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7432640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195211008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195211008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5790324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          39581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5837230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7921427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19665116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3050172                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3050172                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14322047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1083278401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7404982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1092053774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1481974199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3679033403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14322047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7404982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21727029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      570639129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570639129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      570639129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14322047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1083278401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7404982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1092053774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1481974199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4249672532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2969414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5708652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     39581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5756723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7900319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000996741750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       182714                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       182714                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32000409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2799489                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19665117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3050204                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19665117                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3050204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 183287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            645702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            674218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            651669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1567928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2490782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1833327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1408332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1174841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            794777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1056553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1145194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1522671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1613212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1211935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           909787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           780902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            144337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            142813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            174780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            196032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            183945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            188225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            155511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            236145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           261065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           243545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           153602                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 727560225796                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97409150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1092844538296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37345.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56095.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13287975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2014742                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19665117                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3050204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2374551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2538140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2496877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2387687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2109553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1721672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1390813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1122354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  886067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  694075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 549787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 477406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 304613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 182865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 116535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  70757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  37923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 154918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 185469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 191186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 196221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 202975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 214230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 199231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 197218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 194899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 193093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7148541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.003639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.195948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.643162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3937675     55.08%     55.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1567905     21.93%     77.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       568375      7.95%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       286914      4.01%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       153966      2.15%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       106574      1.49%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        74016      1.04%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        56196      0.79%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       396920      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7148541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       182714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.624763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.430146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.351466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        173478     94.95%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6990      3.83%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          994      0.54%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          429      0.23%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          245      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          160      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          114      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           74      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           50      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           42      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           31      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           24      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           15      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            7      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           14      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            8      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        182714                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       182714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           163063     89.24%     89.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3217      1.76%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9527      5.21%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4893      2.68%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1333      0.73%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              451      0.25%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              162      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        182714                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1246837120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11730368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190043008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1258567488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195213056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3644.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       555.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3679.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  342091862000                       # Total gap between requests
system.mem_ctrls.avgGap                      15059.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4899520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    365353728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2533184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    368430272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    505620416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190043008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14322234.466886134818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1067998856.166918754578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7404981.548348508775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1076992182.965399265289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1478025224.755997657776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 555532076.482658982277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5790324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        39581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5837230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7921427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3050204                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2714933542                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 325375463636                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1632276037                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 327720851244                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 435401013837                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8541001130953                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35463.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56192.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41238.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56143.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54964.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2800140.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24940712580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13256314500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         64510121340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8547368940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27004823040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153029940600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2495960640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       293785241640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        858.790476                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5189586117                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11423360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 325478925883                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26099827320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13872398595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         74590137720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6953013900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27004823040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     152436885810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2995375200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       303952461585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        888.511206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6471206280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11423360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 324197305720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1532                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8723440.677966                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39146982.681029                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          767    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    734074500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   335400993000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6690879000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     28176873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28176873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     28176873                       # number of overall hits
system.cpu1.icache.overall_hits::total       28176873                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        57620                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         57620                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        57620                       # number of overall misses
system.cpu1.icache.overall_misses::total        57620                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4282776999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4282776999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4282776999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4282776999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     28234493                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28234493                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     28234493                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28234493                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002041                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74327.959025                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74327.959025                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74327.959025                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74327.959025                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3130                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.170732                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53125                       # number of writebacks
system.cpu1.icache.writebacks::total            53125                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4495                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4495                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4495                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4495                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53125                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53125                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53125                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53125                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3948985499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3948985499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3948985499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3948985499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001882                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001882                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001882                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001882                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74333.844687                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74333.844687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74333.844687                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74333.844687                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53125                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     28176873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28176873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        57620                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        57620                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4282776999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4282776999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     28234493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28234493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74327.959025                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74327.959025                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4495                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4495                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53125                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53125                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3948985499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3948985499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001882                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001882                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74333.844687                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74333.844687                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28421590                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53157                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           534.672574                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56522111                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56522111                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34405002                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34405002                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34405002                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34405002                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13434271                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13434271                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13434271                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13434271                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1117297737540                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1117297737540                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1117297737540                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1117297737540                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47839273                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47839273                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47839273                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47839273                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.280821                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.280821                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.280821                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.280821                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83167.723618                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83167.723618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83167.723618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83167.723618                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    178190988                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8255                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3122126                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            110                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.073606                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.045455                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7381870                       # number of writebacks
system.cpu1.dcache.writebacks::total          7381870                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6583337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6583337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6583337                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6583337                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6850934                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6850934                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6850934                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6850934                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 620463386788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 620463386788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 620463386788                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 620463386788                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.143207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.143207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.143207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.143207                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90566.247870                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90566.247870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90566.247870                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90566.247870                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7381868                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32701596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32701596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11431490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11431490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 963561335500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 963561335500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     44133086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44133086                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.259023                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.259023                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84290.091274                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84290.091274                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5096781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5096781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6334709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6334709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 575693818000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 575693818000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.143537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.143537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90879.283958                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90879.283958                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1703406                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1703406                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2002781                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2002781                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153736402040                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153736402040                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3706187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3706187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.540389                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.540389                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76761.464204                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76761.464204                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1486556                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1486556                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516225                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516225                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44769568788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44769568788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139287                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139287                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86724.914113                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86724.914113                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1080448                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1080448                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     67409500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     67409500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1082692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1082692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002073                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002073                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30039.884135                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30039.884135                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          195                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          195                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2049                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2049                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     58426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     58426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001893                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001893                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28514.397267                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28514.397267                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1075811                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1075811                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     62183500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     62183500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1080965                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1080965                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12065.095072                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12065.095072                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5130                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     57105500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     57105500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004746                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004746                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11131.676413                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11131.676413                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1226500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1226500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       193380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         193380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       555339                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       555339                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49321465393                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49321465393                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       748719                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       748719                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.741719                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.741719                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88813.257115                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88813.257115                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       555337                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       555337                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  48766126393                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  48766126393                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.741716                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.741716                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87813.573367                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87813.573367                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.877690                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44177682                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7402793                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.967705                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.877690                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108906064                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108906064                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 342091872000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12748224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6493062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11403600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28140124                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13811237                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11283                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21372                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2138100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2138102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145996                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12602230                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          661                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       278608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     21983849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       159374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22177424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44599255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11887168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    936404992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6799936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    944657024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1899749120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45065706                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198369408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         59911278                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.222664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.427676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46865383     78.22%     78.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12751735     21.28%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 294129      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     31      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           59911278                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29726595308                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11023189613                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         139804994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11120317817                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80089693                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
