#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 20 20:52:12 2025
# Process ID: 4444
# Current directory: E:/vivado files/I_CHIP_2024/microblaze_ip_interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4540 E:\vivado files\I_CHIP_2024\microblaze_ip_interface\soc.xpr
# Log file: E:/vivado files/I_CHIP_2024/microblaze_ip_interface/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/microblaze_ip_interface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.xpr}
create_bd_design "soc"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {{E:/vivado files/I_CHIP_2024/manufactured_ip}} [current_project]
update_ip_catalog
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
set_property location {3.5 1193 347} [get_bd_cells hardware_accelerator_0]
regenerate_bd_layout
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {clk_300mhz ( Programmable Differential Clock (300MHz) ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DP} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
delete_bd_objs [get_bd_intf_nets hardware_accelerator_0_M_AXI_0]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
regenerate_bd_layout
set_property location {3 984 617} [get_bd_cells axi_interconnect_0]
set_property location {4.5 1490 332} [get_bd_cells axi_interconnect_0]
set_property location {5 1592 253} [get_bd_cells axi_interconnect_0]
set_property location {5.5 1632 75} [get_bd_cells axi_interconnect_0]
set_property location {5 1632 142} [get_bd_cells axi_interconnect_0]
set_property location {5 1547 450} [get_bd_cells hardware_accelerator_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M01_AXI] [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
connect_bd_intf_net [get_bd_intf_pins hardware_accelerator_0/M_AXI_0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets hardware_accelerator_0_M_AXI_0]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {2}] [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DP} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_interconnect_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells microblaze_0_axi_periph]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_mem_intercon]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon_1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_intf_nets hardware_accelerator_0_M_AXI_0] [get_bd_cells axi_mem_intercon_1]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells microblaze_0_axi_periph]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
delete_bd_objs [get_bd_intf_nets hardware_accelerator_0_M_AXI_0] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells hardware_accelerator_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_PROTOCOL_CHECKERS {1}] [get_bd_cells axi_mem_intercon]
endgroup
regenerate_bd_layout
undo
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.M00_SECURE {0} CONFIG.M01_SECURE {0} CONFIG.M02_SECURE {0}] [get_bd_cells axi_mem_intercon]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_cells axi_mem_intercon]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_cells axi_mem_intercon]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
endgroup
undo
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports uart2_pl_0]
delete_bd_objs [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports uart2_pl]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
set_property location {4 679 9} [get_bd_cells axi_bram_ctrl_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
endgroup
regenerate_bd_layout
undo
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_cells hardware_accelerator_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_intf_nets axi_mem_intercon_M02_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_cells axi_bram_ctrl_1]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_mb_reset] [get_bd_intf_nets microblaze_0_debug] [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_nets mdm_1_debug_sys_rst] [get_bd_cells mdm_1]
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells rst_clk_wiz_1_100M]
delete_bd_objs [get_bd_nets microblaze_0_Clk] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_intf_nets clk_300mhz_1] [get_bd_nets reset_1] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_ports clk_300mhz]
delete_bd_objs [get_bd_ports reset]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {clk_300mhz ( Programmable Differential Clock (300MHz) ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_ports uart2_pl]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port (100 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
undo
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_cells hardware_accelerator_0]
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.STRATEGY {1}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.STRATEGY {0} CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_PROTOCOL_CHECKERS {1} CONFIG.M00_SECURE {1} CONFIG.M01_SECURE {1}] [get_bd_cells axi_mem_intercon]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
endgroup
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.ENABLE_PROTOCOL_CHECKERS {0} CONFIG.M00_SECURE {0} CONFIG.M01_SECURE {0}] [get_bd_cells axi_mem_intercon]
endgroup
validate_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "["Auto"]" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {4 562 -25} [get_bd_cells axi_interconnect_0]
set_property location {5 1302 -100} [get_bd_cells axi_interconnect_0]
set_property location {5.5 1698 237} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {3} CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins hardware_accelerator_0/M_AXI_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_mem_intercon/M00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property -dict [list CONFIG.C_BAUDRATE {115200}] [get_bd_cells axi_uartlite_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
regenerate_bd_layout
undo
undo
regenerate_bd_layout
undo
delete_bd_objs [get_bd_intf_nets S00_AXI_1]
delete_bd_objs [get_bd_intf_nets S01_AXI_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
undo
copy_bd_objs /  [get_bd_cells {axi_mem_intercon}]
delete_bd_objs [get_bd_cells axi_mem_intercon1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_intc_0/s_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
delete_bd_objs [get_bd_cells axi_interconnect_0]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M01_AXI] [get_bd_intf_nets axi_mem_intercon_1_M02_AXI] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_intf_nets hardware_accelerator_0_M_AXI_0] [get_bd_cells axi_mem_intercon_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_intc_0/s_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
delete_bd_objs [get_bd_intf_nets hardware_accelerator_0_M_AXI_0] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_intf_nets axi_mem_intercon_1_M01_AXI] [get_bd_intf_nets axi_mem_intercon_1_M02_AXI] [get_bd_cells axi_mem_intercon_1]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_uartlite_0/S_AXI} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
regenerate_bd_layout
undo
undo
delete_bd_objs [get_bd_intf_nets hardware_accelerator_0_M_AXI_0]
undo
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
undo
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon_1]
endgroup
delete_bd_objs [get_bd_intf_nets hardware_accelerator_0_M_AXI_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon_1/S01_AXI] [get_bd_intf_pins hardware_accelerator_0/M_AXI_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_uartlite_0/S_AXI} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_intc_0/s_axi} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
undo
undo
undo
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
undo
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
undo
undo
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_bram_ctrl_1]
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon_1/M01_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_uartlite_0/S_AXI} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_intc_0/s_axi} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon_1/M01_ACLK]
endgroup
undo
startgroup
set_property -dict [list CONFIG.C_HAS_ILR {1}] [get_bd_cells axi_intc_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_USE_INTERRUPT.VALUE_SRC USER] [get_bd_cells microblaze_0]
set_property -dict [list CONFIG.C_USE_INTERRUPT {1}] [get_bd_cells microblaze_0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_IRQ_IS_LEVEL {0} CONFIG.C_IRQ_CONNECTION {1}] [get_bd_cells axi_intc_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP]
set_property location {3 924 499} [get_bd_cells axi_mem_intercon]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DP} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
endgroup
undo
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M01_AXI] [get_bd_intf_nets hardware_accelerator_0_M_AXI_0] [get_bd_cells axi_mem_intercon_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
endgroup
undo
delete_bd_objs [get_bd_cells axi_interconnect_0]
startgroup
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_cells axi_intc_0]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports uart2_pl]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_cells hardware_accelerator_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_cells axi_mem_intercon_1]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells microblaze_0_axi_periph]
endgroup
undo
undo
undo
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
undo
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_1/S_AXI_0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_1/S_AXI_0]
endgroup
undo
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]
endgroup
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
endgroup
delete_bd_objs [get_bd_cells hardware_accelerator_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
undo
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_cells hardware_accelerator_0]
delete_bd_objs [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_intf_ports M00_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
set_property location {3 644 -156} [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon_1]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon_1]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon_1]
endgroup
undo
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_cells axi_mem_intercon_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI]
undo
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M01_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_1/S_AXI} intc_ip {/axi_mem_intercon_1} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
undo
delete_bd_objs [get_bd_cells axi_bram_ctrl_1]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells axi_mem_intercon_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_timer_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
endgroup
undo
delete_bd_objs [get_bd_cells hardware_accelerator_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_timer_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
endgroup
undo
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon]
endgroup
copy_bd_objs /  [get_bd_cells {axi_mem_intercon}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_timer_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon1/ACLK]
endgroup
undo
delete_bd_objs [get_bd_cells axi_mem_intercon1]
startgroup
endgroup
delete_bd_objs [get_bd_nets microblaze_0_Clk]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins rst_clk_wiz_1_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_timer_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_timer_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
undo
delete_bd_objs [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_cells axi_timer_0]
set_property location {2.5 -297 -390} [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon_1]
endgroup
delete_bd_objs [get_bd_cells axi_mem_intercon_1]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
regenerate_bd_layout
set_property location {0.5 -103 47} [get_bd_cells axi_mem_intercon]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_0
endgroup
regenerate_bd_layout
set_property -dict [list CONFIG.SI_PROTOCOL.VALUE_SRC PROPAGATED CONFIG.MI_PROTOCOL.VALUE_SRC PROPAGATED] [get_bd_cells axi_protocol_convert_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/axi_protocol_convert_0/M_AXI} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_protocol_convert_0/M_AXI]
undo
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DP] [get_bd_cells microblaze_0_axi_periph]
delete_bd_objs [get_bd_nets rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_cells hardware_accelerator_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_crossbar:2.1 axi_crossbar_0
endgroup
set_property -dict [list CONFIG.PROTOCOL.VALUE_SRC USER] [get_bd_cells axi_crossbar_0]
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.CONNECTIVITY_MODE {SASD} CONFIG.R_REGISTER {1} CONFIG.S00_SINGLE_THREAD {1}] [get_bd_cells axi_crossbar_0]
set_property -dict [list CONFIG.DATA_WIDTH.VALUE_SRC USER CONFIG.ADDR_WIDTH.VALUE_SRC USER] [get_bd_cells axi_crossbar_0]
set_property -dict [list CONFIG.R_REGISTER {7}] [get_bd_cells axi_crossbar_0]
delete_bd_objs [get_bd_cells axi_crossbar_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz_1/clk_out1 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_1]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_1 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_1 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.STRATEGY {2} CONFIG.S00_HAS_DATA_FIFO {2}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.STRATEGY {0} CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.S00_HAS_DATA_FIFO {0}] [get_bd_cells axi_interconnect_0]
endgroup
undo
undo
undo
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_1 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_mem_intercon_1]
endgroup
undo
undo
undo
undo
undo
undo
undo
undo
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hardware_accelerator:1.0 hardware_accelerator_0
endgroup
set_property location {4 851 -43} [get_bd_cells hardware_accelerator_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/hardware_accelerator_0/S_AXI_0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells microblaze_0_axi_periph]
endgroup
regenerate_bd_layout
set_property location {6 1760 414} [get_bd_cells axi_protocol_convert_0]
connect_bd_intf_net [get_bd_intf_pins axi_protocol_convert_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_protocol_convert_0/M_AXI] [get_bd_intf_pins hardware_accelerator_0/S_AXI_0]
regenerate_bd_layout
set_property location {6 1867 -78} [get_bd_cells axi_mem_intercon]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
undo
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/hardware_accelerator_0/M_AXI_0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon_1]
endgroup
undo
delete_bd_objs [get_bd_intf_nets hardware_accelerator_0_M_AXI_0] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_cells axi_mem_intercon_1]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property -dict [list CONFIG.C_BAUDRATE {115200}] [get_bd_cells axi_uartlite_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_protocol_convert_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
set_property location {4 756 -98} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M01_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
set_property -dict [list CONFIG.C_HAS_ILR {1} CONFIG.C_IRQ_IS_LEVEL {0} CONFIG.C_IRQ_CONNECTION {1}] [get_bd_cells axi_intc_0]
set_property location {4.5 1306 -11} [get_bd_cells axi_intc_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M02_AXI] [get_bd_intf_pins axi_intc_0/s_axi]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon]
endgroup
connect_bd_intf_net [get_bd_intf_pins hardware_accelerator_0/M_AXI_0] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
regenerate_bd_layout
validate_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon/M02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S01_ACLK]
endgroup
connect_bd_net [get_bd_pins axi_intc_0/irq] [get_bd_pins microblaze_0/Interrupt]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1390 579} [get_bd_cells xlconcat_0]
set_property location {6.5 2067 670} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins hardware_accelerator_0/convolution_interrupt_0]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins hardware_accelerator_0/multiplication_interrupt_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
undo
startgroup
endgroup
validate_bd_design
connect_bd_net [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins clk_wiz_1/clk_out1]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_protocol_convert_0_M_AXI] [get_bd_cells axi_protocol_convert_0]
connect_bd_intf_net [get_bd_intf_pins hardware_accelerator_0/S_AXI_0] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
assign_bd_address
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_hardware_accelerator_0_reg0}]
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_intc_0_Reg}]
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property range 128K [get_bd_addr_segs {hardware_accelerator_0/M_AXI_0/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128K [get_bd_addr_segs {hardware_accelerator_0/M_AXI_0/SEG_axi_intc_0_Reg}]
set_property range 128K [get_bd_addr_segs {hardware_accelerator_0/M_AXI_0/SEG_axi_uartlite_0_Reg}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins hardware_accelerator_0/M_AXI_ACLK_0] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins hardware_accelerator_0/S_AXI_ACLK_0] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins hardware_accelerator_0/M_AXI_ARESETN_0] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins hardware_accelerator_0/S_AXI_ARESETN_0] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
startgroup
endgroup
startgroup
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets axi_intc_0_irq]
startgroup
create_bd_port -dir O -type intr interrupt
connect_bd_net [get_bd_pins /axi_intc_0/irq] [get_bd_ports interrupt]
endgroup
startgroup
connect_bd_net [get_bd_pins microblaze_0/Interrupt] [get_bd_pins axi_intc_0/irq]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir O convolution_interrupt_0
connect_bd_net [get_bd_pins /hardware_accelerator_0/convolution_interrupt_0] [get_bd_ports convolution_interrupt_0]
endgroup
startgroup
create_bd_port -dir O multiplication_interrupt_0
connect_bd_net [get_bd_pins /hardware_accelerator_0/multiplication_interrupt_0] [get_bd_ports multiplication_interrupt_0]
endgroup
regenerate_bd_layout
undo
set_property location {2687 -35} [get_bd_ports multiplication_interrupt_0]
set_property location {2681 225} [get_bd_intf_ports uart2_pl]
set_property location {2682 -75} [get_bd_ports convolution_interrupt_0]
validate_bd_design
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
make_wrapper -files [get_files {{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}}] -top
import_files -force -norecurse {{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hdl/soc_wrapper.v}}
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
validate_bd_design -force
regenerate_bd_layout
validate_bd_design -force
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
make_wrapper -files [get_files {{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}}] -top
import_files -force -norecurse {{E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/hdl/soc_wrapper.v}}
reset_run soc_mdm_1_2_synth_1
reset_run soc_clk_wiz_1_2_synth_1
reset_run soc_rst_clk_wiz_1_100M_2_synth_1
reset_run soc_axi_bram_ctrl_0_8_synth_1
reset_run soc_dlmb_bram_if_cntlr_2_synth_1
reset_run soc_ilmb_bram_if_cntlr_2_synth_1
reset_run soc_hardware_accelerator_0_6_synth_1
reset_run soc_axi_uartlite_0_4_synth_1
reset_run soc_axi_intc_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
reset_run soc_clk_wiz_1_2_synth_1
reset_run soc_rst_clk_wiz_1_100M_2_synth_1
reset_run soc_dlmb_bram_if_cntlr_2_synth_1
reset_run soc_hardware_accelerator_0_6_synth_1
reset_run soc_axi_uartlite_0_4_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
regenerate_bd_layout
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_ip_interface/soc.srcs/sources_1/bd/soc/soc.bd}
reset_run soc_axi_uartlite_0_4_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
reset_run impl_1 -prev_step 
save_bd_design
