
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117992                       # Number of seconds simulated
sim_ticks                                117992403051                       # Number of ticks simulated
final_tick                               687823696185                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134352                       # Simulator instruction rate (inst/s)
host_op_rate                                   174761                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6893458                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893296                       # Number of bytes of host memory used
host_seconds                                 17116.58                       # Real time elapsed on the host
sim_insts                                  2299652803                       # Number of instructions simulated
sim_ops                                    2991312630                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2087424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1232512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3323520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       983424                       # Number of bytes written to this memory
system.physmem.bytes_written::total            983424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16308                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9629                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25965                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7683                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7683                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17691173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10445689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28167237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30375                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8334638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8334638                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8334638                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17691173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10445689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36501875                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               282955404                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21125684                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18762895                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829387                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11112154                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10819245                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340266                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52640                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227987628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119634006                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21125684                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12159511                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24182624                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5600086                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2455868                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13953058                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258387378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234204754     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097196      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037204      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765183      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3580502      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4336308      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042873      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565256      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9758102      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258387378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074661                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.422802                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226231697                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4228790                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24145243                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25244                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3756403                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060705                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134673744                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3756403                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226507075                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2106773                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1274638                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23886115                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       856372                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134551477                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88385                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177601820                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608348703                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608348703                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30890621                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18448                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9228                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2621619                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23460106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72536                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928142                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134049843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18448                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127286702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20351770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42699993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258387378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492620                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203906954     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22847412      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11713689      4.53%     92.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6742901      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7501335      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756893      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1500557      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       351034      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66603      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258387378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233253     47.61%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        181786     37.10%     84.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74910     15.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99898678     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005963      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22251201     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121640      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127286702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.449847                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             489949                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003849                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513530495                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154420357                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124329108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127776651                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223517                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3934297                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113771                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3756403                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1468825                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        67108                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134068292                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6083                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23460106                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142679                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9228                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          593                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925818                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126169204                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21976537                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117498                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26098128                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19500366                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121591                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.445898                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124363793                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124329108                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71099409                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164040190                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439395                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433427                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21422235                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833790                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254630975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292234                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212418836     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15994233      6.28%     89.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12508192      4.91%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470962      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114018      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055391      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4527453      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007156      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1534734      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254630975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1534734                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387167688                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271899361                       # The number of ROB writes
system.switch_cpus0.timesIdled                6047039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24568026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.829554                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.829554                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.353413                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353413                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584263306                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162137134                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142486124                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               282955404                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25438105                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20621734                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2339029                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10354171                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9637370                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2761733                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110717                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    220391474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141820712                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25438105                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12399103                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31216994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7128558                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4857235                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13615155                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2336811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    261225016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.666832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.026763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       230008022     88.05%     88.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2174951      0.83%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3948374      1.51%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3656083      1.40%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2324314      0.89%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1910643      0.73%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1093868      0.42%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1130594      0.43%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14978167      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    261225016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089901                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.501212                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       218136938                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7131920                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31142286                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54772                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4759094                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4417658                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174078944                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4759094                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       218695211                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1446369                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4396165                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30604693                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1323478                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173933606                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        226238                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       566782                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246709951                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    810214119                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    810214119                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    203179215                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43530720                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40011                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20007                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4864605                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16403844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8499498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        98268                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1892410                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172801301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        163226452                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       137939                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26000684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54634098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    261225016                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.624850                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    190832736     73.05%     73.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29795166     11.41%     84.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16033835      6.14%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8122693      3.11%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9685999      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3130814      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2937821      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517071      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168881      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    261225016                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         491917     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169564     20.56%     80.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163130     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    137260470     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2341755      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20004      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15131966      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8472257      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     163226452                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.576863                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             824611                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005052                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    588640470                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    198842240                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    159702315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     164051063                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       318384                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3158861                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       109100                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4759094                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         976612                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135418                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172841314                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16403844                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8499498                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20007                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117153                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1301422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2550256                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    160876931                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14598520                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2349521                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23070594                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22713263                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8472074                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.568559                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             159702353                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            159702315                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92151236                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256684538                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564408                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359006                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118331428                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145700353                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27141312                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2368821                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    256465922                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195105443     76.07%     76.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28248690     11.01%     87.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14649414      5.71%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4709500      1.84%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6468221      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2171576      0.85%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1250666      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1109721      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2752691      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    256465922                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118331428                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145700353                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21635381                       # Number of memory references committed
system.switch_cpus1.commit.loads             13244983                       # Number of loads committed
system.switch_cpus1.commit.membars              20006                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21030452                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131264632                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3005101                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2752691                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           426554896                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350442462                       # The number of ROB writes
system.switch_cpus1.timesIdled                3409145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21730388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118331428                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145700353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118331428                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.391211                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.391211                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418198                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418198                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       723582246                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223484950                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160661195                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40012                       # number of misc regfile writes
system.l20.replacements                         16322                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          168951                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20418                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.274611                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           58.237580                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.683821                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3160.360608                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           874.717990                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014218                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000655                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.771572                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.213554                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34974                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34974                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7779                       # number of Writeback hits
system.l20.Writeback_hits::total                 7779                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34974                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34974                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34974                       # number of overall hits
system.l20.overall_hits::total                  34974                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16308                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16322                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16308                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16322                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16308                       # number of overall misses
system.l20.overall_misses::total                16322                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3076006                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3369893541                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3372969547                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3076006                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3369893541                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3372969547                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3076006                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3369893541                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3372969547                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51282                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51296                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7779                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7779                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51282                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51296                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51282                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51296                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.318006                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.318192                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.318006                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.318192                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.318006                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.318192                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 219714.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206640.516372                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206651.730609                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 219714.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206640.516372                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206651.730609                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 219714.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206640.516372                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206651.730609                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2459                       # number of writebacks
system.l20.writebacks::total                     2459                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16308                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16322                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16308                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16322                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16308                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16322                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2237397                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2391751056                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2393988453                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2237397                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2391751056                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2393988453                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2237397                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2391751056                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2393988453                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318006                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.318192                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.318006                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.318192                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.318006                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.318192                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159814.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146661.212656                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146672.494363                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 159814.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146661.212656                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146672.494363                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 159814.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146661.212656                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146672.494363                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9645                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          317690                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13741                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.119860                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           74.342032                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.052124                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2600.976060                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1416.629785                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.018150                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000989                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.635004                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.345857                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36471                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36471                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11422                       # number of Writeback hits
system.l21.Writeback_hits::total                11422                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36471                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36471                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36471                       # number of overall hits
system.l21.overall_hits::total                  36471                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9629                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9643                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9629                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9643                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9629                       # number of overall misses
system.l21.overall_misses::total                 9643                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2899308                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2081125995                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2084025303                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2899308                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2081125995                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2084025303                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2899308                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2081125995                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2084025303                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46100                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46114                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11422                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11422                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46100                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46114                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46100                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46114                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.208872                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.209112                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.208872                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.209112                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.208872                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.209112                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 207093.428571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 216131.061896                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 216117.940786                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 207093.428571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 216131.061896                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 216117.940786                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 207093.428571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 216131.061896                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 216117.940786                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5224                       # number of writebacks
system.l21.writebacks::total                     5224                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9629                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9643                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9629                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9643                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9629                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9643                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2057203                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1502211514                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1504268717                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2057203                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1502211514                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1504268717                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2057203                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1502211514                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1504268717                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.208872                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.209112                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.208872                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.209112                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.208872                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.209112                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 146943.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156009.088587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155995.926268                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 146943.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 156009.088587                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155995.926268                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 146943.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 156009.088587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155995.926268                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992283                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013985159                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874279.406654                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992283                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13953043                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13953043                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13953043                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13953043                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13953043                       # number of overall hits
system.cpu0.icache.overall_hits::total       13953043                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3522377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3522377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3522377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3522377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3522377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3522377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13953058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13953058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13953058                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13953058                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13953058                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13953058                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 234825.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 234825.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 234825.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 234825.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 234825.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 234825.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3192206                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3192206                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3192206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3192206                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3192206                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3192206                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 228014.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 228014.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 228014.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51282                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246974102                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51538                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4792.077729                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.508089                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.491911                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.810578                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.189422                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20064817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20064817                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9231                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9231                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24075251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24075251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24075251                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24075251                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       192304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       192304                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       192304                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        192304                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       192304                       # number of overall misses
system.cpu0.dcache.overall_misses::total       192304                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24773960587                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24773960587                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24773960587                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24773960587                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24773960587                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24773960587                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20257121                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20257121                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24267555                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24267555                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24267555                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24267555                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009493                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007924                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007924                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007924                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 128827.068532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 128827.068532                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 128827.068532                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 128827.068532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 128827.068532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 128827.068532                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7779                       # number of writebacks
system.cpu0.dcache.writebacks::total             7779                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       141022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       141022                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       141022                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141022                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       141022                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141022                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51282                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51282                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51282                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51282                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51282                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51282                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5784257823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5784257823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5784257823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5784257823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5784257823                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5784257823                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112793.140342                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112793.140342                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112793.140342                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112793.140342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112793.140342                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112793.140342                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997771                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094944157                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364890.187905                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997771                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13615140                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13615140                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13615140                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13615140                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13615140                       # number of overall hits
system.cpu1.icache.overall_hits::total       13615140                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3406511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3406511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3406511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3406511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3406511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3406511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13615155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13615155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13615155                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13615155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13615155                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13615155                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 227100.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 227100.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 227100.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 227100.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 227100.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 227100.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3015508                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3015508                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3015508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3015508                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3015508                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3015508                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 215393.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 215393.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 215393.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 215393.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 215393.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 215393.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46100                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183479464                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46356                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3958.052118                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.695023                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.304977                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908965                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091035                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10967694                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10967694                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8352408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8352408                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20007                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20007                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20006                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20006                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19320102                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19320102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19320102                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19320102                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138886                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138886                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138886                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138886                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138886                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138886                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16599543817                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16599543817                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16599543817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16599543817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16599543817                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16599543817                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11106580                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11106580                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8352408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8352408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19458988                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19458988                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19458988                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19458988                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007137                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007137                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119519.201482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119519.201482                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119519.201482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119519.201482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119519.201482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119519.201482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11422                       # number of writebacks
system.cpu1.dcache.writebacks::total            11422                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92786                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92786                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92786                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46100                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46100                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46100                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4534418478                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4534418478                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4534418478                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4534418478                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4534418478                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4534418478                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98360.487592                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98360.487592                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98360.487592                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98360.487592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98360.487592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98360.487592                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
