Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 03 22:59:33 2017
| Host         : ECE419-1WFQM02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: U_fsm/hold300ns/sclk_reg/C (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: hold300ns/sclk_reg/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scrollClk/sclk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.803        0.000                      0                   81        0.234        0.000                      0                   81        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.803        0.000                      0                   81        0.234        0.000                      0                   81        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.415%)  route 3.228ns (79.585%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.012     9.164    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y100        LUT2 (Prop_lut2_I0_O)        0.124     9.288 r  scrollClk/q[17]_i_1__1/O
                         net (fo=1, routed)           0.000     9.288    scrollClk/q[17]
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.494    14.916    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[17]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)        0.031    15.092    scrollClk/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.858ns (21.000%)  route 3.228ns (79.000%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.012     9.164    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y100        LUT2 (Prop_lut2_I0_O)        0.154     9.318 r  scrollClk/q[22]_i_1__1/O
                         net (fo=1, routed)           0.000     9.318    scrollClk/q[22]
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.494    14.916    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[22]/C
                         clock pessimism              0.180    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)        0.075    15.136    scrollClk/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.828ns (20.283%)  route 3.254ns (79.717%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.038     9.191    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.315 r  scrollClk/q[19]_i_1__1/O
                         net (fo=1, routed)           0.000     9.315    scrollClk/q[19]
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.510    14.933    scrollClk/CLK100MHZ
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[19]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.031    15.204    scrollClk/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.326%)  route 3.246ns (79.674%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.030     9.182    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.306 r  scrollClk/q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     9.306    scrollClk/q[6]
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.932    scrollClk/CLK100MHZ
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[6]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.031    15.203    scrollClk/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.828ns (20.336%)  route 3.244ns (79.664%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.028     9.180    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.304 r  scrollClk/q[4]_i_1__4/O
                         net (fo=1, routed)           0.000     9.304    scrollClk/q[4]
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.932    scrollClk/CLK100MHZ
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[4]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.029    15.201    scrollClk/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.858ns (20.865%)  route 3.254ns (79.135%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.038     9.191    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y99         LUT2 (Prop_lut2_I0_O)        0.154     9.345 r  scrollClk/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000     9.345    scrollClk/q[25]
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.510    14.933    scrollClk/CLK100MHZ
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[25]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X59Y99         FDRE (Setup_fdre_C_D)        0.075    15.248    scrollClk/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.856ns (20.870%)  route 3.246ns (79.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.030     9.182    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.152     9.334 r  scrollClk/q[7]_i_1__2/O
                         net (fo=1, routed)           0.000     9.334    scrollClk/q[7]
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.932    scrollClk/CLK100MHZ
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[7]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.075    15.247    scrollClk/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.856ns (20.880%)  route 3.244ns (79.120%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.028     9.180    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.152     9.332 r  scrollClk/q[5]_i_1__2/O
                         net (fo=1, routed)           0.000     9.332    scrollClk/q[5]
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.932    scrollClk/CLK100MHZ
    SLICE_X59Y96         FDRE                                         r  scrollClk/q_reg[5]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.075    15.247    scrollClk/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.828ns (20.409%)  route 3.229ns (79.591%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.013     9.166    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.290 r  scrollClk/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000     9.290    scrollClk/q[1]
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.932    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[1]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)        0.029    15.226    scrollClk/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 scrollClk/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.414%)  route 3.228ns (79.586%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.630     5.233    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  scrollClk/q_reg[2]/Q
                         net (fo=2, routed)           1.279     6.967    scrollClk/q_reg_n_0_[2]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.091 r  scrollClk/q[25]_i_8__1/O
                         net (fo=1, routed)           0.937     8.029    scrollClk/q[25]_i_8__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.153 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          1.012     9.165    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.289 r  scrollClk/q[2]_i_1__5/O
                         net (fo=1, routed)           0.000     9.289    scrollClk/q[2]
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.932    scrollClk/CLK100MHZ
    SLICE_X59Y95         FDRE                                         r  scrollClk/q_reg[2]/C
                         clock pessimism              0.301    15.233    
                         clock uncertainty           -0.035    15.197    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)        0.031    15.228    scrollClk/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.277ns (44.824%)  route 0.341ns (55.176%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  scrollClk/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.741    scrollClk/q_reg_n_0_[16]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  scrollClk/q[25]_i_4__1/O
                         net (fo=1, routed)           0.050     1.837    scrollClk/q[25]_i_4__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          0.171     2.052    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.046     2.098 r  scrollClk/q[18]_i_1__1/O
                         net (fo=1, routed)           0.000     2.098    scrollClk/q[18]
    SLICE_X59Y98         FDRE                                         r  scrollClk/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    scrollClk/CLK100MHZ
    SLICE_X59Y98         FDRE                                         r  scrollClk/q_reg[18]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.107     1.864    scrollClk/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.276ns (44.734%)  route 0.341ns (55.266%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  scrollClk/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.741    scrollClk/q_reg_n_0_[16]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  scrollClk/q[25]_i_4__1/O
                         net (fo=1, routed)           0.050     1.837    scrollClk/q[25]_i_4__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          0.171     2.052    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.097 r  scrollClk/q[13]_i_1__1/O
                         net (fo=1, routed)           0.000     2.097    scrollClk/q[13]
    SLICE_X59Y98         FDRE                                         r  scrollClk/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    scrollClk/CLK100MHZ
    SLICE_X59Y98         FDRE                                         r  scrollClk/q_reg[13]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.091     1.848    scrollClk/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hold300ns/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold300ns/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.484    hold300ns/CLK
    SLICE_X50Y95         FDRE                                         r  hold300ns/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  hold300ns/q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.824    hold300ns/q_reg_n_0_[0]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  hold300ns/q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.869    hold300ns/q[0]
    SLICE_X50Y95         FDRE                                         r  hold300ns/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     2.000    hold300ns/CLK
    SLICE_X50Y95         FDRE                                         r  hold300ns/q_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120     1.604    hold300ns/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y101        FDRE                                         r  scrollClk/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 f  scrollClk/q_reg[0]/Q
                         net (fo=3, routed)           0.180     1.802    scrollClk/q_reg_n_0_[0]
    SLICE_X59Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  scrollClk/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.847    scrollClk/q[0]
    SLICE_X59Y101        FDRE                                         r  scrollClk/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    scrollClk/CLK100MHZ
    SLICE_X59Y101        FDRE                                         r  scrollClk/q_reg[0]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.091     1.571    scrollClk/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 hold300ns/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold300ns/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.256%)  route 0.157ns (38.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.484    hold300ns/CLK
    SLICE_X50Y96         FDRE                                         r  hold300ns/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  hold300ns/sclk_reg/Q
                         net (fo=2, routed)           0.157     1.790    hold300ns/threeNs_clk
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.101     1.891 r  hold300ns/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.891    hold300ns/sclk_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  hold300ns/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     2.000    hold300ns/CLK
    SLICE_X50Y96         FDRE                                         r  hold300ns/sclk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.131     1.615    hold300ns/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.276ns (39.493%)  route 0.423ns (60.507%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  scrollClk/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.741    scrollClk/q_reg_n_0_[16]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  scrollClk/q[25]_i_4__1/O
                         net (fo=1, routed)           0.050     1.837    scrollClk/q[25]_i_4__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          0.253     2.134    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  scrollClk/q[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.179    scrollClk/q[9]
    SLICE_X59Y97         FDRE                                         r  scrollClk/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    scrollClk/CLK100MHZ
    SLICE_X59Y97         FDRE                                         r  scrollClk/q_reg[9]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     1.864    scrollClk/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.277ns (39.580%)  route 0.423ns (60.420%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  scrollClk/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.741    scrollClk/q_reg_n_0_[16]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  scrollClk/q[25]_i_4__1/O
                         net (fo=1, routed)           0.050     1.837    scrollClk/q[25]_i_4__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          0.253     2.134    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.046     2.180 r  scrollClk/q[12]_i_1__1/O
                         net (fo=1, routed)           0.000     2.180    scrollClk/q[12]
    SLICE_X59Y97         FDRE                                         r  scrollClk/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    scrollClk/CLK100MHZ
    SLICE_X59Y97         FDRE                                         r  scrollClk/q_reg[12]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     1.864    scrollClk/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.273ns (38.673%)  route 0.433ns (61.327%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  scrollClk/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.741    scrollClk/q_reg_n_0_[16]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  scrollClk/q[25]_i_4__1/O
                         net (fo=1, routed)           0.050     1.837    scrollClk/q[25]_i_4__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          0.263     2.144    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y99         LUT2 (Prop_lut2_I0_O)        0.042     2.186 r  scrollClk/q[20]_i_1__1/O
                         net (fo=1, routed)           0.000     2.186    scrollClk/q[20]
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    scrollClk/CLK100MHZ
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[20]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.107     1.864    scrollClk/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.274ns (38.650%)  route 0.435ns (61.350%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  scrollClk/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.741    scrollClk/q_reg_n_0_[16]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  scrollClk/q[25]_i_4__1/O
                         net (fo=1, routed)           0.050     1.837    scrollClk/q[25]_i_4__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          0.265     2.146    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y99         LUT2 (Prop_lut2_I0_O)        0.043     2.189 r  scrollClk/q[21]_i_1__1/O
                         net (fo=1, routed)           0.000     2.189    scrollClk/q[21]
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    scrollClk/CLK100MHZ
    SLICE_X59Y99         FDRE                                         r  scrollClk/q_reg[21]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.107     1.864    scrollClk/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 scrollClk/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scrollClk/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.276ns (39.493%)  route 0.423ns (60.507%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.480    scrollClk/CLK100MHZ
    SLICE_X59Y100        FDRE                                         r  scrollClk/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  scrollClk/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.741    scrollClk/q_reg_n_0_[16]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  scrollClk/q[25]_i_4__1/O
                         net (fo=1, routed)           0.050     1.837    scrollClk/q[25]_i_4__1_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  scrollClk/q[25]_i_2__1/O
                         net (fo=26, routed)          0.253     2.134    scrollClk/q[25]_i_2__1_n_0
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  scrollClk/q[8]_i_1__2/O
                         net (fo=1, routed)           0.000     2.179    scrollClk/q[8]
    SLICE_X59Y97         FDRE                                         r  scrollClk/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.838     2.003    scrollClk/CLK100MHZ
    SLICE_X59Y97         FDRE                                         r  scrollClk/q_reg[8]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092     1.849    scrollClk/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39    U_create/BRAM_SDP_MACRO_one/genblk3_0.bram18_sdp_bl_2.bram18_sdp_bl_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39    U_create/BRAM_SDP_MACRO_one/genblk3_0.bram18_sdp_bl_2.bram18_sdp_bl_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y103   U_fsm/hold300ns/q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y102   U_fsm/hold300ns/q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y103   U_fsm/hold300ns/q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y102   U_fsm/hold300ns/q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y103   U_fsm/hold300ns/q_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y103   U_fsm/hold300ns/q_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y103   U_fsm/hold300ns/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y102   U_fsm/hold300ns/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y102   U_fsm/hold300ns/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y101   U_fsm/hold300ns/q_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y102   U_fsm/hold300ns/q_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y102   U_fsm/hold300ns/q_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y100   U_fsm/hold300ns/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y100   U_fsm/hold300ns/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y100   U_fsm/hold300ns/q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y100   U_fsm/hold300ns/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y98    scrollClk/q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y99    U_fsm/hold300ns/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y98    U_fsm/hold300ns/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y99    U_fsm/hold300ns/sclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y100   scrollClk/q_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y100   scrollClk/q_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y100   scrollClk/q_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y100   scrollClk/q_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y100   scrollClk/q_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y100   scrollClk/q_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y98    U_fsm/hold300ns/q_reg[2]/C



