{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681875007894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681875007901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 10:30:07 2023 " "Processing started: Wed Apr 19 10:30:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681875007901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681875007901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_7 -c wrapper_7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_7 -c wrapper_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681875007904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681875009716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_7 " "Found entity 1: wrapper_7" {  } { { "wrapper_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/quartus/wrapper_7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681875009877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681875009877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681875009934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681875009934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/LCD.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681875009995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681875009995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_7 " "Found entity 1: design_7" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681875010055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681875010055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/binh_phuong.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/binh_phuong.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binh_phuong " "Found entity 1: binh_phuong" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/binh_phuong.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/binh_phuong.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681875010116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681875010116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681875010172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681875010172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_7 " "Elaborating entity \"wrapper_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681875010320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design_7 design_7:dut " "Elaborating entity \"design_7\" for hierarchy \"design_7:dut\"" {  } { { "wrapper_7.sv" "dut" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/quartus/wrapper_7.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681875010376 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A design_7.sv(15) " "Verilog HDL Always Construct warning at design_7.sv(15): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1681875010379 "|wrapper_7|design_7:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B design_7.sv(15) " "Verilog HDL Always Construct warning at design_7.sv(15): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1681875010379 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] design_7.sv(15) " "Inferred latch for \"B\[0\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010381 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] design_7.sv(15) " "Inferred latch for \"B\[1\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010381 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] design_7.sv(15) " "Inferred latch for \"B\[2\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] design_7.sv(15) " "Inferred latch for \"B\[3\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] design_7.sv(15) " "Inferred latch for \"B\[4\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] design_7.sv(15) " "Inferred latch for \"B\[5\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] design_7.sv(15) " "Inferred latch for \"B\[6\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] design_7.sv(15) " "Inferred latch for \"B\[7\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] design_7.sv(15) " "Inferred latch for \"B\[8\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] design_7.sv(15) " "Inferred latch for \"B\[9\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] design_7.sv(15) " "Inferred latch for \"B\[10\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] design_7.sv(15) " "Inferred latch for \"B\[11\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010383 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] design_7.sv(15) " "Inferred latch for \"B\[12\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] design_7.sv(15) " "Inferred latch for \"B\[13\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] design_7.sv(15) " "Inferred latch for \"B\[14\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] design_7.sv(15) " "Inferred latch for \"B\[15\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] design_7.sv(15) " "Inferred latch for \"A\[0\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] design_7.sv(15) " "Inferred latch for \"A\[1\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] design_7.sv(15) " "Inferred latch for \"A\[2\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] design_7.sv(15) " "Inferred latch for \"A\[3\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] design_7.sv(15) " "Inferred latch for \"A\[4\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] design_7.sv(15) " "Inferred latch for \"A\[5\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] design_7.sv(15) " "Inferred latch for \"A\[6\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] design_7.sv(15) " "Inferred latch for \"A\[7\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] design_7.sv(15) " "Inferred latch for \"A\[8\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010386 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] design_7.sv(15) " "Inferred latch for \"A\[9\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010388 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] design_7.sv(15) " "Inferred latch for \"A\[10\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010388 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] design_7.sv(15) " "Inferred latch for \"A\[11\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010388 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] design_7.sv(15) " "Inferred latch for \"A\[12\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010388 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] design_7.sv(15) " "Inferred latch for \"A\[13\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010388 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] design_7.sv(15) " "Inferred latch for \"A\[14\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010388 "|wrapper_7|design_7:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] design_7.sv(15) " "Inferred latch for \"A\[15\]\" at design_7.sv(15)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681875010388 "|wrapper_7|design_7:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binh_phuong design_7:dut\|binh_phuong:binh_phuong_A " "Elaborating entity \"binh_phuong\" for hierarchy \"design_7:dut\|binh_phuong:binh_phuong_A\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "binh_phuong_A" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681875010479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt design_7:dut\|sqrt:sqrt0 " "Elaborating entity \"sqrt\" for hierarchy \"design_7:dut\|sqrt:sqrt0\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "sqrt0" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681875010592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "91 43 sqrt.sv(18) " "Verilog HDL assignment warning at sqrt.sv(18): truncated value with size 91 to match size of target (43)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010618 "|wrapper_7|design_7:dut|sqrt:sqrt0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "43 17 sqrt.sv(28) " "Verilog HDL assignment warning at sqrt.sv(28): truncated value with size 43 to match size of target (17)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/sqrt.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010618 "|wrapper_7|design_7:dut|sqrt:sqrt0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec design_7:dut\|bin2dec:bin2dec0 " "Elaborating entity \"bin2dec\" for hierarchy \"design_7:dut\|bin2dec:bin2dec0\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "bin2dec0" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681875010653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(14) " "Verilog HDL assignment warning at bin2dec.sv(14): truncated value with size 32 to match size of target (17)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(15) " "Verilog HDL assignment warning at bin2dec.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(25) " "Verilog HDL assignment warning at bin2dec.sv(25): truncated value with size 32 to match size of target (17)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(26) " "Verilog HDL assignment warning at bin2dec.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(36) " "Verilog HDL assignment warning at bin2dec.sv(36): truncated value with size 32 to match size of target (17)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(37) " "Verilog HDL assignment warning at bin2dec.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bin2dec.sv(47) " "Verilog HDL assignment warning at bin2dec.sv(47): truncated value with size 32 to match size of target (17)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.sv(48) " "Verilog HDL assignment warning at bin2dec.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 bin2dec.sv(52) " "Verilog HDL assignment warning at bin2dec.sv(52): truncated value with size 17 to match size of target (8)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010681 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 bin2dec.sv(56) " "Verilog HDL assignment warning at bin2dec.sv(56): truncated value with size 17 to match size of target (8)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/bin2dec.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681875010683 "|wrapper_7|design_7:dut|bin2dec:bin2dec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD design_7:dut\|LCD:LCD " "Elaborating entity \"LCD\" for hierarchy \"design_7:dut\|LCD:LCD\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" "LCD" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/src/design_7.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681875010736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "wrapper_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/quartus/wrapper_7.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681875033809 "|wrapper_7|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "wrapper_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/quartus/wrapper_7.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681875033809 "|wrapper_7|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wrapper_7.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/hoanghungcb1/projects/bai7/quartus/wrapper_7.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681875033809 "|wrapper_7|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681875033809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681875038868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681875038868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4798 " "Implemented 4798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681875039293 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681875039293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4765 " "Implemented 4765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681875039293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681875039293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681875039356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 10:30:39 2023 " "Processing ended: Wed Apr 19 10:30:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681875039356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681875039356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681875039356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681875039356 ""}
