Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan  6 15:09:36 2020
| Host         : LAPTOP-UIMKI226 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: bubble_unit/score_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: clkdiv_unit/clkdiv_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_bottom_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_crazy_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mask_top_unit/time_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.001        0.000                      0                 5027        0.070        0.000                      0                 5027        4.600        0.000                       0                  1268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.001        0.000                      0                 4540        0.070        0.000                      0                 4540        4.600        0.000                       0                  1268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.809        0.000                      0                  487        0.658        0.000                      0                  487  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 2.996ns (36.037%)  route 5.318ns (63.963%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.933 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      2.737     8.558 r  addr0/P[2]
                         net (fo=208, routed)         4.163    12.721    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X5Y38         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.158    13.933    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X5Y38         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.240    14.173    
                         clock uncertainty           -0.035    14.138    
    RAMB36_X5Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.416    13.722    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                         -12.721    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 2.996ns (36.600%)  route 5.190ns (63.400%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      2.737     8.558 r  addr0/P[2]
                         net (fo=208, routed)         4.035    12.593    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X5Y35         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.148    13.923    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X5Y35         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.240    14.163    
                         clock uncertainty           -0.035    14.128    
    RAMB36_X5Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.416    13.712    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 2.996ns (36.687%)  route 5.170ns (63.313%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 13.930 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      2.737     8.558 r  addr0/P[2]
                         net (fo=208, routed)         4.016    12.574    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X5Y37         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.155    13.930    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X5Y37         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.240    14.170    
                         clock uncertainty           -0.035    14.135    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.416    13.719    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 2.996ns (37.087%)  route 5.082ns (62.913%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      2.737     8.558 r  addr0/P[2]
                         net (fo=208, routed)         3.927    12.486    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y34         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.087    13.862    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y34         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.240    14.102    
                         clock uncertainty           -0.035    14.067    
    RAMB36_X3Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.416    13.651    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.651    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 2.996ns (36.989%)  route 5.104ns (63.011%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.933 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      2.737     8.558 r  addr0/P[8]
                         net (fo=208, routed)         3.949    12.507    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X5Y38         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.158    13.933    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X5Y38         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.240    14.173    
                         clock uncertainty           -0.035    14.138    
    RAMB36_X5Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    13.722    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 2.996ns (37.013%)  route 5.098ns (62.986%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 13.936 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      2.737     8.558 r  addr0/P[1]
                         net (fo=208, routed)         3.943    12.502    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y30         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.161    13.936    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.240    14.176    
                         clock uncertainty           -0.035    14.141    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    13.725    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 2.996ns (37.214%)  route 5.055ns (62.786%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 13.930 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[10])
                                                      2.737     8.558 r  addr0/P[10]
                         net (fo=208, routed)         3.900    12.458    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X5Y37         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.155    13.930    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X5Y37         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.240    14.170    
                         clock uncertainty           -0.035    14.135    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    13.719    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 2.996ns (37.588%)  route 4.975ns (62.412%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      2.737     8.558 r  addr0/P[2]
                         net (fo=208, routed)         3.820    12.378    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y33         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.093    13.868    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X3Y33         RAMB36E1                                     r  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.240    14.108    
                         clock uncertainty           -0.035    14.073    
    RAMB36_X3Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.416    13.657    background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 2.996ns (37.403%)  route 5.014ns (62.597%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 13.934 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      2.737     8.558 r  addr0/P[0]
                         net (fo=208, routed)         3.859    12.417    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y31         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.159    13.934    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.240    14.174    
                         clock uncertainty           -0.035    14.139    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    13.723    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 3.039ns (37.614%)  route 5.040ns (62.386%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 13.936 - 10.000 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.392     4.407    vga_unit/clk
    SLICE_X38Y71         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.259     4.666 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=52, routed)          1.155     5.821    y[5]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      2.737     8.558 f  addr0/P[18]
                         net (fo=172, routed)         3.455    12.013    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/addra[15]
    SLICE_X11Y147        LUT5 (Prop_lut5_I1_O)        0.043    12.056 r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__69/O
                         net (fo=1, routed)           0.431    12.487    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/ena_array[52]
    RAMB36_X0Y30         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.161    13.936    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.240    14.176    
                         clock uncertainty           -0.035    14.141    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    13.813    gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  1.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bubble_unit/F_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_unit/bubble_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.251%)  route 0.150ns (50.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.656     1.902    bubble_unit/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  bubble_unit/F_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.118     2.020 r  bubble_unit/F_reg_reg[9]/Q
                         net (fo=3, routed)           0.150     2.170    bubble_unit/F_reg_reg[9]
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.028     2.198 r  bubble_unit/bubble_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.198    bubble_unit/p_0_out[9]
    SLICE_X38Y50         FDCE                                         r  bubble_unit/bubble_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.823     2.308    bubble_unit/clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  bubble_unit/bubble_x_reg_reg[9]/C
                         clock pessimism             -0.267     2.041    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.087     2.128    bubble_unit/bubble_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bubble_unit/C_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_unit/C_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.221%)  route 0.151ns (50.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.656     1.902    bubble_unit/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  bubble_unit/C_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.118     2.020 r  bubble_unit/C_reg_reg[1]/Q
                         net (fo=9, routed)           0.151     2.170    bubble_unit/C_reg_reg[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.028     2.198 r  bubble_unit/C_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.198    bubble_unit/p_0_in__2[5]
    SLICE_X41Y50         FDCE                                         r  bubble_unit/C_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.823     2.308    bubble_unit/clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  bubble_unit/C_reg_reg[5]/C
                         clock pessimism             -0.267     2.041    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.060     2.101    bubble_unit/C_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bubble_unit/F_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_unit/F_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.996%)  route 0.072ns (36.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.656     1.902    bubble_unit/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  bubble_unit/F_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.100     2.002 r  bubble_unit/F_reg_reg[7]/Q
                         net (fo=5, routed)           0.072     2.074    bubble_unit/F_reg_reg[7]
    SLICE_X38Y49         LUT5 (Prop_lut5_I1_O)        0.028     2.102 r  bubble_unit/F_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.102    bubble_unit/p_0_in__4[9]
    SLICE_X38Y49         FDCE                                         r  bubble_unit/F_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.895     2.380    bubble_unit/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  bubble_unit/F_reg_reg[9]/C
                         clock pessimism             -0.467     1.913    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.087     2.000    bubble_unit/F_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bubble_unit/C_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_unit/C_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.157ns (50.273%)  route 0.155ns (49.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.656     1.902    bubble_unit/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  bubble_unit/C_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.091     1.993 r  bubble_unit/C_reg_reg[8]/Q
                         net (fo=4, routed)           0.155     2.148    bubble_unit/C_reg_reg[8]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.066     2.214 r  bubble_unit/C_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.214    bubble_unit/p_0_in__2[9]
    SLICE_X39Y50         FDCE                                         r  bubble_unit/C_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.823     2.308    bubble_unit/clk_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  bubble_unit/C_reg_reg[9]/C
                         clock pessimism             -0.267     2.041    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.060     2.101    bubble_unit/C_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 bubble_unit/G_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_unit/bubble_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.157ns (35.804%)  route 0.281ns (64.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.606     1.852    bubble_unit/clk_IBUF_BUFG
    SLICE_X35Y50         FDPE                                         r  bubble_unit/G_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDPE (Prop_fdpe_C_Q)         0.091     1.943 r  bubble_unit/G_reg_reg[4]/Q
                         net (fo=6, routed)           0.281     2.224    bubble_unit/G_reg_reg[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.066     2.290 r  bubble_unit/bubble_x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.290    bubble_unit/p_0_out[4]
    SLICE_X36Y49         FDCE                                         r  bubble_unit/bubble_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.896     2.381    bubble_unit/clk_IBUF_BUFG
    SLICE_X36Y49         FDCE                                         r  bubble_unit/bubble_x_reg_reg[4]/C
                         clock pessimism             -0.267     2.114    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.060     2.174    bubble_unit/bubble_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ps2_unit/ps2_clk_falg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_unit/negedge_ps2_clk_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.626     1.872    ps2_unit/clk
    SLICE_X23Y67         FDCE                                         r  ps2_unit/ps2_clk_falg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDCE (Prop_fdce_C_Q)         0.100     1.972 r  ps2_unit/ps2_clk_falg2_reg/Q
                         net (fo=2, routed)           0.088     2.060    ps2_unit/ps2_clk_falg2
    SLICE_X22Y67         LUT2 (Prop_lut2_I0_O)        0.028     2.088 r  ps2_unit/negedge_ps2_clk_shift_i_1/O
                         net (fo=1, routed)           0.000     2.088    ps2_unit/negedge_ps2_clk
    SLICE_X22Y67         FDRE                                         r  ps2_unit/negedge_ps2_clk_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.843     2.328    ps2_unit/clk
    SLICE_X22Y67         FDRE                                         r  ps2_unit/negedge_ps2_clk_shift_reg/C
                         clock pessimism             -0.445     1.883    
    SLICE_X22Y67         FDRE (Hold_fdre_C_D)         0.087     1.970    ps2_unit/negedge_ps2_clk_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.526%)  route 0.091ns (41.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.590     1.836    vga_unit/clk
    SLICE_X43Y73         FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.100     1.936 f  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=42, routed)          0.091     2.026    vga_unit/x[3]
    SLICE_X42Y73         LUT6 (Prop_lut6_I4_O)        0.028     2.054 r  vga_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.054    vga_unit/h_count_reg[5]_i_1_n_0
    SLICE_X42Y73         FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.806     2.291    vga_unit/clk
    SLICE_X42Y73         FDCE                                         r  vga_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.444     1.847    
    SLICE_X42Y73         FDCE (Hold_fdce_C_D)         0.087     1.934    vga_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bubble_unit/A_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_unit/A_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.019%)  route 0.218ns (62.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.656     1.902    bubble_unit/clk_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  bubble_unit/A_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.100     2.002 r  bubble_unit/A_reg_reg[1]/Q
                         net (fo=8, routed)           0.218     2.220    bubble_unit/A_reg_reg[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.028     2.248 r  bubble_unit/A_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.248    bubble_unit/p_0_in__0[4]
    SLICE_X42Y50         FDPE                                         r  bubble_unit/A_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.822     2.307    bubble_unit/clk_IBUF_BUFG
    SLICE_X42Y50         FDPE                                         r  bubble_unit/A_reg_reg[4]/C
                         clock pessimism             -0.267     2.040    
    SLICE_X42Y50         FDPE (Hold_fdpe_C_D)         0.087     2.127    bubble_unit/A_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 FSM_unit/num_heart_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/FSM_sequential_gamestate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.890%)  route 0.069ns (35.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.595     1.841    FSM_unit/clk_IBUF_BUFG
    SLICE_X36Y70         FDPE                                         r  FSM_unit/num_heart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDPE (Prop_fdpe_C_Q)         0.100     1.941 f  FSM_unit/num_heart_reg[1]/Q
                         net (fo=6, routed)           0.069     2.010    FSM_unit/num_heart[1]
    SLICE_X37Y70         LUT6 (Prop_lut6_I0_O)        0.028     2.038 r  FSM_unit/FSM_sequential_gamestate[0]_i_1/O
                         net (fo=1, routed)           0.000     2.038    FSM_unit/FSM_sequential_gamestate[0]_i_1_n_0
    SLICE_X37Y70         FDCE                                         r  FSM_unit/FSM_sequential_gamestate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.812     2.297    FSM_unit/clk_IBUF_BUFG
    SLICE_X37Y70         FDCE                                         r  FSM_unit/FSM_sequential_gamestate_reg[0]/C
                         clock pessimism             -0.445     1.852    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.061     1.913    FSM_unit/FSM_sequential_gamestate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bubble_unit/C_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bubble_unit/C_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.041%)  route 0.213ns (58.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.656     1.902    bubble_unit/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  bubble_unit/C_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.118     2.020 r  bubble_unit/C_reg_reg[1]/Q
                         net (fo=9, routed)           0.213     2.232    bubble_unit/C_reg_reg[1]
    SLICE_X40Y50         LUT4 (Prop_lut4_I1_O)        0.030     2.262 r  bubble_unit/C_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.262    bubble_unit/p_0_in__2[3]
    SLICE_X40Y50         FDCE                                         r  bubble_unit/C_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.823     2.308    bubble_unit/clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  bubble_unit/C_reg_reg[3]/C
                         clock pessimism             -0.267     2.041    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.096     2.137    bubble_unit/C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y37  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X2Y21  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y38  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X2Y22  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y19  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y18  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y20  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y19  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y17  background_unit/ROM_Background_i/ROM_Background/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y11  gamecover_unit/ROM_Gamecover_i/ROM_Gamecover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y52  mask_top_unit/time_reg_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y50  mask_top_unit/time_reg_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y51  mask_top_unit/time_reg_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y52  mask_top_unit/time_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y51  mask_top_unit/time_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y51  mask_top_unit/time_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y51  mask_top_unit/time_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y50  mask_top_unit/time_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y52  mask_top_unit/time_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X23Y50  mask_top_unit/time_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X34Y69  FSM_unit/enter_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X36Y69  FSM_unit/game_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y53  bubble_unit/score_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y55  bubble_unit/score_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y55  bubble_unit/score_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y56  bubble_unit/score_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y56  bubble_unit/score_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y53  bubble_unit/score_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y53  bubble_unit/score_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X35Y53  bubble_unit/score_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/y_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.275ns (5.712%)  route 4.539ns (94.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.664     9.273    jojo_unit/jojo_x_reg[0]_1
    SLICE_X15Y63         FDCE                                         f  jojo_unit/y_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X15Y63         FDCE                                         r  jojo_unit/y_state_reg_reg[0]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.305    14.082    jojo_unit/y_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/y_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.275ns (5.712%)  route 4.539ns (94.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.664     9.273    jojo_unit/jojo_x_reg[0]_1
    SLICE_X15Y63         FDCE                                         f  jojo_unit/y_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X15Y63         FDCE                                         r  jojo_unit/y_state_reg_reg[1]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.305    14.082    jojo_unit/y_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/y_state_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.275ns (5.712%)  route 4.539ns (94.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.664     9.273    jojo_unit/jojo_x_reg[0]_1
    SLICE_X15Y63         FDCE                                         f  jojo_unit/y_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X15Y63         FDCE                                         r  jojo_unit/y_state_reg_reg[2]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X15Y63         FDCE (Recov_fdce_C_CLR)     -0.305    14.082    jojo_unit/y_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/higher_up_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.275ns (5.689%)  route 4.559ns (94.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.683     9.292    jojo_unit/jojo_x_reg[0]_1
    SLICE_X14Y62         FDCE                                         f  jojo_unit/higher_up_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X14Y62         FDCE                                         r  jojo_unit/higher_up_reg_reg[19]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.247    14.140    jojo_unit/higher_up_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/higher_up_reg_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.275ns (5.689%)  route 4.559ns (94.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.683     9.292    jojo_unit/jojo_x_reg[0]_1
    SLICE_X14Y62         FDCE                                         f  jojo_unit/higher_up_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X14Y62         FDCE                                         r  jojo_unit/higher_up_reg_reg[20]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.247    14.140    jojo_unit/higher_up_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/higher_up_reg_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.275ns (5.689%)  route 4.559ns (94.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.683     9.292    jojo_unit/jojo_x_reg[0]_1
    SLICE_X14Y62         FDCE                                         f  jojo_unit/higher_up_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X14Y62         FDCE                                         r  jojo_unit/higher_up_reg_reg[21]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X14Y62         FDCE (Recov_fdce_C_CLR)     -0.247    14.140    jojo_unit/higher_up_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/higher_up_reg_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.275ns (5.712%)  route 4.539ns (94.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.664     9.273    jojo_unit/jojo_x_reg[0]_1
    SLICE_X14Y63         FDCE                                         f  jojo_unit/higher_up_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X14Y63         FDCE                                         r  jojo_unit/higher_up_reg_reg[22]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.247    14.140    jojo_unit/higher_up_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/higher_up_reg_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.275ns (5.712%)  route 4.539ns (94.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.664     9.273    jojo_unit/jojo_x_reg[0]_1
    SLICE_X14Y63         FDCE                                         f  jojo_unit/higher_up_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X14Y63         FDCE                                         r  jojo_unit/higher_up_reg_reg[23]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.247    14.140    jojo_unit/higher_up_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/higher_up_reg_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.275ns (5.712%)  route 4.539ns (94.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.664     9.273    jojo_unit/jojo_x_reg[0]_1
    SLICE_X14Y63         FDCE                                         f  jojo_unit/higher_up_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.319    14.094    jojo_unit/clk
    SLICE_X14Y63         FDCE                                         r  jojo_unit/higher_up_reg_reg[24]/C
                         clock pessimism              0.328    14.422    
                         clock uncertainty           -0.035    14.387    
    SLICE_X14Y63         FDCE (Recov_fdce_C_CLR)     -0.247    14.140    jojo_unit/higher_up_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 ps2_unit/enter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jojo_unit/x_start_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.275ns (5.717%)  route 4.536ns (94.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 14.093 - 10.000 ) 
    Source Clock Delay      (SCD):    4.458ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.443     4.458    ps2_unit/clk
    SLICE_X23Y68         FDRE                                         r  ps2_unit/enter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.223     4.681 f  ps2_unit/enter_reg/Q
                         net (fo=6, routed)           0.875     5.556    FSM_unit/enter
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.052     5.608 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         3.660     9.269    jojo_unit/jojo_x_reg[0]_1
    SLICE_X18Y63         FDCE                                         f  jojo_unit/x_start_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        1.318    14.093    jojo_unit/clk
    SLICE_X18Y63         FDCE                                         r  jojo_unit/x_start_reg_reg[11]/C
                         clock pessimism              0.328    14.421    
                         clock uncertainty           -0.035    14.386    
    SLICE_X18Y63         FDCE (Recov_fdce_C_CLR)     -0.247    14.139    jojo_unit/x_start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_unit/binary2bcd/bcd0_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.129ns (22.328%)  route 0.449ns (77.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.212     2.421    led_unit/binary2bcd/bcd1_reg[0]_0
    SLICE_X28Y69         FDCE                                         f  led_unit/binary2bcd/bcd0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    led_unit/binary2bcd/clk
    SLICE_X28Y69         FDCE                                         r  led_unit/binary2bcd/bcd0_reg[1]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.110     1.763    led_unit/binary2bcd/bcd0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_unit/binary2bcd/bcd0_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.129ns (22.328%)  route 0.449ns (77.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.212     2.421    led_unit/binary2bcd/bcd1_reg[0]_0
    SLICE_X28Y69         FDCE                                         f  led_unit/binary2bcd/bcd0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    led_unit/binary2bcd/clk
    SLICE_X28Y69         FDCE                                         r  led_unit/binary2bcd/bcd0_reg[2]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.110     1.763    led_unit/binary2bcd/bcd0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_unit/binary2bcd/bcd0_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.129ns (22.328%)  route 0.449ns (77.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.212     2.421    led_unit/binary2bcd/bcd1_reg[0]_0
    SLICE_X28Y69         FDCE                                         f  led_unit/binary2bcd/bcd0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    led_unit/binary2bcd/clk
    SLICE_X28Y69         FDCE                                         r  led_unit/binary2bcd/bcd0_reg[3]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.110     1.763    led_unit/binary2bcd/bcd0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_unit/binary2bcd/bcd1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.129ns (22.328%)  route 0.449ns (77.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.212     2.421    led_unit/binary2bcd/bcd1_reg[0]_0
    SLICE_X28Y69         FDCE                                         f  led_unit/binary2bcd/bcd1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    led_unit/binary2bcd/clk
    SLICE_X28Y69         FDCE                                         r  led_unit/binary2bcd/bcd1_reg[0]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.110     1.763    led_unit/binary2bcd/bcd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_unit/binary2bcd/bcd3_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.129ns (22.328%)  route 0.449ns (77.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.212     2.421    led_unit/binary2bcd/bcd1_reg[0]_0
    SLICE_X28Y69         FDCE                                         f  led_unit/binary2bcd/bcd3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    led_unit/binary2bcd/clk
    SLICE_X28Y69         FDCE                                         r  led_unit/binary2bcd/bcd3_reg[1]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.110     1.763    led_unit/binary2bcd/bcd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_unit/binary2bcd/bcd3_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.129ns (22.328%)  route 0.449ns (77.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.212     2.421    led_unit/binary2bcd/bcd1_reg[0]_0
    SLICE_X28Y69         FDCE                                         f  led_unit/binary2bcd/bcd3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    led_unit/binary2bcd/clk
    SLICE_X28Y69         FDCE                                         r  led_unit/binary2bcd/bcd3_reg[2]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.110     1.763    led_unit/binary2bcd/bcd3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_unit/binary2bcd/bcd3_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.129ns (22.328%)  route 0.449ns (77.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.212     2.421    led_unit/binary2bcd/bcd1_reg[0]_0
    SLICE_X28Y69         FDCE                                         f  led_unit/binary2bcd/bcd3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    led_unit/binary2bcd/clk
    SLICE_X28Y69         FDCE                                         r  led_unit/binary2bcd/bcd3_reg[3]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X28Y69         FDCE (Remov_fdce_C_CLR)     -0.110     1.763    led_unit/binary2bcd/bcd3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mask_top_unit/dir_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.129ns (22.409%)  route 0.447ns (77.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.210     2.418    mask_top_unit/mask_selection_reg_reg[25]_1
    SLICE_X29Y69         FDPE                                         f  mask_top_unit/dir_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.815     2.300    mask_top_unit/clk
    SLICE_X29Y69         FDPE                                         r  mask_top_unit/dir_reg_reg/C
                         clock pessimism             -0.427     1.873    
    SLICE_X29Y69         FDPE (Remov_fdpe_C_PRE)     -0.113     1.760    mask_top_unit/dir_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision_unit/collision_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.129ns (20.080%)  route 0.513ns (79.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.277     2.485    collision_unit/reset
    SLICE_X37Y65         FDCE                                         f  collision_unit/collision_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.817     2.302    collision_unit/clk_IBUF_BUFG
    SLICE_X37Y65         FDCE                                         r  collision_unit/collision_reg/C
                         clock pessimism             -0.427     1.875    
    SLICE_X37Y65         FDCE (Remov_fdce_C_CLR)     -0.110     1.765    collision_unit/collision_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mask_bottom_unit/dir_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.129ns (18.060%)  route 0.585ns (81.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.597     1.843    FSM_unit/clk_IBUF_BUFG
    SLICE_X34Y69         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  FSM_unit/enter_reg_reg/Q
                         net (fo=4, routed)           0.237     2.180    FSM_unit/enter_reg
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.029     2.209 f  FSM_unit/D_reg[7]_i_2/O
                         net (fo=552, routed)         0.349     2.557    mask_bottom_unit/mask_selection_reg_reg[25]_0
    SLICE_X42Y62         FDPE                                         f  mask_bottom_unit/dir_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1267, routed)        0.817     2.302    mask_bottom_unit/clk
    SLICE_X42Y62         FDPE                                         r  mask_bottom_unit/dir_reg_reg/C
                         clock pessimism             -0.427     1.875    
    SLICE_X42Y62         FDPE (Remov_fdpe_C_PRE)     -0.093     1.782    mask_bottom_unit/dir_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.775    





