Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:54:12 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_68_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.141ns (34.295%)  route 2.186ns (65.705%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 6.603 - 4.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.921ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.836ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=11218, routed)       2.195     3.132    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X130Y409       FDCE                                         r  Delay1No13_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y409       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.211 r  Delay1No13_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.465     3.676    Delay1No12_instance/Y_reg[33]_0[0]
    SLICE_X127Y433       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.825 r  Delay1No12_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     3.834    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X127Y433       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.024 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.050    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y434       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.065 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.091    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y435       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.143 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.251     4.394    Delay1No12_instance/CO[0]
    SLICE_X127Y436       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     4.504 r  Delay1No12_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.170     4.674    Delay1No12_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X127Y436       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.824 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.236     5.060    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X126Y436       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     5.158 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.397     5.555    Delay1No13_instance/shiftVal__5[0]
    SLICE_X128Y434       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     5.655 r  Delay1No13_instance/shiftedFracY_d1[37]_i_2__0/O
                         net (fo=4, routed)           0.180     5.835    Delay1No13_instance/shiftedFracY_d1_reg[38][8]
    SLICE_X129Y435       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.980 r  Delay1No13_instance/shiftedFracY_d1[9]_i_1__0/O
                         net (fo=2, routed)           0.368     6.348    Delay1No12_instance/Y_reg[26]_0[3]
    SLICE_X126Y435       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     6.401 r  Delay1No12_instance/shiftedFracY_d1[25]_i_1__0/O
                         net (fo=1, routed)           0.058     6.459    Sum10_1_impl_instance/FPAddSubOp_instance/D[14]
    SLICE_X126Y435       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=11218, routed)       1.956     6.603    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y435       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.384     6.986    
                         clock uncertainty           -0.035     6.951    
    SLICE_X126Y435       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.976    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  0.517    




