Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Mar 17 18:10:54 2025
| Host         : ziza running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file source_timing_summary_routed.rpt -pb source_timing_summary_routed.pb -rpx source_timing_summary_routed.rpx -warn_on_violation
| Design       : source
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.954ns  (logic 6.818ns (45.596%)  route 8.136ns (54.404%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  b_IBUF[14]_inst/O
                         net (fo=10, routed)          3.881     5.336    b_IBUF[14]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  led_OBUF[7]_inst_i_19/O
                         net (fo=2, routed)           0.822     6.283    led_OBUF[7]_inst_i_19_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.407 r  led_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.582     6.989    led_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.124     7.113 r  led_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.113    led_OBUF[7]_inst_i_10_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.537 r  led_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, routed)           0.569     8.106    PCIN[5]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     8.989 r  led_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           2.280    11.270    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.684    14.954 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.954    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.861ns  (logic 6.877ns (46.274%)  route 7.984ns (53.726%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  b_IBUF[14]_inst/O
                         net (fo=10, routed)          3.881     5.336    b_IBUF[14]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  led_OBUF[7]_inst_i_19/O
                         net (fo=2, routed)           0.822     6.283    led_OBUF[7]_inst_i_19_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.407 r  led_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.582     6.989    led_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.124     7.113 r  led_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.113    led_OBUF[7]_inst_i_10_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.537 r  led_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, routed)           0.569     8.106    PCIN[5]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     9.049 r  led_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           2.129    11.179    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.683    14.861 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.861    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.419ns  (logic 6.475ns (44.903%)  route 7.945ns (55.097%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  b_IBUF[14]_inst/O
                         net (fo=10, routed)          3.881     5.336    b_IBUF[14]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  led_OBUF[7]_inst_i_19/O
                         net (fo=2, routed)           0.822     6.283    led_OBUF[7]_inst_i_19_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.407 r  led_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.582     6.989    led_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.124     7.113 r  led_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.113    led_OBUF[7]_inst_i_10_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.537 r  led_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, routed)           0.569     8.106    PCIN[5]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     8.636 r  led_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           2.089    10.726    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.693    14.419 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.419    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[14]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.859ns  (logic 6.304ns (45.485%)  route 7.555ns (54.515%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b[14] (IN)
                         net (fo=0)                   0.000     0.000    b[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  b_IBUF[14]_inst/O
                         net (fo=10, routed)          3.881     5.336    b_IBUF[14]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     5.460 r  led_OBUF[7]_inst_i_19/O
                         net (fo=2, routed)           0.822     6.283    led_OBUF[7]_inst_i_19_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.124     6.407 r  led_OBUF[7]_inst_i_7/O
                         net (fo=2, routed)           0.582     6.989    led_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.124     7.113 r  led_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.113    led_OBUF[7]_inst_i_10_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.360 r  led_OBUF[7]_inst_i_2/O[0]
                         net (fo=2, routed)           0.456     7.816    PCIN[4]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.299     8.115 r  led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.115    led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.362 r  led_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           1.813    10.175    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    13.859 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.859    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.503ns  (logic 6.043ns (44.751%)  route 7.460ns (55.249%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[13]_inst/O
                         net (fo=12, routed)          4.103     5.556    b_IBUF[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     5.680 r  led_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.680    led_OBUF[7]_inst_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.907 r  led_OBUF[7]_inst_i_4/O[1]
                         net (fo=3, routed)           0.803     6.710    PCIN[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     7.013 r  led_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.013    led_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.240 r  led_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           2.554     9.794    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.709    13.503 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.503    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.464ns  (logic 6.236ns (46.314%)  route 7.228ns (53.686%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[13]_inst/O
                         net (fo=12, routed)          4.103     5.556    b_IBUF[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     5.680 r  led_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.680    led_OBUF[7]_inst_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.907 r  led_OBUF[7]_inst_i_4/O[1]
                         net (fo=3, routed)           0.736     6.643    PCIN[1]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.303     6.946 r  led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.519     7.465    led_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.903 r  led_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           1.870     9.773    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.691    13.464 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.464    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.155ns  (logic 6.386ns (48.542%)  route 6.769ns (51.458%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF[13]_inst/O
                         net (fo=12, routed)          4.103     5.556    b_IBUF[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     5.680 r  led_OBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.680    led_OBUF[7]_inst_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.260 r  led_OBUF[7]_inst_i_4/O[2]
                         net (fo=3, routed)           0.799     7.059    PCIN[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.302     7.361 r  led_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.361    led_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.609 r  led_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           1.867     9.476    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.679    13.155 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.155    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.334ns  (logic 6.065ns (49.178%)  route 6.268ns (50.822%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  b_IBUF[12]_inst/O
                         net (fo=8, routed)           3.176     4.645    b_IBUF[12]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.124     4.769 r  led_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.000     4.769    led_OBUF[7]_inst_i_17_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.016 r  led_OBUF[7]_inst_i_4/O[0]
                         net (fo=3, routed)           1.011     6.027    PCIN[0]
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.299     6.326 r  led_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.326    led_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.573 r  led_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           2.081     8.654    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    12.334 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.334    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.691ns (66.982%)  route 0.834ns (33.018%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.429     0.658    a_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.703 r  led_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.703    led_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.855 r  led_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.405     1.260    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.265     2.525 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.525    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.600ns (62.691%)  route 0.952ns (37.309%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.531     0.748    a_IBUF[3]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.793 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.793    led_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.856 r  led_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.421     1.277    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.275     2.552 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.552    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.603ns (62.711%)  route 0.953ns (37.289%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.559     0.776    a_IBUF[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.045     0.821 r  led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.821    led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.891 r  led_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.394     1.285    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.557 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.557    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.645ns (60.359%)  route 1.080ns (39.641%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.559     0.776    a_IBUF[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.045     0.821 r  led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.821    led_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.927 r  led_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.521     1.448    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.726 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.726    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.604ns (58.497%)  route 1.138ns (41.503%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.628     0.849    a_IBUF[0]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.894 r  led_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.894    led_OBUF[3]_inst_i_8_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.964 r  led_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.510     1.474    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.742 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.742    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.786ns (64.928%)  route 0.965ns (35.072%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.429     0.658    a_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.703 r  led_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.703    led_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.858 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.858    led_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.948 r  led_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.536     1.484    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.267     2.751 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.751    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.765ns (63.573%)  route 1.011ns (36.427%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.429     0.658    a_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.703 r  led_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.703    led_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.858 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.858    led_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.923 r  led_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.582     1.505    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.270     2.776 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.776    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.632ns (58.463%)  route 1.159ns (41.537%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.429     0.658    a_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.703 r  led_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.703    led_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.768 r  led_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.731     1.499    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.791 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.791    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





