# Verilog

Component Instantiation : Providing instance of lower level module in higher level code
