// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "10/19/2017 15:25:07"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips (
	reset,
	clk,
	MemAddress,
	MemData,
	MemEna);
input 	reset;
input 	clk;
output 	[31:0] MemAddress;
output 	[31:0] MemData;
output 	MemEna;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \reset~input_o ;
wire \datapath_c|decode_execute_C|Branch_FF|q~q ;
wire \datapath_c|fetch_c|PCAdder|y[6]~9 ;
wire \datapath_c|fetch_c|PCAdder|y[7]~10_combout ;
wire \datapath_c|fetch_c|IMemory|rom~2_combout ;
wire \datapath_c|fetch_c|IMemory|rom~3_combout ;
wire \datapath_c|fetch_c|IMemory|rom~4_combout ;
wire \datapath_c|fetch_c|IMemory|rom~5_combout ;
wire \datapath_c|fetch_c|PCAdder|y[2]~1 ;
wire \datapath_c|fetch_c|PCAdder|y[3]~2_combout ;
wire \datapath_c|fetch_c|PCAdder|y[2]~0_combout ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[3]~8_combout ;
wire \datapath_c|fetch_c|IMemory|rom~6_combout ;
wire \datapath_c|fetch_c|IMemory|rom~7_combout ;
wire \datapath_c|fetch_c|IMemory|rom~8_combout ;
wire \datapath_c|fetch_c|IMemory|rom~9_combout ;
wire \controller_c|aludec_c|alucontrol[1]~2_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~6_combout ;
wire \controller_c|maindec_c|Mux6~1_combout ;
wire \controller_c|aludec_c|alucontrol[0]~1_combout ;
wire \controller_c|maindec_c|Mux2~0_combout ;
wire \datapath_c|decode_execute_C|MemWrite_FF|q~q ;
wire \datapath_c|execute_memory_c|MemWrite_FF|q~q ;
wire \controller_c|maindec_c|Mux0~0_combout ;
wire \datapath_c|decode_execute_C|RegWrite_FF|q~q ;
wire \datapath_c|execute_memory_c|RegWrite_FF|q~q ;
wire \datapath_c|memory_writeback_c|RegWrite_FF|q~q ;
wire \datapath_c|decode_execute_C|RegDst_FF|q~q ;
wire \datapath_c|execute_c|RegMux|y[3]~0_combout ;
wire \datapath_c|execute_c|RegMux|y[2]~1_combout ;
wire \datapath_c|fetch_c|IMemory|rom~18_combout ;
wire \datapath_c|fetch_c|IMemory|rom~19_combout ;
wire \datapath_c|execute_c|RegMux|y[1]~2_combout ;
wire \datapath_c|fetch_c|IMemory|rom~16_combout ;
wire \datapath_c|fetch_c|IMemory|rom~17_combout ;
wire \datapath_c|execute_c|RegMux|y[0]~3_combout ;
wire \datapath_c|decode_c|registers|memory~110_combout ;
wire \datapath_c|decode_c|registers|memory~111_combout ;
wire \datapath_c|decode_c|registers|memory~103_q ;
wire \~GND~combout ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \datapath_c|decode_c|registers|memory~71_q ;
wire \datapath_c|decode_execute_C|RD2_FF|q[31]~31_combout ;
wire \datapath_c|decode_c|registers|Equal1~0_combout ;
wire \datapath_c|decode_c|registers|memory~107_combout ;
wire \datapath_c|decode_c|registers|memory~108_combout ;
wire \datapath_c|decode_c|registers|memory~109_combout ;
wire \datapath_c|memory_c|mem|ram~39_q ;
wire \datapath_c|decode_c|registers|memory~74_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[2]~2_combout ;
wire \datapath_c|decode_c|registers|memory~75_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[3]~3_combout ;
wire \datapath_c|decode_c|registers|memory~76_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[4]~4_combout ;
wire \datapath_c|decode_c|registers|memory~77_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[5]~5_combout ;
wire \datapath_c|decode_c|registers|memory~78_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[6]~6_combout ;
wire \datapath_c|decode_c|registers|memory~79_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[7]~7_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \controller_c|maindec_c|Mux2~1_combout ;
wire \datapath_c|decode_execute_C|MemToReg_FF|q~q ;
wire \datapath_c|execute_memory_c|MemToReg_FF|q~q ;
wire \datapath_c|memory_writeback_c|MemToReg_FF|q~q ;
wire \datapath_c|writeback_c|mux|y[7]~25_combout ;
wire \datapath_c|decode_c|registers|memory~46_q ;
wire \datapath_c|fetch_c|IMemory|rom~10_combout ;
wire \datapath_c|fetch_c|IMemory|rom~11_combout ;
wire \datapath_c|fetch_c|IMemory|rom~12_combout ;
wire \datapath_c|fetch_c|IMemory|rom~13_combout ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \datapath_c|decode_c|registers|memory~38_q ;
wire \datapath_c|decode_execute_C|RD1_FF|q[7]~7_combout ;
wire \datapath_c|decode_c|registers|Equal0~0_combout ;
wire \datapath_c|decode_c|registers|memory~104_combout ;
wire \datapath_c|decode_c|registers|memory~105_combout ;
wire \datapath_c|decode_c|registers|memory~106_combout ;
wire \controller_c|maindec_c|Mux6~0_combout ;
wire \datapath_c|decode_execute_C|AluSrc_FF|q~q ;
wire \datapath_c|execute_c|AluMux|y[7]~25_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux24~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~32_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~28_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~24_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~20_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~16_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~12_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \datapath_c|decode_c|registers|memory~40_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[1]~1_combout ;
wire \datapath_c|execute_c|AluMux|y[1]~31_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux30~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \datapath_c|writeback_c|mux|y[0]~0_combout ;
wire \datapath_c|decode_c|registers|memory~72_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[0]~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~0_combout ;
wire \datapath_c|decode_c|registers|memory~39_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[0]~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~2_cout ;
wire \datapath_c|execute_c|MipsAlu|Add0~4 ;
wire \datapath_c|execute_c|MipsAlu|Add0~9_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~11_combout ;
wire \datapath_c|writeback_c|mux|y[1]~31_combout ;
wire \datapath_c|decode_c|registers|memory~73_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[1]~1_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~8_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~10 ;
wire \datapath_c|execute_c|MipsAlu|Add0~14 ;
wire \datapath_c|execute_c|MipsAlu|Add0~18 ;
wire \datapath_c|execute_c|MipsAlu|Add0~22 ;
wire \datapath_c|execute_c|MipsAlu|Add0~26 ;
wire \datapath_c|execute_c|MipsAlu|Add0~30 ;
wire \datapath_c|execute_c|MipsAlu|Add0~33_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~35_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \datapath_c|writeback_c|mux|y[6]~26_combout ;
wire \datapath_c|decode_c|registers|memory~45_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[6]~6_combout ;
wire \datapath_c|execute_c|AluMux|y[6]~26_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux25~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~29_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~31_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \datapath_c|writeback_c|mux|y[5]~27_combout ;
wire \datapath_c|decode_c|registers|memory~44_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[5]~5_combout ;
wire \datapath_c|execute_c|AluMux|y[5]~27_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux26~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~25_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~27_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \datapath_c|writeback_c|mux|y[4]~28_combout ;
wire \datapath_c|decode_c|registers|memory~43_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[4]~4_combout ;
wire \datapath_c|execute_c|AluMux|y[4]~28_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux27~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~21_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~23_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \datapath_c|writeback_c|mux|y[3]~29_combout ;
wire \datapath_c|decode_c|registers|memory~42_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[3]~3_combout ;
wire \datapath_c|execute_c|AluMux|y[3]~29_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux28~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~17_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~19_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \datapath_c|writeback_c|mux|y[2]~30_combout ;
wire \datapath_c|decode_c|registers|memory~41_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[2]~2_combout ;
wire \datapath_c|execute_c|AluMux|y[2]~30_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux29~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~13_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~15_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \datapath_c|execute_c|AluMux|y[31]~1_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux0~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~128_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \datapath_c|decode_c|registers|memory~69_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[30]~30_combout ;
wire \datapath_c|execute_c|AluMux|y[30]~2_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux1~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \datapath_c|decode_c|registers|memory~68_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[29]~29_combout ;
wire \datapath_c|execute_c|AluMux|y[29]~3_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux2~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \datapath_c|decode_c|registers|memory~67_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[28]~28_combout ;
wire \datapath_c|execute_c|AluMux|y[28]~4_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux3~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \datapath_c|decode_c|registers|memory~66_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[27]~27_combout ;
wire \datapath_c|execute_c|AluMux|y[27]~5_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux4~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \datapath_c|decode_c|registers|memory~65_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[26]~26_combout ;
wire \datapath_c|execute_c|AluMux|y[26]~6_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux5~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \datapath_c|decode_c|registers|memory~64_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[25]~25_combout ;
wire \datapath_c|execute_c|AluMux|y[25]~7_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux6~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \datapath_c|decode_c|registers|memory~63_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[24]~24_combout ;
wire \datapath_c|execute_c|AluMux|y[24]~8_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux7~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \datapath_c|decode_c|registers|memory~62_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[23]~23_combout ;
wire \datapath_c|execute_c|AluMux|y[23]~9_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux8~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \datapath_c|decode_c|registers|memory~61_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[22]~22_combout ;
wire \datapath_c|execute_c|AluMux|y[22]~10_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux9~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \datapath_c|decode_c|registers|memory~60_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[21]~21_combout ;
wire \datapath_c|execute_c|AluMux|y[21]~11_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux10~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \datapath_c|decode_c|registers|memory~59_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[20]~20_combout ;
wire \datapath_c|execute_c|AluMux|y[20]~12_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux11~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \datapath_c|decode_c|registers|memory~58_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[19]~19_combout ;
wire \datapath_c|execute_c|AluMux|y[19]~13_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux12~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \datapath_c|decode_c|registers|memory~57_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[18]~18_combout ;
wire \datapath_c|execute_c|AluMux|y[18]~14_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux13~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \datapath_c|decode_c|registers|memory~56_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[17]~17_combout ;
wire \datapath_c|execute_c|AluMux|y[17]~15_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux14~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \datapath_c|decode_c|registers|memory~55_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[16]~16_combout ;
wire \datapath_c|execute_c|AluMux|y[16]~16_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux15~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \datapath_c|decode_c|registers|memory~54_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[15]~15_combout ;
wire \datapath_c|execute_c|AluMux|y[15]~17_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux16~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \datapath_c|decode_c|registers|memory~53_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[14]~14_combout ;
wire \datapath_c|execute_c|AluMux|y[14]~18_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux17~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \datapath_c|decode_c|registers|memory~52_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[13]~13_combout ;
wire \datapath_c|execute_c|AluMux|y[13]~19_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux18~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \datapath_c|decode_c|registers|memory~51_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[12]~12_combout ;
wire \datapath_c|execute_c|AluMux|y[12]~20_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux19~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \datapath_c|decode_c|registers|memory~50_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[11]~11_combout ;
wire \datapath_c|execute_c|AluMux|y[11]~21_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux20~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \datapath_c|decode_c|registers|memory~49_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[10]~10_combout ;
wire \datapath_c|execute_c|AluMux|y[10]~22_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux21~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \datapath_c|decode_c|registers|memory~48_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[9]~9_combout ;
wire \datapath_c|execute_c|AluMux|y[9]~23_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux22~0_combout ;
wire \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \datapath_c|decode_c|registers|memory~47_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[8]~8_combout ;
wire \datapath_c|execute_c|AluMux|y[8]~24_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux23~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~34 ;
wire \datapath_c|execute_c|MipsAlu|Add0~37_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~39_combout ;
wire \datapath_c|writeback_c|mux|y[8]~24_combout ;
wire \datapath_c|decode_c|registers|memory~80_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[8]~8_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~36_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~38 ;
wire \datapath_c|execute_c|MipsAlu|Add0~41_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~43_combout ;
wire \datapath_c|writeback_c|mux|y[9]~23_combout ;
wire \datapath_c|decode_c|registers|memory~81_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[9]~9_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~40_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~42 ;
wire \datapath_c|execute_c|MipsAlu|Add0~45_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~47_combout ;
wire \datapath_c|writeback_c|mux|y[10]~22_combout ;
wire \datapath_c|decode_c|registers|memory~82_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[10]~10_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~44_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~46 ;
wire \datapath_c|execute_c|MipsAlu|Add0~49_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~51_combout ;
wire \datapath_c|writeback_c|mux|y[11]~21_combout ;
wire \datapath_c|decode_c|registers|memory~83_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[11]~11_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~48_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~50 ;
wire \datapath_c|execute_c|MipsAlu|Add0~53_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~55_combout ;
wire \datapath_c|writeback_c|mux|y[12]~20_combout ;
wire \datapath_c|decode_c|registers|memory~84_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[12]~12_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~52_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~54 ;
wire \datapath_c|execute_c|MipsAlu|Add0~57_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~59_combout ;
wire \datapath_c|writeback_c|mux|y[13]~19_combout ;
wire \datapath_c|decode_c|registers|memory~85_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[13]~13_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~56_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~58 ;
wire \datapath_c|execute_c|MipsAlu|Add0~61_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~63_combout ;
wire \datapath_c|writeback_c|mux|y[14]~18_combout ;
wire \datapath_c|decode_c|registers|memory~86_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[14]~14_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~60_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~62 ;
wire \datapath_c|execute_c|MipsAlu|Add0~65_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~67_combout ;
wire \datapath_c|writeback_c|mux|y[15]~17_combout ;
wire \datapath_c|decode_c|registers|memory~87_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[15]~15_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~64_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~66 ;
wire \datapath_c|execute_c|MipsAlu|Add0~69_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~71_combout ;
wire \datapath_c|writeback_c|mux|y[16]~16_combout ;
wire \datapath_c|decode_c|registers|memory~88_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[16]~16_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~68_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~70 ;
wire \datapath_c|execute_c|MipsAlu|Add0~73_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~75_combout ;
wire \datapath_c|writeback_c|mux|y[17]~15_combout ;
wire \datapath_c|decode_c|registers|memory~89_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[17]~17_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~72_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~74 ;
wire \datapath_c|execute_c|MipsAlu|Add0~77_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~79_combout ;
wire \datapath_c|writeback_c|mux|y[18]~14_combout ;
wire \datapath_c|decode_c|registers|memory~90_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[18]~18_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~76_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~78 ;
wire \datapath_c|execute_c|MipsAlu|Add0~81_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~83_combout ;
wire \datapath_c|writeback_c|mux|y[19]~13_combout ;
wire \datapath_c|decode_c|registers|memory~91_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[19]~19_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~80_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~82 ;
wire \datapath_c|execute_c|MipsAlu|Add0~85_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~87_combout ;
wire \datapath_c|writeback_c|mux|y[20]~12_combout ;
wire \datapath_c|decode_c|registers|memory~92_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[20]~20_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~84_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~86 ;
wire \datapath_c|execute_c|MipsAlu|Add0~89_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~91_combout ;
wire \datapath_c|writeback_c|mux|y[21]~11_combout ;
wire \datapath_c|decode_c|registers|memory~93_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[21]~21_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~88_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~90 ;
wire \datapath_c|execute_c|MipsAlu|Add0~93_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~95_combout ;
wire \datapath_c|writeback_c|mux|y[22]~10_combout ;
wire \datapath_c|decode_c|registers|memory~94_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[22]~22_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~92_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~94 ;
wire \datapath_c|execute_c|MipsAlu|Add0~97_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~99_combout ;
wire \datapath_c|writeback_c|mux|y[23]~9_combout ;
wire \datapath_c|decode_c|registers|memory~95_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[23]~23_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~96_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~98 ;
wire \datapath_c|execute_c|MipsAlu|Add0~101_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~103_combout ;
wire \datapath_c|writeback_c|mux|y[24]~8_combout ;
wire \datapath_c|decode_c|registers|memory~96_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[24]~24_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~100_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~102 ;
wire \datapath_c|execute_c|MipsAlu|Add0~105_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~107_combout ;
wire \datapath_c|writeback_c|mux|y[25]~7_combout ;
wire \datapath_c|decode_c|registers|memory~97_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[25]~25_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~104_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~106 ;
wire \datapath_c|execute_c|MipsAlu|Add0~109_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~111_combout ;
wire \datapath_c|writeback_c|mux|y[26]~6_combout ;
wire \datapath_c|decode_c|registers|memory~98_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[26]~26_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~108_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~110 ;
wire \datapath_c|execute_c|MipsAlu|Add0~113_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~115_combout ;
wire \datapath_c|writeback_c|mux|y[27]~5_combout ;
wire \datapath_c|decode_c|registers|memory~99_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[27]~27_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~112_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~114 ;
wire \datapath_c|execute_c|MipsAlu|Add0~117_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~119_combout ;
wire \datapath_c|writeback_c|mux|y[28]~4_combout ;
wire \datapath_c|decode_c|registers|memory~100_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[28]~28_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~116_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~118 ;
wire \datapath_c|execute_c|MipsAlu|Add0~121_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~123_combout ;
wire \datapath_c|writeback_c|mux|y[29]~3_combout ;
wire \datapath_c|decode_c|registers|memory~101_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[29]~29_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~120_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~122 ;
wire \datapath_c|execute_c|MipsAlu|Add0~125_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~127_combout ;
wire \datapath_c|writeback_c|mux|y[30]~2_combout ;
wire \datapath_c|decode_c|registers|memory~102_q ;
wire \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \datapath_c|decode_execute_C|RD2_FF|q[30]~30_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~124_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~126 ;
wire \datapath_c|execute_c|MipsAlu|Add0~129_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~131_combout ;
wire \datapath_c|writeback_c|mux|y[31]~1_combout ;
wire \datapath_c|decode_c|registers|memory~70_q ;
wire \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \datapath_c|decode_execute_C|RD1_FF|q[31]~31_combout ;
wire \datapath_c|execute_c|AluMux|y[0]~0_combout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~1_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~3_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~5_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~7_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~9_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~11_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~13_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~15_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~17_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~19_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~21_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~23_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~25_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~27_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~29_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~31_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~33_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~35_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~37_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~39_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~41_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~43_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~45_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~47_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~49_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~51_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~53_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~55_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~57_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~59_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~61_cout ;
wire \datapath_c|execute_c|MipsAlu|LessThan0~62_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~1_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~2_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~3_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~4_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~5_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~6_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~7_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~8_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~9_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~10_combout ;
wire \datapath_c|execute_c|MipsAlu|Equal0~11_combout ;
wire \datapath_c|execute_memory_c|Zero_FF|q~q ;
wire \datapath_c|execute_memory_c|Branch_FF|q~q ;
wire \datapath_c|fetch_c|JumpMux|y[3]~1_combout ;
wire \datapath_c|fetch_c|IMemory|rom~22_combout ;
wire \datapath_c|fetch_c|IMemory|rom~23_combout ;
wire \datapath_c|fetch_c|PCAdder|y[3]~3 ;
wire \datapath_c|fetch_c|PCAdder|y[4]~4_combout ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[3]~9 ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[4]~10_combout ;
wire \datapath_c|fetch_c|JumpMux|y[4]~4_combout ;
wire \datapath_c|fetch_c|PCAdder|y[4]~5 ;
wire \datapath_c|fetch_c|PCAdder|y[5]~6_combout ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[5]~13 ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[6]~15 ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[7]~16_combout ;
wire \datapath_c|fetch_c|JumpMux|y[7]~2_combout ;
wire \datapath_c|fetch_c|IMemory|rom~14_combout ;
wire \datapath_c|fetch_c|IMemory|rom~15_combout ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[2]~6_combout ;
wire \datapath_c|fetch_c|JumpMux|y[2]~5_combout ;
wire \datapath_c|fetch_c|IMemory|rom~20_combout ;
wire \datapath_c|fetch_c|IMemory|rom~21_combout ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[5]~12_combout ;
wire \datapath_c|fetch_c|JumpMux|y[5]~3_combout ;
wire \datapath_c|fetch_c|PCAdder|y[5]~7 ;
wire \datapath_c|fetch_c|PCAdder|y[6]~8_combout ;
wire \datapath_c|execute_memory_c|PCBranch_FF|q[6]~14_combout ;
wire \datapath_c|fetch_c|JumpMux|y[6]~0_combout ;
wire \datapath_c|fetch_c|IMemory|rom~0_combout ;
wire \datapath_c|fetch_c|IMemory|rom~1_combout ;
wire \controller_c|aludec_c|alucontrol[2]~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Mux31~0_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~3_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~5_combout ;
wire \datapath_c|execute_c|MipsAlu|Add0~7_combout ;
wire [31:0] \datapath_c|fetch_decode_c|Instr_FF|q ;
wire [31:0] \datapath_c|decode_execute_C|RD1_FF|q ;
wire [2:0] \datapath_c|decode_execute_C|AluControl_FF|q ;
wire [31:0] \datapath_c|decode_execute_C|RD2_FF|q ;
wire [31:0] \datapath_c|decode_execute_C|Signlmm_FF|q ;
wire [31:0] \datapath_c|execute_memory_c|PCBranch_FF|q ;
wire [31:0] \datapath_c|execute_memory_c|WriteData_FF|q ;
wire [31:0] \datapath_c|execute_memory_c|AluOut_FF|q ;
wire [0:42] \datapath_c|decode_c|registers|memory_rtl_0_bypass ;
wire [0:42] \datapath_c|decode_c|registers|memory_rtl_1_bypass ;
wire [31:0] \datapath_c|fetch_c|PCFF|q ;
wire [31:0] \datapath_c|memory_writeback_c|AluOut_FF|q ;
wire [4:0] \datapath_c|decode_execute_C|Rt_FF|q ;
wire [4:0] \datapath_c|memory_writeback_c|WriteReg_FF|q ;
wire [4:0] \datapath_c|execute_memory_c|WriteReg_FF|q ;
wire [31:0] \datapath_c|decode_execute_C|PCPlus_FF|q ;
wire [31:0] \datapath_c|fetch_decode_c|PCPlus_FF|q ;

wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1~portbdataout  = \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

cycloneive_io_obuf \MemAddress[0]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[0]),
	.obar());
// synopsys translate_off
defparam \MemAddress[0]~output .bus_hold = "false";
defparam \MemAddress[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[1]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[1]),
	.obar());
// synopsys translate_off
defparam \MemAddress[1]~output .bus_hold = "false";
defparam \MemAddress[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[2]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[2]),
	.obar());
// synopsys translate_off
defparam \MemAddress[2]~output .bus_hold = "false";
defparam \MemAddress[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[3]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[3]),
	.obar());
// synopsys translate_off
defparam \MemAddress[3]~output .bus_hold = "false";
defparam \MemAddress[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[4]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[4]),
	.obar());
// synopsys translate_off
defparam \MemAddress[4]~output .bus_hold = "false";
defparam \MemAddress[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[5]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[5]),
	.obar());
// synopsys translate_off
defparam \MemAddress[5]~output .bus_hold = "false";
defparam \MemAddress[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[6]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[6]),
	.obar());
// synopsys translate_off
defparam \MemAddress[6]~output .bus_hold = "false";
defparam \MemAddress[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[7]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[7]),
	.obar());
// synopsys translate_off
defparam \MemAddress[7]~output .bus_hold = "false";
defparam \MemAddress[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[8]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[8]),
	.obar());
// synopsys translate_off
defparam \MemAddress[8]~output .bus_hold = "false";
defparam \MemAddress[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[9]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[9]),
	.obar());
// synopsys translate_off
defparam \MemAddress[9]~output .bus_hold = "false";
defparam \MemAddress[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[10]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[10]),
	.obar());
// synopsys translate_off
defparam \MemAddress[10]~output .bus_hold = "false";
defparam \MemAddress[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[11]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[11]),
	.obar());
// synopsys translate_off
defparam \MemAddress[11]~output .bus_hold = "false";
defparam \MemAddress[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[12]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[12]),
	.obar());
// synopsys translate_off
defparam \MemAddress[12]~output .bus_hold = "false";
defparam \MemAddress[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[13]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[13]),
	.obar());
// synopsys translate_off
defparam \MemAddress[13]~output .bus_hold = "false";
defparam \MemAddress[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[14]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[14]),
	.obar());
// synopsys translate_off
defparam \MemAddress[14]~output .bus_hold = "false";
defparam \MemAddress[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[15]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[15]),
	.obar());
// synopsys translate_off
defparam \MemAddress[15]~output .bus_hold = "false";
defparam \MemAddress[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[16]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[16]),
	.obar());
// synopsys translate_off
defparam \MemAddress[16]~output .bus_hold = "false";
defparam \MemAddress[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[17]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[17]),
	.obar());
// synopsys translate_off
defparam \MemAddress[17]~output .bus_hold = "false";
defparam \MemAddress[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[18]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[18]),
	.obar());
// synopsys translate_off
defparam \MemAddress[18]~output .bus_hold = "false";
defparam \MemAddress[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[19]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[19]),
	.obar());
// synopsys translate_off
defparam \MemAddress[19]~output .bus_hold = "false";
defparam \MemAddress[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[20]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[20]),
	.obar());
// synopsys translate_off
defparam \MemAddress[20]~output .bus_hold = "false";
defparam \MemAddress[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[21]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[21]),
	.obar());
// synopsys translate_off
defparam \MemAddress[21]~output .bus_hold = "false";
defparam \MemAddress[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[22]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[22]),
	.obar());
// synopsys translate_off
defparam \MemAddress[22]~output .bus_hold = "false";
defparam \MemAddress[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[23]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[23]),
	.obar());
// synopsys translate_off
defparam \MemAddress[23]~output .bus_hold = "false";
defparam \MemAddress[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[24]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[24]),
	.obar());
// synopsys translate_off
defparam \MemAddress[24]~output .bus_hold = "false";
defparam \MemAddress[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[25]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[25]),
	.obar());
// synopsys translate_off
defparam \MemAddress[25]~output .bus_hold = "false";
defparam \MemAddress[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[26]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[26]),
	.obar());
// synopsys translate_off
defparam \MemAddress[26]~output .bus_hold = "false";
defparam \MemAddress[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[27]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[27]),
	.obar());
// synopsys translate_off
defparam \MemAddress[27]~output .bus_hold = "false";
defparam \MemAddress[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[28]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[28]),
	.obar());
// synopsys translate_off
defparam \MemAddress[28]~output .bus_hold = "false";
defparam \MemAddress[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[29]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[29]),
	.obar());
// synopsys translate_off
defparam \MemAddress[29]~output .bus_hold = "false";
defparam \MemAddress[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[30]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[30]),
	.obar());
// synopsys translate_off
defparam \MemAddress[30]~output .bus_hold = "false";
defparam \MemAddress[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemAddress[31]~output (
	.i(\datapath_c|execute_memory_c|AluOut_FF|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemAddress[31]),
	.obar());
// synopsys translate_off
defparam \MemAddress[31]~output .bus_hold = "false";
defparam \MemAddress[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[0]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[0]),
	.obar());
// synopsys translate_off
defparam \MemData[0]~output .bus_hold = "false";
defparam \MemData[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[1]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[1]),
	.obar());
// synopsys translate_off
defparam \MemData[1]~output .bus_hold = "false";
defparam \MemData[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[2]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[2]),
	.obar());
// synopsys translate_off
defparam \MemData[2]~output .bus_hold = "false";
defparam \MemData[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[3]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[3]),
	.obar());
// synopsys translate_off
defparam \MemData[3]~output .bus_hold = "false";
defparam \MemData[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[4]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[4]),
	.obar());
// synopsys translate_off
defparam \MemData[4]~output .bus_hold = "false";
defparam \MemData[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[5]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[5]),
	.obar());
// synopsys translate_off
defparam \MemData[5]~output .bus_hold = "false";
defparam \MemData[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[6]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[6]),
	.obar());
// synopsys translate_off
defparam \MemData[6]~output .bus_hold = "false";
defparam \MemData[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[7]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[7]),
	.obar());
// synopsys translate_off
defparam \MemData[7]~output .bus_hold = "false";
defparam \MemData[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[8]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[8]),
	.obar());
// synopsys translate_off
defparam \MemData[8]~output .bus_hold = "false";
defparam \MemData[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[9]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[9]),
	.obar());
// synopsys translate_off
defparam \MemData[9]~output .bus_hold = "false";
defparam \MemData[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[10]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[10]),
	.obar());
// synopsys translate_off
defparam \MemData[10]~output .bus_hold = "false";
defparam \MemData[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[11]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[11]),
	.obar());
// synopsys translate_off
defparam \MemData[11]~output .bus_hold = "false";
defparam \MemData[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[12]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[12]),
	.obar());
// synopsys translate_off
defparam \MemData[12]~output .bus_hold = "false";
defparam \MemData[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[13]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[13]),
	.obar());
// synopsys translate_off
defparam \MemData[13]~output .bus_hold = "false";
defparam \MemData[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[14]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[14]),
	.obar());
// synopsys translate_off
defparam \MemData[14]~output .bus_hold = "false";
defparam \MemData[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[15]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[15]),
	.obar());
// synopsys translate_off
defparam \MemData[15]~output .bus_hold = "false";
defparam \MemData[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[16]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[16]),
	.obar());
// synopsys translate_off
defparam \MemData[16]~output .bus_hold = "false";
defparam \MemData[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[17]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[17]),
	.obar());
// synopsys translate_off
defparam \MemData[17]~output .bus_hold = "false";
defparam \MemData[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[18]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[18]),
	.obar());
// synopsys translate_off
defparam \MemData[18]~output .bus_hold = "false";
defparam \MemData[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[19]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[19]),
	.obar());
// synopsys translate_off
defparam \MemData[19]~output .bus_hold = "false";
defparam \MemData[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[20]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[20]),
	.obar());
// synopsys translate_off
defparam \MemData[20]~output .bus_hold = "false";
defparam \MemData[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[21]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[21]),
	.obar());
// synopsys translate_off
defparam \MemData[21]~output .bus_hold = "false";
defparam \MemData[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[22]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[22]),
	.obar());
// synopsys translate_off
defparam \MemData[22]~output .bus_hold = "false";
defparam \MemData[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[23]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[23]),
	.obar());
// synopsys translate_off
defparam \MemData[23]~output .bus_hold = "false";
defparam \MemData[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[24]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[24]),
	.obar());
// synopsys translate_off
defparam \MemData[24]~output .bus_hold = "false";
defparam \MemData[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[25]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[25]),
	.obar());
// synopsys translate_off
defparam \MemData[25]~output .bus_hold = "false";
defparam \MemData[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[26]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[26]),
	.obar());
// synopsys translate_off
defparam \MemData[26]~output .bus_hold = "false";
defparam \MemData[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[27]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[27]),
	.obar());
// synopsys translate_off
defparam \MemData[27]~output .bus_hold = "false";
defparam \MemData[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[28]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[28]),
	.obar());
// synopsys translate_off
defparam \MemData[28]~output .bus_hold = "false";
defparam \MemData[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[29]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[29]),
	.obar());
// synopsys translate_off
defparam \MemData[29]~output .bus_hold = "false";
defparam \MemData[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[30]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[30]),
	.obar());
// synopsys translate_off
defparam \MemData[30]~output .bus_hold = "false";
defparam \MemData[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemData[31]~output (
	.i(\datapath_c|execute_memory_c|WriteData_FF|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemData[31]),
	.obar());
// synopsys translate_off
defparam \MemData[31]~output .bus_hold = "false";
defparam \MemData[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MemEna~output (
	.i(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemEna),
	.obar());
// synopsys translate_off
defparam \MemEna~output .bus_hold = "false";
defparam \MemEna~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Branch_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [28]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Branch_FF|q .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Branch_FF|q .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|PCAdder|y[6]~8 (
// Equation(s):
// \datapath_c|fetch_c|PCAdder|y[6]~8_combout  = (\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|PCAdder|y[5]~7  $ (GND))) # (!\datapath_c|fetch_c|PCFF|q [6] & (!\datapath_c|fetch_c|PCAdder|y[5]~7  & VCC))
// \datapath_c|fetch_c|PCAdder|y[6]~9  = CARRY((\datapath_c|fetch_c|PCFF|q [6] & !\datapath_c|fetch_c|PCAdder|y[5]~7 ))

	.dataa(\datapath_c|fetch_c|PCFF|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|fetch_c|PCAdder|y[5]~7 ),
	.combout(\datapath_c|fetch_c|PCAdder|y[6]~8_combout ),
	.cout(\datapath_c|fetch_c|PCAdder|y[6]~9 ));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCAdder|y[6]~8 .lut_mask = 16'hA50A;
defparam \datapath_c|fetch_c|PCAdder|y[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|PCAdder|y[7]~10 (
// Equation(s):
// \datapath_c|fetch_c|PCAdder|y[7]~10_combout  = \datapath_c|fetch_c|PCFF|q [7] $ (\datapath_c|fetch_c|PCAdder|y[6]~9 )

	.dataa(\datapath_c|fetch_c|PCFF|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\datapath_c|fetch_c|PCAdder|y[6]~9 ),
	.combout(\datapath_c|fetch_c|PCAdder|y[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|PCAdder|y[7]~10 .lut_mask = 16'h5A5A;
defparam \datapath_c|fetch_c|PCAdder|y[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|PCPlus_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|PCAdder|y[7]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|PCPlus_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[7] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|PCPlus_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|PCPlus_FF|q [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|PCPlus_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~2 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~2_combout  = (\datapath_c|fetch_c|PCFF|q [5] & (!\datapath_c|fetch_c|PCFF|q [6] & (!\datapath_c|fetch_c|PCFF|q [4] & !\datapath_c|fetch_c|PCFF|q [2])))

	.dataa(\datapath_c|fetch_c|PCFF|q [5]),
	.datab(\datapath_c|fetch_c|PCFF|q [6]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~2 .lut_mask = 16'h0002;
defparam \datapath_c|fetch_c|IMemory|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~3 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~3_combout  = (\datapath_c|fetch_c|IMemory|rom~2_combout  & !\datapath_c|fetch_c|PCFF|q [3])

	.dataa(\datapath_c|fetch_c|IMemory|rom~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\datapath_c|fetch_c|PCFF|q [3]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~3 .lut_mask = 16'h00AA;
defparam \datapath_c|fetch_c|IMemory|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~4 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~4_combout  = (\datapath_c|fetch_c|PCFF|q [3] & (\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|PCFF|q [2] $ (!\datapath_c|fetch_c|PCFF|q [4])))) # (!\datapath_c|fetch_c|PCFF|q [3] & (!\datapath_c|fetch_c|PCFF|q [2] & 
// (\datapath_c|fetch_c|PCFF|q [4] & !\datapath_c|fetch_c|PCFF|q [6])))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [6]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~4 .lut_mask = 16'h8410;
defparam \datapath_c|fetch_c|IMemory|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~5 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~5_combout  = (!\datapath_c|fetch_c|PCFF|q [7] & ((\datapath_c|fetch_c|IMemory|rom~3_combout ) # ((\datapath_c|fetch_c|IMemory|rom~4_combout  & !\datapath_c|fetch_c|PCFF|q [5]))))

	.dataa(\datapath_c|fetch_c|IMemory|rom~3_combout ),
	.datab(\datapath_c|fetch_c|IMemory|rom~4_combout ),
	.datac(\datapath_c|fetch_c|PCFF|q [5]),
	.datad(\datapath_c|fetch_c|PCFF|q [7]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~5 .lut_mask = 16'h00AE;
defparam \datapath_c|fetch_c|IMemory|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[1] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Signlmm_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Signlmm_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|PCAdder|y[2]~0 (
// Equation(s):
// \datapath_c|fetch_c|PCAdder|y[2]~0_combout  = \datapath_c|fetch_c|PCFF|q [2] $ (VCC)
// \datapath_c|fetch_c|PCAdder|y[2]~1  = CARRY(\datapath_c|fetch_c|PCFF|q [2])

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|PCAdder|y[2]~0_combout ),
	.cout(\datapath_c|fetch_c|PCAdder|y[2]~1 ));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCAdder|y[2]~0 .lut_mask = 16'h55AA;
defparam \datapath_c|fetch_c|PCAdder|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|PCAdder|y[3]~2 (
// Equation(s):
// \datapath_c|fetch_c|PCAdder|y[3]~2_combout  = (\datapath_c|fetch_c|PCFF|q [3] & (!\datapath_c|fetch_c|PCAdder|y[2]~1 )) # (!\datapath_c|fetch_c|PCFF|q [3] & ((\datapath_c|fetch_c|PCAdder|y[2]~1 ) # (GND)))
// \datapath_c|fetch_c|PCAdder|y[3]~3  = CARRY((!\datapath_c|fetch_c|PCAdder|y[2]~1 ) # (!\datapath_c|fetch_c|PCFF|q [3]))

	.dataa(\datapath_c|fetch_c|PCFF|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|fetch_c|PCAdder|y[2]~1 ),
	.combout(\datapath_c|fetch_c|PCAdder|y[3]~2_combout ),
	.cout(\datapath_c|fetch_c|PCAdder|y[3]~3 ));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCAdder|y[3]~2 .lut_mask = 16'h5A5F;
defparam \datapath_c|fetch_c|PCAdder|y[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|PCPlus_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|PCAdder|y[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|PCPlus_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|PCPlus_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|PCPlus_FF|q [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|PCPlus_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|PCPlus_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|PCAdder|y[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|PCPlus_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[2] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|PCPlus_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|PCPlus_FF|q [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|PCPlus_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_memory_c|PCBranch_FF|q[2]~6 (
// Equation(s):
// \datapath_c|execute_memory_c|PCBranch_FF|q[2]~6_combout  = (\datapath_c|decode_execute_C|Signlmm_FF|q [0] & (\datapath_c|decode_execute_C|PCPlus_FF|q [2] $ (VCC))) # (!\datapath_c|decode_execute_C|Signlmm_FF|q [0] & 
// (\datapath_c|decode_execute_C|PCPlus_FF|q [2] & VCC))
// \datapath_c|execute_memory_c|PCBranch_FF|q[2]~7  = CARRY((\datapath_c|decode_execute_C|Signlmm_FF|q [0] & \datapath_c|decode_execute_C|PCPlus_FF|q [2]))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|PCPlus_FF|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath_c|execute_memory_c|PCBranch_FF|q[2]~6_combout ),
	.cout(\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 ));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[2]~6 .lut_mask = 16'h6688;
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_memory_c|PCBranch_FF|q[3]~8 (
// Equation(s):
// \datapath_c|execute_memory_c|PCBranch_FF|q[3]~8_combout  = (\datapath_c|decode_execute_C|Signlmm_FF|q [1] & ((\datapath_c|decode_execute_C|PCPlus_FF|q [3] & (\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7  & VCC)) # 
// (!\datapath_c|decode_execute_C|PCPlus_FF|q [3] & (!\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 )))) # (!\datapath_c|decode_execute_C|Signlmm_FF|q [1] & ((\datapath_c|decode_execute_C|PCPlus_FF|q [3] & (!\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 
// )) # (!\datapath_c|decode_execute_C|PCPlus_FF|q [3] & ((\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 ) # (GND)))))
// \datapath_c|execute_memory_c|PCBranch_FF|q[3]~9  = CARRY((\datapath_c|decode_execute_C|Signlmm_FF|q [1] & (!\datapath_c|decode_execute_C|PCPlus_FF|q [3] & !\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 )) # (!\datapath_c|decode_execute_C|Signlmm_FF|q 
// [1] & ((!\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 ) # (!\datapath_c|decode_execute_C|PCPlus_FF|q [3]))))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [1]),
	.datab(\datapath_c|decode_execute_C|PCPlus_FF|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_memory_c|PCBranch_FF|q[2]~7 ),
	.combout(\datapath_c|execute_memory_c|PCBranch_FF|q[3]~8_combout ),
	.cout(\datapath_c|execute_memory_c|PCBranch_FF|q[3]~9 ));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[3]~8 .lut_mask = 16'h9617;
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|PCBranch_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|PCBranch_FF|q[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|PCBranch_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~6 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~6_combout  = (\datapath_c|fetch_c|PCFF|q [3] & (((\datapath_c|fetch_c|PCFF|q [2] & \datapath_c|fetch_c|PCFF|q [4])) # (!\datapath_c|fetch_c|PCFF|q [6]))) # (!\datapath_c|fetch_c|PCFF|q [3] & ((\datapath_c|fetch_c|PCFF|q [6] 
// & ((!\datapath_c|fetch_c|PCFF|q [4]))) # (!\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|PCFF|q [2]))))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [6]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~6 .lut_mask = 16'h83EE;
defparam \datapath_c|fetch_c|IMemory|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~7 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~7_combout  = (!\datapath_c|fetch_c|PCFF|q [7] & ((\datapath_c|fetch_c|IMemory|rom~3_combout ) # ((!\datapath_c|fetch_c|PCFF|q [5] & !\datapath_c|fetch_c|IMemory|rom~6_combout ))))

	.dataa(\datapath_c|fetch_c|IMemory|rom~3_combout ),
	.datab(\datapath_c|fetch_c|PCFF|q [5]),
	.datac(\datapath_c|fetch_c|IMemory|rom~6_combout ),
	.datad(\datapath_c|fetch_c|PCFF|q [7]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~7 .lut_mask = 16'h00AB;
defparam \datapath_c|fetch_c|IMemory|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[29] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~8 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~8_combout  = (!\datapath_c|fetch_c|PCFF|q [5] & (\datapath_c|fetch_c|PCFF|q [4] $ (((\datapath_c|fetch_c|PCFF|q [2] & \datapath_c|fetch_c|PCFF|q [3])))))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [5]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~8 .lut_mask = 16'h0078;
defparam \datapath_c|fetch_c|IMemory|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~9 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~9_combout  = (\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|IMemory|rom~8_combout  & !\datapath_c|fetch_c|PCFF|q [7]))

	.dataa(\datapath_c|fetch_c|PCFF|q [6]),
	.datab(\datapath_c|fetch_c|IMemory|rom~8_combout ),
	.datac(gnd),
	.datad(\datapath_c|fetch_c|PCFF|q [7]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~9 .lut_mask = 16'h0088;
defparam \datapath_c|fetch_c|IMemory|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[27] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|aludec_c|alucontrol[1]~2 (
// Equation(s):
// \controller_c|aludec_c|alucontrol[1]~2_combout  = (\datapath_c|fetch_decode_c|Instr_FF|q [28]) # ((\datapath_c|fetch_decode_c|Instr_FF|q [29]) # ((\datapath_c|fetch_decode_c|Instr_FF|q [27]) # (!\datapath_c|fetch_decode_c|Instr_FF|q [2])))

	.dataa(\datapath_c|fetch_decode_c|Instr_FF|q [28]),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.datad(\datapath_c|fetch_decode_c|Instr_FF|q [2]),
	.cin(gnd),
	.combout(\controller_c|aludec_c|alucontrol[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|aludec_c|alucontrol[1]~2 .lut_mask = 16'hFEFF;
defparam \controller_c|aludec_c|alucontrol[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|AluControl_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\controller_c|aludec_c|alucontrol[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|AluControl_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|AluControl_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~6 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~6_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [2] & \datapath_c|decode_execute_C|AluControl_FF|q [1])

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~6 .lut_mask = 16'h8888;
defparam \datapath_c|execute_c|MipsAlu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|maindec_c|Mux6~1 (
// Equation(s):
// \controller_c|maindec_c|Mux6~1_combout  = (!\datapath_c|fetch_decode_c|Instr_FF|q [28] & (!\datapath_c|fetch_decode_c|Instr_FF|q [29] & !\datapath_c|fetch_decode_c|Instr_FF|q [27]))

	.dataa(gnd),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [28]),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.datad(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.cin(gnd),
	.combout(\controller_c|maindec_c|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|maindec_c|Mux6~1 .lut_mask = 16'h0003;
defparam \controller_c|maindec_c|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|aludec_c|alucontrol[0]~1 (
// Equation(s):
// \controller_c|aludec_c|alucontrol[0]~1_combout  = (\controller_c|maindec_c|Mux6~1_combout  & ((\datapath_c|fetch_decode_c|Instr_FF|q [3]) # (\datapath_c|fetch_decode_c|Instr_FF|q [0])))

	.dataa(\controller_c|maindec_c|Mux6~1_combout ),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [3]),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller_c|aludec_c|alucontrol[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|aludec_c|alucontrol[0]~1 .lut_mask = 16'hA8A8;
defparam \controller_c|aludec_c|alucontrol[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|AluControl_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\controller_c|aludec_c|alucontrol[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|AluControl_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|AluControl_FF|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|maindec_c|Mux2~0 (
// Equation(s):
// \controller_c|maindec_c|Mux2~0_combout  = (\datapath_c|fetch_decode_c|Instr_FF|q [29] & \datapath_c|fetch_decode_c|Instr_FF|q [27])

	.dataa(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller_c|maindec_c|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|maindec_c|Mux2~0 .lut_mask = 16'h8888;
defparam \controller_c|maindec_c|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|MemWrite_FF|q (
	.clk(\clk~input_o ),
	.d(\controller_c|maindec_c|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|MemWrite_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|MemWrite_FF|q .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|MemWrite_FF|q .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|MemWrite_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|MemWrite_FF|q~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|MemWrite_FF|q .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|MemWrite_FF|q .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|maindec_c|Mux0~0 (
// Equation(s):
// \controller_c|maindec_c|Mux0~0_combout  = (!\datapath_c|fetch_decode_c|Instr_FF|q [28] & ((!\datapath_c|fetch_decode_c|Instr_FF|q [27]) # (!\datapath_c|fetch_decode_c|Instr_FF|q [29])))

	.dataa(\datapath_c|fetch_decode_c|Instr_FF|q [28]),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller_c|maindec_c|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|maindec_c|Mux0~0 .lut_mask = 16'h1515;
defparam \controller_c|maindec_c|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RegWrite_FF|q (
	.clk(\clk~input_o ),
	.d(\controller_c|maindec_c|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RegWrite_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RegWrite_FF|q .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RegWrite_FF|q .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|RegWrite_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RegWrite_FF|q~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|RegWrite_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|RegWrite_FF|q .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|RegWrite_FF|q .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|RegWrite_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|RegWrite_FF|q~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|RegWrite_FF|q .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|RegWrite_FF|q .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Rt_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Rt_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Rt_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Rt_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RegDst_FF|q (
	.clk(\clk~input_o ),
	.d(\controller_c|maindec_c|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RegDst_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RegDst_FF|q .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RegDst_FF|q .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|RegMux|y[3]~0 (
// Equation(s):
// \datapath_c|execute_c|RegMux|y[3]~0_combout  = (\datapath_c|decode_execute_C|RegDst_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|RegDst_FF|q~q  & ((\datapath_c|decode_execute_C|Rt_FF|q [3])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|Rt_FF|q [3]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|RegDst_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|RegMux|y[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|RegMux|y[3]~0 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|RegMux|y[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteReg_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|RegMux|y[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteReg_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|WriteReg_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|WriteReg_FF|q [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|WriteReg_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|RegMux|y[2]~1 (
// Equation(s):
// \datapath_c|execute_c|RegMux|y[2]~1_combout  = (\datapath_c|decode_execute_C|Branch_FF|q~q  & \datapath_c|decode_execute_C|RegDst_FF|q~q )

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RegDst_FF|q~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\datapath_c|execute_c|RegMux|y[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|RegMux|y[2]~1 .lut_mask = 16'h8888;
defparam \datapath_c|execute_c|RegMux|y[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteReg_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|RegMux|y[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteReg_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[2] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|WriteReg_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|WriteReg_FF|q [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|WriteReg_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~18 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~18_combout  = (!\datapath_c|fetch_c|PCFF|q [5] & ((\datapath_c|fetch_c|PCFF|q [2] & (!\datapath_c|fetch_c|PCFF|q [3] & \datapath_c|fetch_c|PCFF|q [4])) # (!\datapath_c|fetch_c|PCFF|q [2] & (\datapath_c|fetch_c|PCFF|q 
// [3]))))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [5]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~18 .lut_mask = 16'h0064;
defparam \datapath_c|fetch_c|IMemory|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~19 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~19_combout  = (!\datapath_c|fetch_c|PCFF|q [7] & ((\datapath_c|fetch_c|IMemory|rom~3_combout ) # ((\datapath_c|fetch_c|PCFF|q [6] & \datapath_c|fetch_c|IMemory|rom~18_combout ))))

	.dataa(\datapath_c|fetch_c|IMemory|rom~3_combout ),
	.datab(\datapath_c|fetch_c|PCFF|q [6]),
	.datac(\datapath_c|fetch_c|IMemory|rom~18_combout ),
	.datad(\datapath_c|fetch_c|PCFF|q [7]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~19 .lut_mask = 16'h00EA;
defparam \datapath_c|fetch_c|IMemory|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[17] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[17] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Rt_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [17]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Rt_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Rt_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Rt_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|RegMux|y[1]~2 (
// Equation(s):
// \datapath_c|execute_c|RegMux|y[1]~2_combout  = (\datapath_c|decode_execute_C|RegDst_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|RegDst_FF|q~q  & ((\datapath_c|decode_execute_C|Rt_FF|q [1])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|Rt_FF|q [1]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|RegDst_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|RegMux|y[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|RegMux|y[1]~2 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|RegMux|y[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteReg_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|RegMux|y[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteReg_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[1] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|WriteReg_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|WriteReg_FF|q [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|WriteReg_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~16 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~16_combout  = (!\datapath_c|fetch_c|PCFF|q [2] & ((\datapath_c|fetch_c|PCFF|q [3] & ((\datapath_c|fetch_c|PCFF|q [6]))) # (!\datapath_c|fetch_c|PCFF|q [3] & (\datapath_c|fetch_c|PCFF|q [4]))))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [6]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~16 .lut_mask = 16'h5410;
defparam \datapath_c|fetch_c|IMemory|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~17 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~17_combout  = (\datapath_c|fetch_c|IMemory|rom~16_combout  & (!\datapath_c|fetch_c|PCFF|q [7] & !\datapath_c|fetch_c|PCFF|q [5]))

	.dataa(\datapath_c|fetch_c|IMemory|rom~16_combout ),
	.datab(gnd),
	.datac(\datapath_c|fetch_c|PCFF|q [7]),
	.datad(\datapath_c|fetch_c|PCFF|q [5]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~17 .lut_mask = 16'h000A;
defparam \datapath_c|fetch_c|IMemory|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[16] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[16] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Rt_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [16]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Rt_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Rt_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Rt_FF|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|RegMux|y[0]~3 (
// Equation(s):
// \datapath_c|execute_c|RegMux|y[0]~3_combout  = (\datapath_c|decode_execute_C|RegDst_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|RegDst_FF|q~q  & ((\datapath_c|decode_execute_C|Rt_FF|q [0])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|Rt_FF|q [0]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|RegDst_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|RegMux|y[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|RegMux|y[0]~3 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|RegMux|y[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteReg_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|RegMux|y[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteReg_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteReg_FF|q[0] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|WriteReg_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|WriteReg_FF|q [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|WriteReg_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|WriteReg_FF|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~110 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~110_combout  = (!\datapath_c|memory_writeback_c|WriteReg_FF|q [3] & (!\datapath_c|memory_writeback_c|WriteReg_FF|q [2] & (!\datapath_c|memory_writeback_c|WriteReg_FF|q [1] & 
// !\datapath_c|memory_writeback_c|WriteReg_FF|q [0])))

	.dataa(\datapath_c|memory_writeback_c|WriteReg_FF|q [3]),
	.datab(\datapath_c|memory_writeback_c|WriteReg_FF|q [2]),
	.datac(\datapath_c|memory_writeback_c|WriteReg_FF|q [1]),
	.datad(\datapath_c|memory_writeback_c|WriteReg_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~110_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~110 .lut_mask = 16'h0001;
defparam \datapath_c|decode_c|registers|memory~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~111 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~111_combout  = (\datapath_c|memory_writeback_c|RegWrite_FF|q~q  & \datapath_c|decode_c|registers|memory~110_combout )

	.dataa(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.datab(\datapath_c|decode_c|registers|memory~110_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~111_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~111 .lut_mask = 16'h8888;
defparam \datapath_c|decode_c|registers|memory~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~103 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~103 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~103 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[31]~1_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~71 (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~71 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~71 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[31]~31 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[31]~31_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~103_q ))

	.dataa(\datapath_c|decode_c|registers|memory~103_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[31]~31 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[42] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|Equal1~0 (
// Equation(s):
// \datapath_c|decode_c|registers|Equal1~0_combout  = (!\datapath_c|fetch_decode_c|Instr_FF|q [29] & (!\datapath_c|fetch_decode_c|Instr_FF|q [17] & !\datapath_c|fetch_decode_c|Instr_FF|q [16]))

	.dataa(gnd),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [17]),
	.datad(\datapath_c|fetch_decode_c|Instr_FF|q [16]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|Equal1~0 .lut_mask = 16'h0003;
defparam \datapath_c|decode_c|registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~107 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~107_combout  = (\datapath_c|decode_c|registers|memory_rtl_1_bypass [1] & (\datapath_c|decode_c|registers|memory_rtl_1_bypass [2] & (\datapath_c|decode_c|registers|memory_rtl_1_bypass [3] $ 
// (!\datapath_c|decode_c|registers|memory_rtl_1_bypass [4])))) # (!\datapath_c|decode_c|registers|memory_rtl_1_bypass [1] & (!\datapath_c|decode_c|registers|memory_rtl_1_bypass [2] & (\datapath_c|decode_c|registers|memory_rtl_1_bypass [3] $ 
// (!\datapath_c|decode_c|registers|memory_rtl_1_bypass [4]))))

	.dataa(\datapath_c|decode_c|registers|memory_rtl_1_bypass [1]),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1_bypass [3]),
	.datac(\datapath_c|decode_c|registers|memory_rtl_1_bypass [4]),
	.datad(\datapath_c|decode_c|registers|memory_rtl_1_bypass [2]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~107_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~107 .lut_mask = 16'h8241;
defparam \datapath_c|decode_c|registers|memory~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[8] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~108 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~108_combout  = (\datapath_c|decode_c|registers|memory_rtl_1_bypass [0] & (!\datapath_c|decode_c|registers|memory_rtl_1_bypass [5] & (\datapath_c|decode_c|registers|memory_rtl_1_bypass [7] $ 
// (!\datapath_c|decode_c|registers|memory_rtl_1_bypass [8]))))

	.dataa(\datapath_c|decode_c|registers|memory_rtl_1_bypass [0]),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1_bypass [7]),
	.datac(\datapath_c|decode_c|registers|memory_rtl_1_bypass [8]),
	.datad(\datapath_c|decode_c|registers|memory_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~108_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~108 .lut_mask = 16'h0082;
defparam \datapath_c|decode_c|registers|memory~108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[9] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~109 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~109_combout  = (\datapath_c|decode_c|registers|memory~107_combout  & (\datapath_c|decode_c|registers|memory~108_combout  & !\datapath_c|decode_c|registers|memory_rtl_1_bypass [9]))

	.dataa(\datapath_c|decode_c|registers|memory~107_combout ),
	.datab(\datapath_c|decode_c|registers|memory~108_combout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory_rtl_1_bypass [9]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~109_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~109 .lut_mask = 16'h0088;
defparam \datapath_c|decode_c|registers|memory~109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[31] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[31]~31_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [42]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[31] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[31] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[31] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [31]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[31] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[31] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_c|mem|ram~39 (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_c|mem|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram~39 .is_wysiwyg = "true";
defparam \datapath_c|memory_c|mem|ram~39 .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~74 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~74 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~74 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[2]~30_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[2]~2 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[2]~2_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~74_q ))

	.dataa(\datapath_c|decode_c|registers|memory~74_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[2]~2 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[13] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[2]~2_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [13]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[2] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[2] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~75 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~75 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~75 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[3]~29_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[3]~3 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[3]~3_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~75_q ))

	.dataa(\datapath_c|decode_c|registers|memory~75_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[3]~3 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[14] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[3]~3_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [14]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~76 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~76 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~76 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[4]~28_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[4]~4 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[4]~4_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~76_q ))

	.dataa(\datapath_c|decode_c|registers|memory~76_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[4]~4 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[15] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[4]~4_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [15]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[4] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[4] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~77 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~77 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~77 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[5]~27_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[5]~5 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[5]~5_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~77_q ))

	.dataa(\datapath_c|decode_c|registers|memory~77_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[5]~5 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[5]~5_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [16]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[5] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[5] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~78 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~78 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~78 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[6]~26_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[6]~6 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[6]~6_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~78_q ))

	.dataa(\datapath_c|decode_c|registers|memory~78_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[6]~6 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[6]~6_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [17]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[6] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[6] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~79 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~79 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~79 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[7]~25_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[7]~7 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[7]~7_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~79_q ))

	.dataa(\datapath_c|decode_c|registers|memory~79_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[7]~7 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[18] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[7]~7_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [18]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[7] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [7]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|maindec_c|Mux2~1 (
// Equation(s):
// \controller_c|maindec_c|Mux2~1_combout  = (\datapath_c|fetch_decode_c|Instr_FF|q [27] & !\datapath_c|fetch_decode_c|Instr_FF|q [29])

	.dataa(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.cin(gnd),
	.combout(\controller_c|maindec_c|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|maindec_c|Mux2~1 .lut_mask = 16'h00AA;
defparam \controller_c|maindec_c|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|MemToReg_FF|q (
	.clk(\clk~input_o ),
	.d(\controller_c|maindec_c|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|MemToReg_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|MemToReg_FF|q .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|MemToReg_FF|q .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|MemToReg_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|MemToReg_FF|q~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|MemToReg_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|MemToReg_FF|q .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|MemToReg_FF|q .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|MemToReg_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|MemToReg_FF|q~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|MemToReg_FF|q .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|MemToReg_FF|q .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[7]~25 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[7]~25_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [7]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [7]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[7]~25 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~46 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~46 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~46 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~10 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~10_combout  = (\datapath_c|fetch_c|IMemory|rom~2_combout  & (!\datapath_c|fetch_c|PCFF|q [7] & !\datapath_c|fetch_c|PCFF|q [3]))

	.dataa(\datapath_c|fetch_c|IMemory|rom~2_combout ),
	.datab(gnd),
	.datac(\datapath_c|fetch_c|PCFF|q [7]),
	.datad(\datapath_c|fetch_c|PCFF|q [3]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~10 .lut_mask = 16'h000A;
defparam \datapath_c|fetch_c|IMemory|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~11 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~11_combout  = (\datapath_c|fetch_c|IMemory|rom~0_combout  & (!\datapath_c|fetch_c|PCFF|q [4] & !\datapath_c|fetch_c|PCFF|q [2]))

	.dataa(\datapath_c|fetch_c|IMemory|rom~0_combout ),
	.datab(gnd),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~11 .lut_mask = 16'h000A;
defparam \datapath_c|fetch_c|IMemory|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~12 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~12_combout  = (\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|PCFF|q [3] & (!\datapath_c|fetch_c|PCFF|q [4] & !\datapath_c|fetch_c|PCFF|q [5]))) # (!\datapath_c|fetch_c|PCFF|q [6] & (!\datapath_c|fetch_c|PCFF|q [3] & 
// (\datapath_c|fetch_c|PCFF|q [4] $ (\datapath_c|fetch_c|PCFF|q [5]))))

	.dataa(\datapath_c|fetch_c|PCFF|q [6]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [5]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~12 .lut_mask = 16'h0118;
defparam \datapath_c|fetch_c|IMemory|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~13 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~13_combout  = (\datapath_c|fetch_c|IMemory|rom~12_combout  & (!\datapath_c|fetch_c|PCFF|q [7] & !\datapath_c|fetch_c|PCFF|q [2]))

	.dataa(\datapath_c|fetch_c|IMemory|rom~12_combout ),
	.datab(gnd),
	.datac(\datapath_c|fetch_c|PCFF|q [7]),
	.datad(\datapath_c|fetch_c|PCFF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~13 .lut_mask = 16'h000A;
defparam \datapath_c|fetch_c|IMemory|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[7]~25_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~38 (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~38 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~38 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[7]~7 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[7]~7_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~46_q ))

	.dataa(\datapath_c|decode_c|registers|memory~46_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[7]~7 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[24] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[24] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[22] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[22] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[21] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|Equal0~0 (
// Equation(s):
// \datapath_c|decode_c|registers|Equal0~0_combout  = (!\datapath_c|fetch_decode_c|Instr_FF|q [24] & (!\datapath_c|fetch_decode_c|Instr_FF|q [22] & !\datapath_c|fetch_decode_c|Instr_FF|q [21]))

	.dataa(gnd),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [24]),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [22]),
	.datad(\datapath_c|fetch_decode_c|Instr_FF|q [21]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|Equal0~0 .lut_mask = 16'h0003;
defparam \datapath_c|decode_c|registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~104 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~104_combout  = (\datapath_c|decode_c|registers|memory_rtl_0_bypass [1] & (\datapath_c|decode_c|registers|memory_rtl_0_bypass [2] & (\datapath_c|decode_c|registers|memory_rtl_0_bypass [3] $ 
// (!\datapath_c|decode_c|registers|memory_rtl_0_bypass [4])))) # (!\datapath_c|decode_c|registers|memory_rtl_0_bypass [1] & (!\datapath_c|decode_c|registers|memory_rtl_0_bypass [2] & (\datapath_c|decode_c|registers|memory_rtl_0_bypass [3] $ 
// (!\datapath_c|decode_c|registers|memory_rtl_0_bypass [4]))))

	.dataa(\datapath_c|decode_c|registers|memory_rtl_0_bypass [1]),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0_bypass [3]),
	.datac(\datapath_c|decode_c|registers|memory_rtl_0_bypass [4]),
	.datad(\datapath_c|decode_c|registers|memory_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~104_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~104 .lut_mask = 16'h8241;
defparam \datapath_c|decode_c|registers|memory~104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[8] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~105 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~105_combout  = (\datapath_c|decode_c|registers|memory_rtl_0_bypass [0] & (!\datapath_c|decode_c|registers|memory_rtl_0_bypass [5] & (\datapath_c|decode_c|registers|memory_rtl_0_bypass [7] $ 
// (!\datapath_c|decode_c|registers|memory_rtl_0_bypass [8]))))

	.dataa(\datapath_c|decode_c|registers|memory_rtl_0_bypass [0]),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0_bypass [7]),
	.datac(\datapath_c|decode_c|registers|memory_rtl_0_bypass [8]),
	.datad(\datapath_c|decode_c|registers|memory_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~105_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~105 .lut_mask = 16'h0082;
defparam \datapath_c|decode_c|registers|memory~105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[9] (
	.clk(\clk~input_o ),
	.d(\datapath_c|memory_writeback_c|WriteReg_FF|q [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_c|registers|memory~106 (
// Equation(s):
// \datapath_c|decode_c|registers|memory~106_combout  = (\datapath_c|decode_c|registers|memory~104_combout  & (\datapath_c|decode_c|registers|memory~105_combout  & !\datapath_c|decode_c|registers|memory_rtl_0_bypass [9]))

	.dataa(\datapath_c|decode_c|registers|memory~104_combout ),
	.datab(\datapath_c|decode_c|registers|memory~105_combout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\datapath_c|decode_c|registers|memory~106_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~106 .lut_mask = 16'h0088;
defparam \datapath_c|decode_c|registers|memory~106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[7]~7_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [18]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|maindec_c|Mux6~0 (
// Equation(s):
// \controller_c|maindec_c|Mux6~0_combout  = (\datapath_c|fetch_decode_c|Instr_FF|q [29]) # (\datapath_c|fetch_decode_c|Instr_FF|q [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.datad(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.cin(gnd),
	.combout(\controller_c|maindec_c|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|maindec_c|Mux6~0 .lut_mask = 16'hFFF0;
defparam \controller_c|maindec_c|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|AluSrc_FF|q (
	.clk(\clk~input_o ),
	.d(\controller_c|maindec_c|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|AluSrc_FF|q .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|AluSrc_FF|q .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[7]~25 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[7]~25_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [7])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [7]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[7]~25 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux24~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux24~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [7]) # (\datapath_c|execute_c|AluMux|y[7]~25_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [7] & (\datapath_c|execute_c|AluMux|y[7]~25_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [7]),
	.datac(\datapath_c|execute_c|AluMux|y[7]~25_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux24~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~32 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~32_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [7]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [7]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~32 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~28 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~28_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [6]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [6]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~28 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~24 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~24_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [5]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [5]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~24 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~20 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~20_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [4]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [4]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~20 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~16 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~16_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Signlmm_FF|q [3]))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [3]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [3]),
	.datac(\datapath_c|decode_execute_C|Signlmm_FF|q [3]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~16 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~12 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~12_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Signlmm_FF|q [2]))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [2]),
	.datac(\datapath_c|decode_execute_C|Signlmm_FF|q [2]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~12 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [1]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~40 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~40 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~40 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[1]~31_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[1]~1 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[1]~1_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~40_q ))

	.dataa(\datapath_c|decode_c|registers|memory~40_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[1]~1 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[12] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[1]~1_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [12]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[1]~31 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[1]~31_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Signlmm_FF|q [1])) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [1])))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [1]),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [1]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[1]~31 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux30~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux30~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [1] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[1]~31_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [1] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[1]~31_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [1]),
	.datac(\datapath_c|execute_c|AluMux|y[1]~31_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux30~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [0]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[0]~0 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[0]~0_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [0]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [0]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[0]~0 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~72 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~72 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~72 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[0]~0_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[0]~0 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[0]~0_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~72_q ))

	.dataa(\datapath_c|decode_c|registers|memory~72_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[0]~0 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[11] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[0]~0_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [11]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~0_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Signlmm_FF|q [0]))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [0]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [0]),
	.datac(\datapath_c|decode_execute_C|Signlmm_FF|q [0]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~0 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~39 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~39 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~39 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[0]~0_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[0]~0 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[0]~0_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~39_q ))

	.dataa(\datapath_c|decode_c|registers|memory~39_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[0]~0 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[11] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[0]~0_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [11]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~2 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~2_cout  = CARRY(\datapath_c|decode_execute_C|AluControl_FF|q [2])

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~2_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~2 .lut_mask = 16'h00AA;
defparam \datapath_c|execute_c|MipsAlu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~3 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~3_combout  = (\datapath_c|execute_c|MipsAlu|Add0~0_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [0] & (\datapath_c|execute_c|MipsAlu|Add0~2_cout  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [0] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~2_cout )))) # (!\datapath_c|execute_c|MipsAlu|Add0~0_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [0] & (!\datapath_c|execute_c|MipsAlu|Add0~2_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [0] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~2_cout ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~4  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~0_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [0] & !\datapath_c|execute_c|MipsAlu|Add0~2_cout )) # (!\datapath_c|execute_c|MipsAlu|Add0~0_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~2_cout ) # (!\datapath_c|decode_execute_C|RD1_FF|q [0]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~0_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~2_cout ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~3_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~4 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~3 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~9 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~9_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~8_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [1] $ (!\datapath_c|execute_c|MipsAlu|Add0~4 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~10  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~8_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [1]) # (!\datapath_c|execute_c|MipsAlu|Add0~4 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~8_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [1] & !\datapath_c|execute_c|MipsAlu|Add0~4 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~8_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~4 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~9_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~10 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~9 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~11 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~11_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~9_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux30~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux30~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~9_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~11 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[1] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[1]~31 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[1]~31_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [1]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [1]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[1]~31 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~73 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~73 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~73 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[1]~31_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[1]~1 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[1]~1_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~73_q ))

	.dataa(\datapath_c|decode_c|registers|memory~73_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[1]~1 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[12] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[1] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[1]~1_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [12]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[1] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~8 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~8_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Signlmm_FF|q [1]))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [1]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [1]),
	.datac(\datapath_c|decode_execute_C|Signlmm_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~8 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~13 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~13_combout  = (\datapath_c|execute_c|MipsAlu|Add0~12_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [2] & (\datapath_c|execute_c|MipsAlu|Add0~10  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [2] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~10 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~12_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [2] & (!\datapath_c|execute_c|MipsAlu|Add0~10 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [2] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~10 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~14  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~12_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [2] & !\datapath_c|execute_c|MipsAlu|Add0~10 )) # (!\datapath_c|execute_c|MipsAlu|Add0~12_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~10 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [2]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~12_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~10 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~13_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~14 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~13 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~17 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~17_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~16_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [3] $ (!\datapath_c|execute_c|MipsAlu|Add0~14 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~18  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~16_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [3]) # (!\datapath_c|execute_c|MipsAlu|Add0~14 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~16_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [3] & !\datapath_c|execute_c|MipsAlu|Add0~14 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~16_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~14 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~17_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~18 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~17 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~21 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~21_combout  = (\datapath_c|execute_c|MipsAlu|Add0~20_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [4] & (\datapath_c|execute_c|MipsAlu|Add0~18  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [4] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~18 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~20_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [4] & (!\datapath_c|execute_c|MipsAlu|Add0~18 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [4] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~18 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~22  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~20_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [4] & !\datapath_c|execute_c|MipsAlu|Add0~18 )) # (!\datapath_c|execute_c|MipsAlu|Add0~20_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~18 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [4]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~20_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~18 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~21_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~22 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~21 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~25 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~25_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~24_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [5] $ (!\datapath_c|execute_c|MipsAlu|Add0~22 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~26  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~24_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [5]) # (!\datapath_c|execute_c|MipsAlu|Add0~22 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~24_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [5] & !\datapath_c|execute_c|MipsAlu|Add0~22 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~24_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~22 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~25_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~26 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~25 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~29 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~29_combout  = (\datapath_c|execute_c|MipsAlu|Add0~28_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [6] & (\datapath_c|execute_c|MipsAlu|Add0~26  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [6] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~26 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~28_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [6] & (!\datapath_c|execute_c|MipsAlu|Add0~26 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [6] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~26 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~30  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~28_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [6] & !\datapath_c|execute_c|MipsAlu|Add0~26 )) # (!\datapath_c|execute_c|MipsAlu|Add0~28_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~26 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [6]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~28_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~26 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~29_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~30 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~29 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~33 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~33_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~32_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [7] $ (!\datapath_c|execute_c|MipsAlu|Add0~30 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~34  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~32_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [7]) # (!\datapath_c|execute_c|MipsAlu|Add0~30 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~32_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [7] & !\datapath_c|execute_c|MipsAlu|Add0~30 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~32_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~30 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~33_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~34 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~33 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~35 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~35_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~33_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux24~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux24~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~33_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~35 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [6]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[6]~26 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[6]~26_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [6]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [6]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[6]~26 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~45 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~45 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~45 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[6]~26_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[6]~6 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[6]~6_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~45_q ))

	.dataa(\datapath_c|decode_c|registers|memory~45_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[6]~6 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[6]~6_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [17]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[6]~26 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[6]~26_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [6])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [6]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[6]~26 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux25~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux25~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [6] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[6]~26_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [6] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[6]~26_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [6]),
	.datac(\datapath_c|execute_c|AluMux|y[6]~26_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux25~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~31 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~31_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~29_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux25~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux25~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~29_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~31 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [5]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[5]~27 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[5]~27_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [5]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [5]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[5]~27 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~44 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~44 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~44 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[5]~27_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[5]~5 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[5]~5_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~44_q ))

	.dataa(\datapath_c|decode_c|registers|memory~44_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[5]~5 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[5]~5_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [16]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[5]~27 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[5]~27_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [5])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [5]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[5]~27 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux26~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux26~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [5]) # (\datapath_c|execute_c|AluMux|y[5]~27_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [5] & (\datapath_c|execute_c|AluMux|y[5]~27_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [5]),
	.datac(\datapath_c|execute_c|AluMux|y[5]~27_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux26~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~27 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~27_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~25_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux26~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux26~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~25_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~27 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [4]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[4]~28 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[4]~28_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [4]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [4]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[4]~28 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~43 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~43 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~43 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[4]~28_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[4]~4 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[4]~4_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~43_q ))

	.dataa(\datapath_c|decode_c|registers|memory~43_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[4]~4 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[4]~4_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [15]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[4]~28 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[4]~28_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [4])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [4]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[4]~28 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux27~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux27~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [4] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[4]~28_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [4] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[4]~28_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [4]),
	.datac(\datapath_c|execute_c|AluMux|y[4]~28_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux27~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~23 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~23_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~21_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux27~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux27~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~21_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~23 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [3]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[3]~29 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[3]~29_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [3]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [3]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[3]~29 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~42 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~42 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~42 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[3]~29_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[3]~3 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[3]~3_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~42_q ))

	.dataa(\datapath_c|decode_c|registers|memory~42_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[3]~3 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[14] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[3]~3_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [14]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[3]~29 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[3]~29_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Signlmm_FF|q [3])) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [3])))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [3]),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [3]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[3]~29 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux28~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux28~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [3]) # (\datapath_c|execute_c|AluMux|y[3]~29_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [3] & (\datapath_c|execute_c|AluMux|y[3]~29_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [3]),
	.datac(\datapath_c|execute_c|AluMux|y[3]~29_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux28~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~19 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~19_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~17_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux28~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux28~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~17_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~19 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [2]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[2]~30 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[2]~30_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [2]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [2]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[2]~30 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~41 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~41 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~41 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[2]~30_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[2]~2 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[2]~2_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~41_q ))

	.dataa(\datapath_c|decode_c|registers|memory~41_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[2]~2 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[13] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[2]~2_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [13]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[2]~30 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[2]~30_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Signlmm_FF|q [2])) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [2])))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [2]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[2]~30 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux29~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux29~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [2] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[2]~30_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [2] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[2]~30_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [2]),
	.datac(\datapath_c|execute_c|AluMux|y[2]~30_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux29~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~15 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~15_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~13_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux29~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux29~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~13_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~15 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [31]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[31]~1 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[31]~1_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [31])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [31]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[31]~1 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux0~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux0~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [31]) # (\datapath_c|execute_c|AluMux|y[31]~1_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [31] & (\datapath_c|execute_c|AluMux|y[31]~1_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [31]),
	.datac(\datapath_c|execute_c|AluMux|y[31]~1_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux0~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~128 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~128_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [31]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [31]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~128 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[30] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [30]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[30] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [30]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~69 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~69 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~69 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[30]~2_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[30]~30 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[30]~30_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~69_q ))

	.dataa(\datapath_c|decode_c|registers|memory~69_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[30]~30 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[41] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[30] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[30]~30_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [41]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[30] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[30]~2 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[30]~2_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [30])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [30]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[30]~2 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux1~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux1~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [30] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[30]~2_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [30] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[30]~2_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [30]),
	.datac(\datapath_c|execute_c|AluMux|y[30]~2_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux1~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [29]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[29] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [29]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~68 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~68 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~68 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[29]~3_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[29]~29 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[29]~29_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~68_q ))

	.dataa(\datapath_c|decode_c|registers|memory~68_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[29]~29 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[40] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[29]~29_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [40]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[29] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[29]~3 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[29]~3_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [29])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [29]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[29]~3 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux2~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux2~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [29]) # (\datapath_c|execute_c|AluMux|y[29]~3_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [29] & (\datapath_c|execute_c|AluMux|y[29]~3_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [29]),
	.datac(\datapath_c|execute_c|AluMux|y[29]~3_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux2~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [28]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[28] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [28]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~67 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~67 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~67 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[28]~4_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[28]~28 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[28]~28_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~67_q ))

	.dataa(\datapath_c|decode_c|registers|memory~67_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[28]~28 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[39] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[28]~28_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [39]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[28] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[28]~4 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[28]~4_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [28])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [28]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[28]~4 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux3~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux3~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [28] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[28]~4_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [28] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[28]~4_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [28]),
	.datac(\datapath_c|execute_c|AluMux|y[28]~4_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux3~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [27]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[27] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [27]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~66 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~66 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~66 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[27]~5_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[27]~27 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[27]~27_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~66_q ))

	.dataa(\datapath_c|decode_c|registers|memory~66_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[27]~27 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[38] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[27]~27_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [38]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[27] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[27]~5 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[27]~5_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [27])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [27]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[27]~5 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux4~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux4~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [27]) # (\datapath_c|execute_c|AluMux|y[27]~5_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [27] & (\datapath_c|execute_c|AluMux|y[27]~5_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [27]),
	.datac(\datapath_c|execute_c|AluMux|y[27]~5_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux4~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[26] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [26]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[26] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [26]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~65 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~65 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~65 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[26]~6_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[26]~26 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[26]~26_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~65_q ))

	.dataa(\datapath_c|decode_c|registers|memory~65_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[26]~26 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[37] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[26] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[26]~26_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [37]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[26] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[26]~6 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[26]~6_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [26])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [26]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[26]~6 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux5~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux5~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [26] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[26]~6_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [26] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[26]~6_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [26]),
	.datac(\datapath_c|execute_c|AluMux|y[26]~6_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux5~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[25] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [25]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[25] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [25]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~64 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~64 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~64 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[25]~7_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[25]~25 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[25]~25_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~64_q ))

	.dataa(\datapath_c|decode_c|registers|memory~64_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[25]~25 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[36] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[25] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[25]~25_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [36]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[25] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[25]~7 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[25]~7_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [25])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [25]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[25]~7 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux6~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux6~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [25]) # (\datapath_c|execute_c|AluMux|y[25]~7_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [25] & (\datapath_c|execute_c|AluMux|y[25]~7_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [25]),
	.datac(\datapath_c|execute_c|AluMux|y[25]~7_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux6~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [24]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[24] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [24]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~63 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~63 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~63 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[24]~8_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[24]~24 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[24]~24_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~63_q ))

	.dataa(\datapath_c|decode_c|registers|memory~63_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[24]~24 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[35] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[24]~24_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [35]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[24] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[24]~8 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[24]~8_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [24])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [24]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[24]~8 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux7~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux7~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [24] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[24]~8_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [24] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[24]~8_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [24]),
	.datac(\datapath_c|execute_c|AluMux|y[24]~8_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux7~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[23] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [23]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[23] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [23]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~62 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~62 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~62 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[23]~9_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[23]~23 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[23]~23_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~62_q ))

	.dataa(\datapath_c|decode_c|registers|memory~62_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[23]~23 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[34] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[23] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[23]~23_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [34]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[23] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[23]~9 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[23]~9_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [23])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [23]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[23]~9 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux8~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux8~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [23]) # (\datapath_c|execute_c|AluMux|y[23]~9_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [23] & (\datapath_c|execute_c|AluMux|y[23]~9_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [23]),
	.datac(\datapath_c|execute_c|AluMux|y[23]~9_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux8~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [22]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[22] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [22]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~61 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~61 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~61 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[22]~10_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[22]~22 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[22]~22_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~61_q ))

	.dataa(\datapath_c|decode_c|registers|memory~61_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[22]~22 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[33] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[22]~22_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [33]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[22] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[22]~10 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[22]~10_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [22])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [22]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[22]~10 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux9~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux9~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [22] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[22]~10_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [22] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[22]~10_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [22]),
	.datac(\datapath_c|execute_c|AluMux|y[22]~10_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux9~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [21]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[21] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [21]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~60 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~60 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~60 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[21]~11_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[21]~21 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[21]~21_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~60_q ))

	.dataa(\datapath_c|decode_c|registers|memory~60_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[21]~21 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[21]~21_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [32]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[21] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[21]~11 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[21]~11_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [21])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [21]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[21]~11 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux10~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux10~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [21]) # (\datapath_c|execute_c|AluMux|y[21]~11_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [21] & (\datapath_c|execute_c|AluMux|y[21]~11_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [21]),
	.datac(\datapath_c|execute_c|AluMux|y[21]~11_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux10~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[20] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [20]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[20] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [20]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~59 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~59 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~59 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[20]~12_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[20]~20 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[20]~20_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~59_q ))

	.dataa(\datapath_c|decode_c|registers|memory~59_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[20]~20 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[20] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[20]~20_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [31]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[20] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[20]~12 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[20]~12_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [20])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [20]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[20]~12 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux11~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux11~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [20] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[20]~12_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [20] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[20]~12_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [20]),
	.datac(\datapath_c|execute_c|AluMux|y[20]~12_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux11~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[19] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [19]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[19] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [19]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~58 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~58 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~58 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[19]~13_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[19]~19 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[19]~19_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~58_q ))

	.dataa(\datapath_c|decode_c|registers|memory~58_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[19]~19 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[19] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[19]~19_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [30]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[19] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[19]~13 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[19]~13_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [19])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [19]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[19]~13 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux12~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux12~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [19]) # (\datapath_c|execute_c|AluMux|y[19]~13_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [19] & (\datapath_c|execute_c|AluMux|y[19]~13_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [19]),
	.datac(\datapath_c|execute_c|AluMux|y[19]~13_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux12~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[18] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [18]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[18] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [18]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~57 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~57 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~57 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[18]~14_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[18]~18 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[18]~18_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~57_q ))

	.dataa(\datapath_c|decode_c|registers|memory~57_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[18]~18 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[18] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[18]~18_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [29]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[18] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[18]~14 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[18]~14_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [18])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [18]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[18]~14 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux13~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux13~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [18] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[18]~14_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [18] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[18]~14_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [18]),
	.datac(\datapath_c|execute_c|AluMux|y[18]~14_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux13~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [17]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[17] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [17]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~56 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~56 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~56 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[17]~15_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[17]~17 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[17]~17_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~56_q ))

	.dataa(\datapath_c|decode_c|registers|memory~56_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[17]~17 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[17]~17_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [28]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[17] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[17]~15 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[17]~15_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [17])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [17]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[17]~15 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux14~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux14~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [17]) # (\datapath_c|execute_c|AluMux|y[17]~15_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [17] & (\datapath_c|execute_c|AluMux|y[17]~15_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [17]),
	.datac(\datapath_c|execute_c|AluMux|y[17]~15_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux14~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [16]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[16] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [16]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~55 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~55 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~55 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[16]~16_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[16]~16 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[16]~16_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~55_q ))

	.dataa(\datapath_c|decode_c|registers|memory~55_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[16]~16 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[16]~16_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [27]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[16] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[16]~16 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[16]~16_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [16])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [16]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[16]~16 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux15~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux15~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [16] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[16]~16_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [16] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[16]~16_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [16]),
	.datac(\datapath_c|execute_c|AluMux|y[16]~16_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux15~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[15] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [15]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[15] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [15]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~54 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~54 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~54 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[15]~17_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[15]~15 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[15]~15_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~54_q ))

	.dataa(\datapath_c|decode_c|registers|memory~54_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[15]~15 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[15] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[15]~15_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [26]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[15] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[15]~17 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[15]~17_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [15])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [15]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[15]~17 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux16~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux16~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [15]) # (\datapath_c|execute_c|AluMux|y[15]~17_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [15] & (\datapath_c|execute_c|AluMux|y[15]~17_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [15]),
	.datac(\datapath_c|execute_c|AluMux|y[15]~17_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux16~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[14] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [14]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[14] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [14]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~53 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~53 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~53 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[14]~18_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[14]~14 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[14]~14_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~53_q ))

	.dataa(\datapath_c|decode_c|registers|memory~53_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[14]~14 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[14] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[14]~14_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [25]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[14] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[14]~18 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[14]~18_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [14])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [14]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[14]~18 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux17~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux17~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [14] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[14]~18_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [14] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[14]~18_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [14]),
	.datac(\datapath_c|execute_c|AluMux|y[14]~18_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux17~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[13] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [13]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[13] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [13]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~52 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~52 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~52 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[13]~19_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[13]~13 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[13]~13_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~52_q ))

	.dataa(\datapath_c|decode_c|registers|memory~52_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[13]~13 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[13] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[13]~13_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [24]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[13] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[13]~19 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[13]~19_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [13])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [13]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[13]~19 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux18~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux18~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [13]) # (\datapath_c|execute_c|AluMux|y[13]~19_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [13] & (\datapath_c|execute_c|AluMux|y[13]~19_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [13]),
	.datac(\datapath_c|execute_c|AluMux|y[13]~19_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux18~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[12] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [12]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[12] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [12]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~51 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~51 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~51 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[12]~20_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[12]~12 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[12]~12_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~51_q ))

	.dataa(\datapath_c|decode_c|registers|memory~51_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[12]~12 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[12] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[12]~12_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [23]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[12] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[12]~20 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[12]~20_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [12])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [12]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[12]~20 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux19~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux19~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [12] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[12]~20_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [12] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[12]~20_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [12]),
	.datac(\datapath_c|execute_c|AluMux|y[12]~20_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux19~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[11] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[11] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [11]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~50 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~50 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~50 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[11]~21_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[11]~11 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[11]~11_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~50_q ))

	.dataa(\datapath_c|decode_c|registers|memory~50_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[11]~11 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[11] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[11]~11_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [22]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[11] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[11]~21 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[11]~21_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [11])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [11]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[11]~21 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux20~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux20~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [11]) # (\datapath_c|execute_c|AluMux|y[11]~21_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [11] & (\datapath_c|execute_c|AluMux|y[11]~21_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [11]),
	.datac(\datapath_c|execute_c|AluMux|y[11]~21_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux20~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[10] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[10] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [10]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~49 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~49 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~49 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[10]~22_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[10]~10 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[10]~10_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~49_q ))

	.dataa(\datapath_c|decode_c|registers|memory~49_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[10]~10 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[10] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[10]~10_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [21]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[10] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[10]~22 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[10]~22_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [10])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [10]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[10]~22 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux21~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux21~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [10] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[10]~22_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [10] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[10]~22_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [10]),
	.datac(\datapath_c|execute_c|AluMux|y[10]~22_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux21~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[9] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[9] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [9]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~48 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~48 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~48 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[9]~23_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[9]~9 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[9]~9_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~48_q ))

	.dataa(\datapath_c|decode_c|registers|memory~48_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[9]~9 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[9] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[9]~9_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [20]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[9] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[9]~23 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[9]~23_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [9])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [9]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[9]~23 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux22~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux22~0_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [0] & ((\datapath_c|decode_execute_C|RD1_FF|q [9]) # (\datapath_c|execute_c|AluMux|y[9]~23_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|RD1_FF|q [9] & (\datapath_c|execute_c|AluMux|y[9]~23_combout  $ (\datapath_c|decode_execute_C|AluControl_FF|q [2]))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [9]),
	.datac(\datapath_c|execute_c|AluMux|y[9]~23_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux22~0 .lut_mask = 16'h8EE8;
defparam \datapath_c|execute_c|MipsAlu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|WriteData_FF|q[8] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|WriteData_FF|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|WriteData_FF|q[8] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|WriteData_FF|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\datapath_c|execute_memory_c|MemWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|execute_memory_c|WriteData_FF|q [8]}),
	.portaaddr({\datapath_c|execute_memory_c|AluOut_FF|q [7],\datapath_c|execute_memory_c|AluOut_FF|q [6],\datapath_c|execute_memory_c|AluOut_FF|q [5],\datapath_c|execute_memory_c|AluOut_FF|q [4],\datapath_c|execute_memory_c|AluOut_FF|q [3],\datapath_c|execute_memory_c|AluOut_FF|q [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "datapath:datapath_c|memory:memory_c|dmem:mem|altsyncram:ram_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 63;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 6;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~47 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~47 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~47 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[8]~24_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[8]~8 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[8]~8_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~47_q ))

	.dataa(\datapath_c|decode_c|registers|memory~47_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[8]~8 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[8] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[8]~8_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [19]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[8] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[8]~24 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[8]~24_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Branch_FF|q~q )) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [8])))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [8]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[8]~24 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux23~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux23~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [8] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[8]~24_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [8] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[8]~24_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [8]),
	.datac(\datapath_c|execute_c|AluMux|y[8]~24_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux23~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~37 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~37_combout  = (\datapath_c|execute_c|MipsAlu|Add0~36_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [8] & (\datapath_c|execute_c|MipsAlu|Add0~34  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [8] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~34 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~36_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [8] & (!\datapath_c|execute_c|MipsAlu|Add0~34 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [8] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~34 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~38  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~36_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [8] & !\datapath_c|execute_c|MipsAlu|Add0~34 )) # (!\datapath_c|execute_c|MipsAlu|Add0~36_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~34 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [8]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~36_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~34 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~37_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~38 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~37 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~39 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~39_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~37_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux23~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux23~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~37_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~39 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[8] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[8] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[8] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[8] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[8] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[8]~24 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[8]~24_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [8]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [8]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[8]~24 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~80 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~80 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~80 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[8]~24_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[8]~8 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[8]~8_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~80_q ))

	.dataa(\datapath_c|decode_c|registers|memory~80_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[8]~8 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[19] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[8] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[8]~8_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [19]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[8] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~36 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~36_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [8]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [8]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~36 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~41 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~41_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~40_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [9] $ (!\datapath_c|execute_c|MipsAlu|Add0~38 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~42  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~40_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [9]) # (!\datapath_c|execute_c|MipsAlu|Add0~38 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~40_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [9] & !\datapath_c|execute_c|MipsAlu|Add0~38 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~40_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~38 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~41_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~42 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~41 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~43 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~43_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~41_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux22~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux22~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~41_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~43 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[9] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[9] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[9] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[9] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[9] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[9]~23 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[9]~23_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [9]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [9]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[9]~23 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~81 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~81 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~81 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[9]~23_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[9]~9 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[9]~9_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~81_q ))

	.dataa(\datapath_c|decode_c|registers|memory~81_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[9]~9 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[20] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[9]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[9] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[9]~9_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [20]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[9] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~40 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~40_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [9]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [9]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~40 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~45 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~45_combout  = (\datapath_c|execute_c|MipsAlu|Add0~44_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [10] & (\datapath_c|execute_c|MipsAlu|Add0~42  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [10] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~42 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~44_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [10] & (!\datapath_c|execute_c|MipsAlu|Add0~42 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [10] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~42 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~46  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~44_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [10] & !\datapath_c|execute_c|MipsAlu|Add0~42 )) # (!\datapath_c|execute_c|MipsAlu|Add0~44_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~42 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [10]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~44_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~42 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~45_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~46 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~45 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~47 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~47_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~45_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux21~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux21~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~45_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~47 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[10] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[10] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[10] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[10] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[10] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[10]~22 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[10]~22_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [10]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [10]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[10]~22 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~82 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~82 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~82 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[10]~22_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[10]~10 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[10]~10_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~82_q ))

	.dataa(\datapath_c|decode_c|registers|memory~82_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[10]~10 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[10]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[10] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[10]~10_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [21]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[10] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~44 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~44_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [10]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [10]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~44 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~49 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~49_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~48_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [11] $ (!\datapath_c|execute_c|MipsAlu|Add0~46 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~50  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~48_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [11]) # (!\datapath_c|execute_c|MipsAlu|Add0~46 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~48_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [11] & !\datapath_c|execute_c|MipsAlu|Add0~46 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~48_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~46 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~49_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~50 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~49 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~51 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~51_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~49_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux20~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux20~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~49_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~51 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[11] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[11] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[11] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[11] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[11] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[11]~21 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[11]~21_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [11]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [11]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[11]~21 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~83 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~83 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~83 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[11]~21_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[11]~11 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[11]~11_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~83_q ))

	.dataa(\datapath_c|decode_c|registers|memory~83_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[11]~11 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[11]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[11] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[11]~11_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [22]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[11] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~48 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~48_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [11]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [11]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~48 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~53 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~53_combout  = (\datapath_c|execute_c|MipsAlu|Add0~52_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [12] & (\datapath_c|execute_c|MipsAlu|Add0~50  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [12] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~50 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~52_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [12] & (!\datapath_c|execute_c|MipsAlu|Add0~50 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [12] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~50 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~54  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~52_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [12] & !\datapath_c|execute_c|MipsAlu|Add0~50 )) # (!\datapath_c|execute_c|MipsAlu|Add0~52_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~50 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [12]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~52_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~50 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~53_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~54 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~53 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~55 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~55_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~53_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux19~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux19~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~53_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~55 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[12] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[12] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[12] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[12] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [12]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[12] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[12]~20 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[12]~20_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [12]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [12]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[12]~20 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~84 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~84 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~84 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[12]~20_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[12]~12 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[12]~12_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~84_q ))

	.dataa(\datapath_c|decode_c|registers|memory~84_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[12]~12 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[23] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[12]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[12] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[12]~12_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [23]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[12] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~52 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~52_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [12]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [12]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~52 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~57 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~57_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~56_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [13] $ (!\datapath_c|execute_c|MipsAlu|Add0~54 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~58  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~56_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [13]) # (!\datapath_c|execute_c|MipsAlu|Add0~54 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~56_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [13] & !\datapath_c|execute_c|MipsAlu|Add0~54 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~56_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~54 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~57_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~58 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~57 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~59 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~59_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~57_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux18~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux18~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~57_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~59 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[13] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[13] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[13] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[13] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [13]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[13] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[13]~19 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[13]~19_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [13]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [13]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[13]~19 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~85 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~85 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~85 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[13]~19_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[13]~13 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[13]~13_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~85_q ))

	.dataa(\datapath_c|decode_c|registers|memory~85_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[13]~13 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[13] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[13]~13_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [24]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[13] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~56 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~56_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [13]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [13]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~56 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~61 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~61_combout  = (\datapath_c|execute_c|MipsAlu|Add0~60_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [14] & (\datapath_c|execute_c|MipsAlu|Add0~58  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [14] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~58 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~60_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [14] & (!\datapath_c|execute_c|MipsAlu|Add0~58 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [14] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~58 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~62  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~60_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [14] & !\datapath_c|execute_c|MipsAlu|Add0~58 )) # (!\datapath_c|execute_c|MipsAlu|Add0~60_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~58 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [14]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~60_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~58 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~61_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~62 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~61 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~63 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~63_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~61_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux17~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux17~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~61_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~63 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[14] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[14] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[14] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[14] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [14]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[14] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[14]~18 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[14]~18_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [14]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [14]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[14]~18 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~86 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~86 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~86 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[14]~18_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[14]~14 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[14]~14_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~86_q ))

	.dataa(\datapath_c|decode_c|registers|memory~86_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[14]~14 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[25] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[14] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[14]~14_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [25]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[14] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~60 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~60_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [14]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [14]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~60 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~65 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~65_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~64_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [15] $ (!\datapath_c|execute_c|MipsAlu|Add0~62 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~66  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~64_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [15]) # (!\datapath_c|execute_c|MipsAlu|Add0~62 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~64_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [15] & !\datapath_c|execute_c|MipsAlu|Add0~62 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~64_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~62 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~65_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~66 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~65 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~67 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~67_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~65_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux16~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux16~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~65_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~67 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[15] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[15] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[15] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[15] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [15]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[15] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[15]~17 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[15]~17_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [15]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [15]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[15]~17 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~87 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~87 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~87 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[15]~17_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[15]~15 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[15]~15_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~87_q ))

	.dataa(\datapath_c|decode_c|registers|memory~87_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[15]~15 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[26] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[15]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[15] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[15]~15_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [26]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[15] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~64 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~64_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [15]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [15]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~64 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~69 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~69_combout  = (\datapath_c|execute_c|MipsAlu|Add0~68_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [16] & (\datapath_c|execute_c|MipsAlu|Add0~66  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [16] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~66 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~68_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [16] & (!\datapath_c|execute_c|MipsAlu|Add0~66 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [16] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~66 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~70  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~68_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [16] & !\datapath_c|execute_c|MipsAlu|Add0~66 )) # (!\datapath_c|execute_c|MipsAlu|Add0~68_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~66 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [16]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~68_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~66 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~69_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~70 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~69 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~71 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~71_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~69_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux15~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux15~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~69_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~71 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[16] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[16] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [16]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[16] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[16]~16 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[16]~16_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [16]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [16]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[16]~16 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~88 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~88 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~88 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[16]~16_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[16]~16 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[16]~16_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~88_q ))

	.dataa(\datapath_c|decode_c|registers|memory~88_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[16]~16 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[16] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[16]~16_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [27]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[16] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~68 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~68_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [16]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [16]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~68 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~73 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~73_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~72_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [17] $ (!\datapath_c|execute_c|MipsAlu|Add0~70 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~74  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~72_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [17]) # (!\datapath_c|execute_c|MipsAlu|Add0~70 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~72_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [17] & !\datapath_c|execute_c|MipsAlu|Add0~70 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~72_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~70 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~73_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~74 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~73 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~75 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~75_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~73_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux14~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux14~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~73_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~75 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~75_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[17] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[17] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [17]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[17] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[17]~15 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[17]~15_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [17]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [17]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[17]~15 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~89 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~89 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~89 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[17]~15_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[17]~17 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[17]~17_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~89_q ))

	.dataa(\datapath_c|decode_c|registers|memory~89_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[17]~17 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[17] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[17]~17_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [28]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[17] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~72 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~72_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [17]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [17]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~72 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~77 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~77_combout  = (\datapath_c|execute_c|MipsAlu|Add0~76_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [18] & (\datapath_c|execute_c|MipsAlu|Add0~74  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [18] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~74 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~76_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [18] & (!\datapath_c|execute_c|MipsAlu|Add0~74 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [18] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~74 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~78  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~76_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [18] & !\datapath_c|execute_c|MipsAlu|Add0~74 )) # (!\datapath_c|execute_c|MipsAlu|Add0~76_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~74 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [18]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~76_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~74 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~77_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~78 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~77 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~79 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~79_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~77_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux13~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux13~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~77_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~79 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[18] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[18] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[18] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[18] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [18]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[18] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[18]~14 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[18]~14_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [18]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [18]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[18]~14 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~90 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~90 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~90 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[18]~14_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[18]~18 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[18]~18_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~90_q ))

	.dataa(\datapath_c|decode_c|registers|memory~90_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[18]~18 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[18]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[18] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[18]~18_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [29]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[18] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~76 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~76_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [18]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [18]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~76 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~81 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~81_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~80_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [19] $ (!\datapath_c|execute_c|MipsAlu|Add0~78 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~82  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~80_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [19]) # (!\datapath_c|execute_c|MipsAlu|Add0~78 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~80_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [19] & !\datapath_c|execute_c|MipsAlu|Add0~78 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~80_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~78 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~81_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~82 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~81 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~83 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~83_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~81_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux12~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux12~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~81_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~83 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[19] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[19] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[19] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[19] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [19]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[19] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[19]~13 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[19]~13_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [19]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [19]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[19]~13 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~91 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~91 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~91 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[19]~13_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[19]~19 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[19]~19_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~91_q ))

	.dataa(\datapath_c|decode_c|registers|memory~91_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[19]~19 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[30] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[19]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[19] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[19]~19_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [30]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[19] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~80 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~80_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [19]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [19]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~80 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~85 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~85_combout  = (\datapath_c|execute_c|MipsAlu|Add0~84_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [20] & (\datapath_c|execute_c|MipsAlu|Add0~82  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [20] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~82 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~84_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [20] & (!\datapath_c|execute_c|MipsAlu|Add0~82 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [20] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~82 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~86  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~84_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [20] & !\datapath_c|execute_c|MipsAlu|Add0~82 )) # (!\datapath_c|execute_c|MipsAlu|Add0~84_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~82 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [20]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~84_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~82 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~85_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~86 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~85 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~87 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~87_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~85_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux11~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux11~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~85_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~87 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[20] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~87_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[20] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[20] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[20] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [20]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[20] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[20]~12 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[20]~12_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [20]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [20]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[20]~12 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~92 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~92 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~92 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[20]~12_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[20]~20 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[20]~20_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~92_q ))

	.dataa(\datapath_c|decode_c|registers|memory~92_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[20]~20 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[31] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[20]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[20] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[20]~20_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [31]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[20] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~84 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~84_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [20]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [20]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~84 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~89 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~89_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~88_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [21] $ (!\datapath_c|execute_c|MipsAlu|Add0~86 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~90  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~88_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [21]) # (!\datapath_c|execute_c|MipsAlu|Add0~86 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~88_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [21] & !\datapath_c|execute_c|MipsAlu|Add0~86 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~88_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~86 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~89_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~90 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~89 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~91 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~91_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~89_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux10~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux10~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~89_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~91 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~91_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[21] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[21] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [21]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[21] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[21]~11 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[21]~11_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [21]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [21]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[21]~11 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~93 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~93 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~93 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[21]~11_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[21]~21 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[21]~21_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~93_q ))

	.dataa(\datapath_c|decode_c|registers|memory~93_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[21]~21 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[32] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[21]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[21] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[21]~21_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [32]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[21] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~88 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~88_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [21]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [21]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~88 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~93 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~93_combout  = (\datapath_c|execute_c|MipsAlu|Add0~92_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [22] & (\datapath_c|execute_c|MipsAlu|Add0~90  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [22] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~90 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~92_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [22] & (!\datapath_c|execute_c|MipsAlu|Add0~90 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [22] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~90 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~94  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~92_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [22] & !\datapath_c|execute_c|MipsAlu|Add0~90 )) # (!\datapath_c|execute_c|MipsAlu|Add0~92_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~90 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [22]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~92_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~90 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~93_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~94 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~93 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~95 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~95_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~93_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux9~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux9~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~93_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~95 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~95_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[22] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[22] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [22]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[22] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[22]~10 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[22]~10_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [22]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [22]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[22]~10 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~94 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~94 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~94 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[22]~10_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[22]~22 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[22]~22_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~94_q ))

	.dataa(\datapath_c|decode_c|registers|memory~94_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[22]~22 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[33] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[22] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[22]~22_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [33]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[22] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~92 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~92_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [22]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [22]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~92 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~97 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~97_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~96_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [23] $ (!\datapath_c|execute_c|MipsAlu|Add0~94 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~98  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~96_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [23]) # (!\datapath_c|execute_c|MipsAlu|Add0~94 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~96_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [23] & !\datapath_c|execute_c|MipsAlu|Add0~94 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~96_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~94 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~97_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~98 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~97 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~99 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~99_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~97_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux8~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux8~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~97_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~99 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[23] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[23] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[23] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[23] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [23]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[23] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[23]~9 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[23]~9_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [23]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [23]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[23]~9 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~95 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~95 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~95 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[23]~9_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[23]~23 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[23]~23_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~95_q ))

	.dataa(\datapath_c|decode_c|registers|memory~95_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[23]~23 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[34] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[23]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[23] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[23]~23_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [34]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[23] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~96 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~96_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [23]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [23]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~96 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~101 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~101_combout  = (\datapath_c|execute_c|MipsAlu|Add0~100_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [24] & (\datapath_c|execute_c|MipsAlu|Add0~98  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [24] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~98 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~100_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [24] & (!\datapath_c|execute_c|MipsAlu|Add0~98 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [24] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~98 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~102  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~100_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [24] & !\datapath_c|execute_c|MipsAlu|Add0~98 )) # (!\datapath_c|execute_c|MipsAlu|Add0~100_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~98 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [24]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~100_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~98 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~101_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~102 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~101 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~103 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~103_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~101_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux7~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux7~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~101_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~103 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~103_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[24] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[24] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [24]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[24] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[24]~8 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[24]~8_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [24]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [24]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[24]~8 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~96 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~96 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~96 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[24]~8_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[24]~24 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[24]~24_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~96_q ))

	.dataa(\datapath_c|decode_c|registers|memory~96_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[24]~24 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[35] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[24]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[24] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[24]~24_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [35]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[24] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~100 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~100_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [24]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [24]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~100 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~105 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~105_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~104_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [25] $ (!\datapath_c|execute_c|MipsAlu|Add0~102 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~106  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~104_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [25]) # (!\datapath_c|execute_c|MipsAlu|Add0~102 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~104_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [25] & !\datapath_c|execute_c|MipsAlu|Add0~102 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~104_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~102 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~105_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~106 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~105 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~107 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~107_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~105_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux6~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux6~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~105_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~107 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[25] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[25] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[25] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[25] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [25]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[25] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[25]~7 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[25]~7_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [25]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [25]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[25]~7 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~97 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~97 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~97 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[25]~7_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[25]~25 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[25]~25_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~97_q ))

	.dataa(\datapath_c|decode_c|registers|memory~97_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[25]~25 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[36] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[25] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[25]~25_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [36]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[25] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~104 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~104_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [25]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [25]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~104 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~109 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~109_combout  = (\datapath_c|execute_c|MipsAlu|Add0~108_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [26] & (\datapath_c|execute_c|MipsAlu|Add0~106  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [26] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~106 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~108_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [26] & (!\datapath_c|execute_c|MipsAlu|Add0~106 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [26] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~106 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~110  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~108_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [26] & !\datapath_c|execute_c|MipsAlu|Add0~106 )) # (!\datapath_c|execute_c|MipsAlu|Add0~108_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~106 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [26]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~108_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~106 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~109_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~110 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~109 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~111 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~111_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~109_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux5~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux5~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~109_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~111 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[26] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~111_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[26] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[26] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[26] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [26]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[26] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[26]~6 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[26]~6_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [26]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [26]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[26]~6 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~98 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~98 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~98 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[26]~6_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[26]~26 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[26]~26_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~98_q ))

	.dataa(\datapath_c|decode_c|registers|memory~98_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[26]~26 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[37] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[26]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[26] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[26]~26_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [37]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[26] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~108 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~108_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [26]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [26]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~108 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~113 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~113_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~112_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [27] $ (!\datapath_c|execute_c|MipsAlu|Add0~110 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~114  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~112_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [27]) # (!\datapath_c|execute_c|MipsAlu|Add0~110 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~112_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [27] & !\datapath_c|execute_c|MipsAlu|Add0~110 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~112_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~110 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~113_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~114 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~113 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~113 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~115 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~115_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~113_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux4~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux4~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~113_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~115 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[27] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[27] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [27]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[27] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[27]~5 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[27]~5_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [27]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [27]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[27]~5 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~99 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~99 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~99 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[27]~5_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[27]~27 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[27]~27_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~99_q ))

	.dataa(\datapath_c|decode_c|registers|memory~99_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[27]~27 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[38] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[27] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[27]~27_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [38]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[27] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~112 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~112_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [27]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [27]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~112 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~117 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~117_combout  = (\datapath_c|execute_c|MipsAlu|Add0~116_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [28] & (\datapath_c|execute_c|MipsAlu|Add0~114  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [28] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~114 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~116_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [28] & (!\datapath_c|execute_c|MipsAlu|Add0~114 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [28] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~114 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~118  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~116_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [28] & !\datapath_c|execute_c|MipsAlu|Add0~114 )) # (!\datapath_c|execute_c|MipsAlu|Add0~116_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~114 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [28]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~116_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~114 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~117_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~118 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~117 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~117 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~119 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~119_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~117_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux3~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux3~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~117_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~119 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~119_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[28] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[28] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [28]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[28] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[28]~4 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[28]~4_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [28]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [28]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[28]~4 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~100 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~100 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~100 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[28]~4_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[28]~28 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[28]~28_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~100_q ))

	.dataa(\datapath_c|decode_c|registers|memory~100_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[28]~28 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[39] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[28]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[28]~28_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [39]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[28] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~116 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~116_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [28]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [28]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~116 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~121 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~121_combout  = ((\datapath_c|execute_c|MipsAlu|Add0~120_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [29] $ (!\datapath_c|execute_c|MipsAlu|Add0~118 )))) # (GND)
// \datapath_c|execute_c|MipsAlu|Add0~122  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~120_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [29]) # (!\datapath_c|execute_c|MipsAlu|Add0~118 ))) # (!\datapath_c|execute_c|MipsAlu|Add0~120_combout  & 
// (\datapath_c|decode_execute_C|RD1_FF|q [29] & !\datapath_c|execute_c|MipsAlu|Add0~118 )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~120_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~118 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~121_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~122 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~121 .lut_mask = 16'h698E;
defparam \datapath_c|execute_c|MipsAlu|Add0~121 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~123 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~123_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~121_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux2~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux2~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~121_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~123 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[29] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[29] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [29]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[29] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[29]~3 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[29]~3_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [29]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [29]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[29]~3 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~101 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~101 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~101 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[29]~3_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[29]~29 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[29]~29_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~101_q ))

	.dataa(\datapath_c|decode_c|registers|memory~101_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[29]~29 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[40] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[29]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[29] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[29]~29_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [40]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[29] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~120 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~120_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [29]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [29]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~120 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~125 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~125_combout  = (\datapath_c|execute_c|MipsAlu|Add0~124_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [30] & (\datapath_c|execute_c|MipsAlu|Add0~122  & VCC)) # (!\datapath_c|decode_execute_C|RD1_FF|q [30] & 
// (!\datapath_c|execute_c|MipsAlu|Add0~122 )))) # (!\datapath_c|execute_c|MipsAlu|Add0~124_combout  & ((\datapath_c|decode_execute_C|RD1_FF|q [30] & (!\datapath_c|execute_c|MipsAlu|Add0~122 )) # (!\datapath_c|decode_execute_C|RD1_FF|q [30] & 
// ((\datapath_c|execute_c|MipsAlu|Add0~122 ) # (GND)))))
// \datapath_c|execute_c|MipsAlu|Add0~126  = CARRY((\datapath_c|execute_c|MipsAlu|Add0~124_combout  & (!\datapath_c|decode_execute_C|RD1_FF|q [30] & !\datapath_c|execute_c|MipsAlu|Add0~122 )) # (!\datapath_c|execute_c|MipsAlu|Add0~124_combout  & 
// ((!\datapath_c|execute_c|MipsAlu|Add0~122 ) # (!\datapath_c|decode_execute_C|RD1_FF|q [30]))))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~124_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~122 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~125_combout ),
	.cout(\datapath_c|execute_c|MipsAlu|Add0~126 ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~125 .lut_mask = 16'h9617;
defparam \datapath_c|execute_c|MipsAlu|Add0~125 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~127 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~127_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~125_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux1~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux1~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~125_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~127 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[30] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~127_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[30] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[30] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[30] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [30]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[30] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[30]~2 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[30]~2_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram~39_q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [30]))))

	.dataa(\datapath_c|memory_c|mem|ram~39_q ),
	.datab(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [30]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[30]~2 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~102 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~102 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~102 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[30]~2_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~7_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~19_combout ,\datapath_c|fetch_c|IMemory|rom~17_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD2_FF|q[30]~30 (
// Equation(s):
// \datapath_c|decode_execute_C|RD2_FF|q[30]~30_combout  = (\datapath_c|decode_c|registers|memory~71_q  & ((\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~71_q  & 
// (\datapath_c|decode_c|registers|memory~102_q ))

	.dataa(\datapath_c|decode_c|registers|memory~102_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~71_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD2_FF|q[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[30]~30 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD2_FF|q[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_1_bypass[41] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[30]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD2_FF|q[30] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD2_FF|q[30]~30_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_1_bypass [41]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal1~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~109_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD2_FF|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD2_FF|q[30] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD2_FF|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~124 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~124_combout  = \datapath_c|decode_execute_C|AluControl_FF|q [2] $ (((\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|Branch_FF|q~q ))) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & 
// (\datapath_c|decode_execute_C|RD2_FF|q [30]))))

	.dataa(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [30]),
	.datac(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~124 .lut_mask = 16'h1BE4;
defparam \datapath_c|execute_c|MipsAlu|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~129 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~129_combout  = \datapath_c|execute_c|MipsAlu|Add0~128_combout  $ (\datapath_c|decode_execute_C|RD1_FF|q [31] $ (!\datapath_c|execute_c|MipsAlu|Add0~126 ))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~128_combout ),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\datapath_c|execute_c|MipsAlu|Add0~126 ),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~129 .lut_mask = 16'h6969;
defparam \datapath_c|execute_c|MipsAlu|Add0~129 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~131 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~131_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~129_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # 
// (!\datapath_c|decode_execute_C|AluControl_FF|q [1] & (\datapath_c|execute_c|MipsAlu|Mux0~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux0~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~129_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~131 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[31] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[31] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[31] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|memory_writeback_c|AluOut_FF|q[31] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|AluOut_FF|q [31]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|memory_writeback_c|AluOut_FF|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[31] .is_wysiwyg = "true";
defparam \datapath_c|memory_writeback_c|AluOut_FF|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|writeback_c|mux|y[31]~1 (
// Equation(s):
// \datapath_c|writeback_c|mux|y[31]~1_combout  = (\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  & (\datapath_c|memory_c|mem|ram~39_q ))) # 
// (!\datapath_c|memory_writeback_c|MemToReg_FF|q~q  & (((\datapath_c|memory_writeback_c|AluOut_FF|q [31]))))

	.dataa(\datapath_c|memory_c|mem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\datapath_c|memory_c|mem|ram~39_q ),
	.datac(\datapath_c|memory_writeback_c|AluOut_FF|q [31]),
	.datad(\datapath_c|memory_writeback_c|MemToReg_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|writeback_c|mux|y[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|writeback_c|mux|y[31]~1 .lut_mask = 16'h88F0;
defparam \datapath_c|writeback_c|mux|y[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory~70 (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_c|decode_c|registers|memory~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory~70 .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory~70 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\datapath_c|memory_writeback_c|RegWrite_FF|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath_c|writeback_c|mux|y[31]~1_combout }),
	.portaaddr({\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [3],\datapath_c|memory_writeback_c|WriteReg_FF|q [2],\datapath_c|memory_writeback_c|WriteReg_FF|q [1],\datapath_c|memory_writeback_c|WriteReg_FF|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~13_combout ,\~GND~combout ,\datapath_c|fetch_c|IMemory|rom~11_combout ,\datapath_c|fetch_c|IMemory|rom~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "datapath:datapath_c|decode:decode_c|regfile:registers|altsyncram:memory_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|decode_execute_C|RD1_FF|q[31]~31 (
// Equation(s):
// \datapath_c|decode_execute_C|RD1_FF|q[31]~31_combout  = (\datapath_c|decode_c|registers|memory~38_q  & ((\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # (!\datapath_c|decode_c|registers|memory~38_q  & 
// (\datapath_c|decode_c|registers|memory~70_q ))

	.dataa(\datapath_c|decode_c|registers|memory~70_q ),
	.datab(\datapath_c|decode_c|registers|memory_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(gnd),
	.datad(\datapath_c|decode_c|registers|memory~38_q ),
	.cin(gnd),
	.combout(\datapath_c|decode_execute_C|RD1_FF|q[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[31]~31 .lut_mask = 16'hCCAA;
defparam \datapath_c|decode_execute_C|RD1_FF|q[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_c|registers|memory_rtl_0_bypass[42] (
	.clk(\clk~input_o ),
	.d(\datapath_c|writeback_c|mux|y[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_c|registers|memory_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \datapath_c|decode_c|registers|memory_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|RD1_FF|q[31] (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|RD1_FF|q[31]~31_combout ),
	.asdata(\datapath_c|decode_c|registers|memory_rtl_0_bypass [42]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\datapath_c|decode_c|registers|Equal0~0_combout ),
	.sload(\datapath_c|decode_c|registers|memory~106_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|RD1_FF|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|RD1_FF|q[31] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|RD1_FF|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|AluMux|y[0]~0 (
// Equation(s):
// \datapath_c|execute_c|AluMux|y[0]~0_combout  = (\datapath_c|decode_execute_C|AluSrc_FF|q~q  & (\datapath_c|decode_execute_C|Signlmm_FF|q [0])) # (!\datapath_c|decode_execute_C|AluSrc_FF|q~q  & ((\datapath_c|decode_execute_C|RD2_FF|q [0])))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [0]),
	.datab(\datapath_c|decode_execute_C|RD2_FF|q [0]),
	.datac(gnd),
	.datad(\datapath_c|decode_execute_C|AluSrc_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|AluMux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|AluMux|y[0]~0 .lut_mask = 16'hAACC;
defparam \datapath_c|execute_c|AluMux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~1 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~1_cout  = CARRY((!\datapath_c|decode_execute_C|RD1_FF|q [0] & \datapath_c|execute_c|AluMux|y[0]~0_combout ))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [0]),
	.datab(\datapath_c|execute_c|AluMux|y[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~1_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~1 .lut_mask = 16'h0044;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~3 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~3_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [1] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~1_cout ) # (!\datapath_c|execute_c|AluMux|y[1]~31_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [1] & 
// (!\datapath_c|execute_c|AluMux|y[1]~31_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~1_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [1]),
	.datab(\datapath_c|execute_c|AluMux|y[1]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~1_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~3_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~3 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~5 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~5_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [2] & (\datapath_c|execute_c|AluMux|y[2]~30_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~3_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [2] & 
// ((\datapath_c|execute_c|AluMux|y[2]~30_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~3_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [2]),
	.datab(\datapath_c|execute_c|AluMux|y[2]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~3_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~5_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~5 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~7 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~7_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [3] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~5_cout ) # (!\datapath_c|execute_c|AluMux|y[3]~29_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [3] & 
// (!\datapath_c|execute_c|AluMux|y[3]~29_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~5_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [3]),
	.datab(\datapath_c|execute_c|AluMux|y[3]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~5_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~7_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~7 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~9 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~9_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [4] & (\datapath_c|execute_c|AluMux|y[4]~28_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~7_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [4] & 
// ((\datapath_c|execute_c|AluMux|y[4]~28_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~7_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [4]),
	.datab(\datapath_c|execute_c|AluMux|y[4]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~7_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~9_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~9 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~11 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~11_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [5] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~9_cout ) # (!\datapath_c|execute_c|AluMux|y[5]~27_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [5] & 
// (!\datapath_c|execute_c|AluMux|y[5]~27_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~9_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [5]),
	.datab(\datapath_c|execute_c|AluMux|y[5]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~9_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~11_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~11 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~13 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~13_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [6] & (\datapath_c|execute_c|AluMux|y[6]~26_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~11_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [6] & 
// ((\datapath_c|execute_c|AluMux|y[6]~26_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~11_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [6]),
	.datab(\datapath_c|execute_c|AluMux|y[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~11_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~13_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~13 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~15 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~15_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [7] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~13_cout ) # (!\datapath_c|execute_c|AluMux|y[7]~25_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [7] & 
// (!\datapath_c|execute_c|AluMux|y[7]~25_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~13_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [7]),
	.datab(\datapath_c|execute_c|AluMux|y[7]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~13_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~15_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~15 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~17 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~17_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [8] & (\datapath_c|execute_c|AluMux|y[8]~24_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~15_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [8] & 
// ((\datapath_c|execute_c|AluMux|y[8]~24_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~15_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [8]),
	.datab(\datapath_c|execute_c|AluMux|y[8]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~15_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~17_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~17 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~19 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~19_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [9] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~17_cout ) # (!\datapath_c|execute_c|AluMux|y[9]~23_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [9] & 
// (!\datapath_c|execute_c|AluMux|y[9]~23_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~17_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [9]),
	.datab(\datapath_c|execute_c|AluMux|y[9]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~17_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~19_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~19 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~21 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~21_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [10] & (\datapath_c|execute_c|AluMux|y[10]~22_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~19_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [10] & 
// ((\datapath_c|execute_c|AluMux|y[10]~22_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~19_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [10]),
	.datab(\datapath_c|execute_c|AluMux|y[10]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~19_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~21_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~21 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~23 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~23_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [11] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~21_cout ) # (!\datapath_c|execute_c|AluMux|y[11]~21_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q 
// [11] & (!\datapath_c|execute_c|AluMux|y[11]~21_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~21_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [11]),
	.datab(\datapath_c|execute_c|AluMux|y[11]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~21_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~23_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~23 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~25 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~25_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [12] & (\datapath_c|execute_c|AluMux|y[12]~20_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~23_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [12] & 
// ((\datapath_c|execute_c|AluMux|y[12]~20_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~23_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [12]),
	.datab(\datapath_c|execute_c|AluMux|y[12]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~23_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~25_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~25 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~27 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~27_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [13] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~25_cout ) # (!\datapath_c|execute_c|AluMux|y[13]~19_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q 
// [13] & (!\datapath_c|execute_c|AluMux|y[13]~19_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~25_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [13]),
	.datab(\datapath_c|execute_c|AluMux|y[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~25_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~27_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~27 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~29 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~29_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [14] & (\datapath_c|execute_c|AluMux|y[14]~18_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~27_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [14] & 
// ((\datapath_c|execute_c|AluMux|y[14]~18_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~27_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [14]),
	.datab(\datapath_c|execute_c|AluMux|y[14]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~27_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~29_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~29 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~31 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~31_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [15] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~29_cout ) # (!\datapath_c|execute_c|AluMux|y[15]~17_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q 
// [15] & (!\datapath_c|execute_c|AluMux|y[15]~17_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~29_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [15]),
	.datab(\datapath_c|execute_c|AluMux|y[15]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~29_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~31_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~31 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~33 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~33_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [16] & (\datapath_c|execute_c|AluMux|y[16]~16_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~31_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [16] & 
// ((\datapath_c|execute_c|AluMux|y[16]~16_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~31_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [16]),
	.datab(\datapath_c|execute_c|AluMux|y[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~31_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~33_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~33 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~35 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~35_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [17] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~33_cout ) # (!\datapath_c|execute_c|AluMux|y[17]~15_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q 
// [17] & (!\datapath_c|execute_c|AluMux|y[17]~15_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~33_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [17]),
	.datab(\datapath_c|execute_c|AluMux|y[17]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~33_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~35_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~35 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~37 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~37_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [18] & (\datapath_c|execute_c|AluMux|y[18]~14_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~35_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [18] & 
// ((\datapath_c|execute_c|AluMux|y[18]~14_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~35_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [18]),
	.datab(\datapath_c|execute_c|AluMux|y[18]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~35_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~37_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~37 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~39 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~39_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [19] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~37_cout ) # (!\datapath_c|execute_c|AluMux|y[19]~13_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q 
// [19] & (!\datapath_c|execute_c|AluMux|y[19]~13_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~37_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [19]),
	.datab(\datapath_c|execute_c|AluMux|y[19]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~37_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~39_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~39 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~41 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~41_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [20] & (\datapath_c|execute_c|AluMux|y[20]~12_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~39_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [20] & 
// ((\datapath_c|execute_c|AluMux|y[20]~12_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~39_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [20]),
	.datab(\datapath_c|execute_c|AluMux|y[20]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~39_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~41_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~41 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~43 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~43_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [21] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~41_cout ) # (!\datapath_c|execute_c|AluMux|y[21]~11_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q 
// [21] & (!\datapath_c|execute_c|AluMux|y[21]~11_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~41_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [21]),
	.datab(\datapath_c|execute_c|AluMux|y[21]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~41_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~43_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~43 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~45 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~45_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [22] & (\datapath_c|execute_c|AluMux|y[22]~10_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~43_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [22] & 
// ((\datapath_c|execute_c|AluMux|y[22]~10_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~43_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [22]),
	.datab(\datapath_c|execute_c|AluMux|y[22]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~43_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~45_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~45 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~47 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~47_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [23] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~45_cout ) # (!\datapath_c|execute_c|AluMux|y[23]~9_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [23] 
// & (!\datapath_c|execute_c|AluMux|y[23]~9_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~45_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [23]),
	.datab(\datapath_c|execute_c|AluMux|y[23]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~45_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~47_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~47 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~49 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~49_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [24] & (\datapath_c|execute_c|AluMux|y[24]~8_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~47_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [24] & 
// ((\datapath_c|execute_c|AluMux|y[24]~8_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~47_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [24]),
	.datab(\datapath_c|execute_c|AluMux|y[24]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~47_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~49_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~49 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~51 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~51_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [25] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~49_cout ) # (!\datapath_c|execute_c|AluMux|y[25]~7_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [25] 
// & (!\datapath_c|execute_c|AluMux|y[25]~7_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~49_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [25]),
	.datab(\datapath_c|execute_c|AluMux|y[25]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~49_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~51_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~51 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~53 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~53_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [26] & (\datapath_c|execute_c|AluMux|y[26]~6_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~51_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [26] & 
// ((\datapath_c|execute_c|AluMux|y[26]~6_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~51_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [26]),
	.datab(\datapath_c|execute_c|AluMux|y[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~51_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~53_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~53 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~55 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~55_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [27] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~53_cout ) # (!\datapath_c|execute_c|AluMux|y[27]~5_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [27] 
// & (!\datapath_c|execute_c|AluMux|y[27]~5_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~53_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [27]),
	.datab(\datapath_c|execute_c|AluMux|y[27]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~53_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~55_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~55 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~57 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~57_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [28] & (\datapath_c|execute_c|AluMux|y[28]~4_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~55_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [28] & 
// ((\datapath_c|execute_c|AluMux|y[28]~4_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~55_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [28]),
	.datab(\datapath_c|execute_c|AluMux|y[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~55_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~57_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~57 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~59 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~59_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [29] & ((!\datapath_c|execute_c|MipsAlu|LessThan0~57_cout ) # (!\datapath_c|execute_c|AluMux|y[29]~3_combout ))) # (!\datapath_c|decode_execute_C|RD1_FF|q [29] 
// & (!\datapath_c|execute_c|AluMux|y[29]~3_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~57_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [29]),
	.datab(\datapath_c|execute_c|AluMux|y[29]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~57_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~59_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~59 .lut_mask = 16'h002B;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~61 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~61_cout  = CARRY((\datapath_c|decode_execute_C|RD1_FF|q [30] & (\datapath_c|execute_c|AluMux|y[30]~2_combout  & !\datapath_c|execute_c|MipsAlu|LessThan0~59_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [30] & 
// ((\datapath_c|execute_c|AluMux|y[30]~2_combout ) # (!\datapath_c|execute_c|MipsAlu|LessThan0~59_cout ))))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [30]),
	.datab(\datapath_c|execute_c|AluMux|y[30]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~59_cout ),
	.combout(),
	.cout(\datapath_c|execute_c|MipsAlu|LessThan0~61_cout ));
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~61 .lut_mask = 16'h004D;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|LessThan0~62 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|LessThan0~62_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [31] & (\datapath_c|execute_c|AluMux|y[31]~1_combout  & \datapath_c|execute_c|MipsAlu|LessThan0~61_cout )) # (!\datapath_c|decode_execute_C|RD1_FF|q [31] & 
// ((\datapath_c|execute_c|AluMux|y[31]~1_combout ) # (\datapath_c|execute_c|MipsAlu|LessThan0~61_cout )))

	.dataa(\datapath_c|decode_execute_C|RD1_FF|q [31]),
	.datab(\datapath_c|execute_c|AluMux|y[31]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\datapath_c|execute_c|MipsAlu|LessThan0~61_cout ),
	.combout(\datapath_c|execute_c|MipsAlu|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|LessThan0~62 .lut_mask = 16'hD4D4;
defparam \datapath_c|execute_c|MipsAlu|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~0_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~19_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~23_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~27_combout  & !\datapath_c|execute_c|MipsAlu|Add0~31_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~19_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~23_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~27_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Add0~31_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~0 .lut_mask = 16'h0001;
defparam \datapath_c|execute_c|MipsAlu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~1 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~1_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~11_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~15_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~5_combout  & \datapath_c|execute_c|MipsAlu|Equal0~0_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~11_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~15_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~5_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~1 .lut_mask = 16'h0100;
defparam \datapath_c|execute_c|MipsAlu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~2 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~2_combout  = (\datapath_c|execute_c|MipsAlu|Equal0~1_combout  & (((!\datapath_c|execute_c|MipsAlu|LessThan0~62_combout ) # (!\datapath_c|decode_execute_C|AluControl_FF|q [0])) # 
// (!\datapath_c|execute_c|MipsAlu|Add0~6_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~6_combout ),
	.datab(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datac(\datapath_c|execute_c|MipsAlu|LessThan0~62_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~2 .lut_mask = 16'h7F00;
defparam \datapath_c|execute_c|MipsAlu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~3 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~3_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~43_combout  & !\datapath_c|execute_c|MipsAlu|Add0~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~43_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Add0~47_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~3 .lut_mask = 16'h000F;
defparam \datapath_c|execute_c|MipsAlu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~4 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~4_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~51_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~55_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~59_combout  & !\datapath_c|execute_c|MipsAlu|Add0~63_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~51_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~55_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~59_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Add0~63_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~4 .lut_mask = 16'h0001;
defparam \datapath_c|execute_c|MipsAlu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~5 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~5_combout  = (\datapath_c|execute_c|MipsAlu|Equal0~3_combout  & (\datapath_c|execute_c|MipsAlu|Equal0~4_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~35_combout  & !\datapath_c|execute_c|MipsAlu|Add0~39_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Equal0~3_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Equal0~4_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~35_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Add0~39_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~5 .lut_mask = 16'h0008;
defparam \datapath_c|execute_c|MipsAlu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~6 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~6_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~67_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~71_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~75_combout  & !\datapath_c|execute_c|MipsAlu|Add0~79_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~67_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~71_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~75_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Add0~79_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~6 .lut_mask = 16'h0001;
defparam \datapath_c|execute_c|MipsAlu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~7 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~7_combout  = (\datapath_c|execute_c|MipsAlu|Equal0~6_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~83_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~87_combout  & !\datapath_c|execute_c|MipsAlu|Add0~91_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Equal0~6_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~83_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~87_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Add0~91_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~7 .lut_mask = 16'h0002;
defparam \datapath_c|execute_c|MipsAlu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~8 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~8_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~99_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~103_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~95_combout  & \datapath_c|execute_c|MipsAlu|Equal0~7_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~99_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~103_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~95_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~8 .lut_mask = 16'h0100;
defparam \datapath_c|execute_c|MipsAlu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~9 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~9_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~115_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~107_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~111_combout  & \datapath_c|execute_c|MipsAlu|Equal0~8_combout 
// )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~115_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~107_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~111_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~9 .lut_mask = 16'h0100;
defparam \datapath_c|execute_c|MipsAlu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~10 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~10_combout  = (!\datapath_c|execute_c|MipsAlu|Add0~119_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~123_combout  & (!\datapath_c|execute_c|MipsAlu|Add0~127_combout  & \datapath_c|execute_c|MipsAlu|Equal0~9_combout 
// )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~119_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~123_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Add0~127_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Equal0~9_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~10 .lut_mask = 16'h0100;
defparam \datapath_c|execute_c|MipsAlu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Equal0~11 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Equal0~11_combout  = (\datapath_c|execute_c|MipsAlu|Equal0~2_combout  & (\datapath_c|execute_c|MipsAlu|Equal0~5_combout  & (\datapath_c|execute_c|MipsAlu|Equal0~10_combout  & !\datapath_c|execute_c|MipsAlu|Add0~131_combout 
// )))

	.dataa(\datapath_c|execute_c|MipsAlu|Equal0~2_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Equal0~5_combout ),
	.datac(\datapath_c|execute_c|MipsAlu|Equal0~10_combout ),
	.datad(\datapath_c|execute_c|MipsAlu|Add0~131_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Equal0~11 .lut_mask = 16'h0080;
defparam \datapath_c|execute_c|MipsAlu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|Zero_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Equal0~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|Zero_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|Zero_FF|q .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|Zero_FF|q .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|Branch_FF|q (
	.clk(\clk~input_o ),
	.d(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|Branch_FF|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|Branch_FF|q .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|Branch_FF|q .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|JumpMux|y[3]~1 (
// Equation(s):
// \datapath_c|fetch_c|JumpMux|y[3]~1_combout  = (\datapath_c|execute_memory_c|Zero_FF|q~q  & ((\datapath_c|execute_memory_c|Branch_FF|q~q  & (\datapath_c|execute_memory_c|PCBranch_FF|q [3])) # (!\datapath_c|execute_memory_c|Branch_FF|q~q  & 
// ((\datapath_c|fetch_c|PCAdder|y[3]~2_combout ))))) # (!\datapath_c|execute_memory_c|Zero_FF|q~q  & (((\datapath_c|fetch_c|PCAdder|y[3]~2_combout ))))

	.dataa(\datapath_c|execute_memory_c|PCBranch_FF|q [3]),
	.datab(\datapath_c|fetch_c|PCAdder|y[3]~2_combout ),
	.datac(\datapath_c|execute_memory_c|Zero_FF|q~q ),
	.datad(\datapath_c|execute_memory_c|Branch_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|JumpMux|y[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|JumpMux|y[3]~1 .lut_mask = 16'hACCC;
defparam \datapath_c|fetch_c|JumpMux|y[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_c|PCFF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|JumpMux|y[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_c|PCFF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCFF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|fetch_c|PCFF|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~22 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~22_combout  = (\datapath_c|fetch_c|PCFF|q [4] & (!\datapath_c|fetch_c|PCFF|q [5] & ((\datapath_c|fetch_c|PCFF|q [3]) # (!\datapath_c|fetch_c|PCFF|q [2]))))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [5]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~22 .lut_mask = 16'h00D0;
defparam \datapath_c|fetch_c|IMemory|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~23 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~23_combout  = (\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|IMemory|rom~22_combout  & !\datapath_c|fetch_c|PCFF|q [7]))

	.dataa(\datapath_c|fetch_c|PCFF|q [6]),
	.datab(\datapath_c|fetch_c|IMemory|rom~22_combout ),
	.datac(gnd),
	.datad(\datapath_c|fetch_c|PCFF|q [7]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~23 .lut_mask = 16'h0088;
defparam \datapath_c|fetch_c|IMemory|rom~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[2] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Signlmm_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Signlmm_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|PCAdder|y[4]~4 (
// Equation(s):
// \datapath_c|fetch_c|PCAdder|y[4]~4_combout  = (\datapath_c|fetch_c|PCFF|q [4] & (\datapath_c|fetch_c|PCAdder|y[3]~3  $ (GND))) # (!\datapath_c|fetch_c|PCFF|q [4] & (!\datapath_c|fetch_c|PCAdder|y[3]~3  & VCC))
// \datapath_c|fetch_c|PCAdder|y[4]~5  = CARRY((\datapath_c|fetch_c|PCFF|q [4] & !\datapath_c|fetch_c|PCAdder|y[3]~3 ))

	.dataa(\datapath_c|fetch_c|PCFF|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|fetch_c|PCAdder|y[3]~3 ),
	.combout(\datapath_c|fetch_c|PCAdder|y[4]~4_combout ),
	.cout(\datapath_c|fetch_c|PCAdder|y[4]~5 ));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCAdder|y[4]~4 .lut_mask = 16'hA50A;
defparam \datapath_c|fetch_c|PCAdder|y[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|PCPlus_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|PCAdder|y[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|PCPlus_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[4] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|PCPlus_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|PCPlus_FF|q [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|PCPlus_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_memory_c|PCBranch_FF|q[4]~10 (
// Equation(s):
// \datapath_c|execute_memory_c|PCBranch_FF|q[4]~10_combout  = ((\datapath_c|decode_execute_C|Signlmm_FF|q [2] $ (\datapath_c|decode_execute_C|PCPlus_FF|q [4] $ (!\datapath_c|execute_memory_c|PCBranch_FF|q[3]~9 )))) # (GND)
// \datapath_c|execute_memory_c|PCBranch_FF|q[4]~11  = CARRY((\datapath_c|decode_execute_C|Signlmm_FF|q [2] & ((\datapath_c|decode_execute_C|PCPlus_FF|q [4]) # (!\datapath_c|execute_memory_c|PCBranch_FF|q[3]~9 ))) # 
// (!\datapath_c|decode_execute_C|Signlmm_FF|q [2] & (\datapath_c|decode_execute_C|PCPlus_FF|q [4] & !\datapath_c|execute_memory_c|PCBranch_FF|q[3]~9 )))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|PCPlus_FF|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_memory_c|PCBranch_FF|q[3]~9 ),
	.combout(\datapath_c|execute_memory_c|PCBranch_FF|q[4]~10_combout ),
	.cout(\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 ));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[4]~10 .lut_mask = 16'h698E;
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|PCBranch_FF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|PCBranch_FF|q[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|PCBranch_FF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|JumpMux|y[4]~4 (
// Equation(s):
// \datapath_c|fetch_c|JumpMux|y[4]~4_combout  = (\datapath_c|execute_memory_c|Zero_FF|q~q  & ((\datapath_c|execute_memory_c|Branch_FF|q~q  & (\datapath_c|execute_memory_c|PCBranch_FF|q [4])) # (!\datapath_c|execute_memory_c|Branch_FF|q~q  & 
// ((\datapath_c|fetch_c|PCAdder|y[4]~4_combout ))))) # (!\datapath_c|execute_memory_c|Zero_FF|q~q  & (((\datapath_c|fetch_c|PCAdder|y[4]~4_combout ))))

	.dataa(\datapath_c|execute_memory_c|PCBranch_FF|q [4]),
	.datab(\datapath_c|fetch_c|PCAdder|y[4]~4_combout ),
	.datac(\datapath_c|execute_memory_c|Zero_FF|q~q ),
	.datad(\datapath_c|execute_memory_c|Branch_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|JumpMux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|JumpMux|y[4]~4 .lut_mask = 16'hACCC;
defparam \datapath_c|fetch_c|JumpMux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_c|PCFF|q[4] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|JumpMux|y[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_c|PCFF|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCFF|q[4] .is_wysiwyg = "true";
defparam \datapath_c|fetch_c|PCFF|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|PCAdder|y[5]~6 (
// Equation(s):
// \datapath_c|fetch_c|PCAdder|y[5]~6_combout  = (\datapath_c|fetch_c|PCFF|q [5] & (!\datapath_c|fetch_c|PCAdder|y[4]~5 )) # (!\datapath_c|fetch_c|PCFF|q [5] & ((\datapath_c|fetch_c|PCAdder|y[4]~5 ) # (GND)))
// \datapath_c|fetch_c|PCAdder|y[5]~7  = CARRY((!\datapath_c|fetch_c|PCAdder|y[4]~5 ) # (!\datapath_c|fetch_c|PCFF|q [5]))

	.dataa(\datapath_c|fetch_c|PCFF|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|fetch_c|PCAdder|y[4]~5 ),
	.combout(\datapath_c|fetch_c|PCAdder|y[5]~6_combout ),
	.cout(\datapath_c|fetch_c|PCAdder|y[5]~7 ));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCAdder|y[5]~6 .lut_mask = 16'h5A5F;
defparam \datapath_c|fetch_c|PCAdder|y[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|PCPlus_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|PCAdder|y[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|PCPlus_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[5] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|PCPlus_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|PCPlus_FF|q [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|PCPlus_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_memory_c|PCBranch_FF|q[5]~12 (
// Equation(s):
// \datapath_c|execute_memory_c|PCBranch_FF|q[5]~12_combout  = (\datapath_c|decode_execute_C|Signlmm_FF|q [3] & ((\datapath_c|decode_execute_C|PCPlus_FF|q [5] & (\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11  & VCC)) # 
// (!\datapath_c|decode_execute_C|PCPlus_FF|q [5] & (!\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 )))) # (!\datapath_c|decode_execute_C|Signlmm_FF|q [3] & ((\datapath_c|decode_execute_C|PCPlus_FF|q [5] & 
// (!\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 )) # (!\datapath_c|decode_execute_C|PCPlus_FF|q [5] & ((\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 ) # (GND)))))
// \datapath_c|execute_memory_c|PCBranch_FF|q[5]~13  = CARRY((\datapath_c|decode_execute_C|Signlmm_FF|q [3] & (!\datapath_c|decode_execute_C|PCPlus_FF|q [5] & !\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 )) # (!\datapath_c|decode_execute_C|Signlmm_FF|q 
// [3] & ((!\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 ) # (!\datapath_c|decode_execute_C|PCPlus_FF|q [5]))))

	.dataa(\datapath_c|decode_execute_C|Signlmm_FF|q [3]),
	.datab(\datapath_c|decode_execute_C|PCPlus_FF|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_memory_c|PCBranch_FF|q[4]~11 ),
	.combout(\datapath_c|execute_memory_c|PCBranch_FF|q[5]~12_combout ),
	.cout(\datapath_c|execute_memory_c|PCBranch_FF|q[5]~13 ));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[5]~12 .lut_mask = 16'h9617;
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_memory_c|PCBranch_FF|q[6]~14 (
// Equation(s):
// \datapath_c|execute_memory_c|PCBranch_FF|q[6]~14_combout  = ((\datapath_c|decode_execute_C|Branch_FF|q~q  $ (\datapath_c|decode_execute_C|PCPlus_FF|q [6] $ (!\datapath_c|execute_memory_c|PCBranch_FF|q[5]~13 )))) # (GND)
// \datapath_c|execute_memory_c|PCBranch_FF|q[6]~15  = CARRY((\datapath_c|decode_execute_C|Branch_FF|q~q  & ((\datapath_c|decode_execute_C|PCPlus_FF|q [6]) # (!\datapath_c|execute_memory_c|PCBranch_FF|q[5]~13 ))) # 
// (!\datapath_c|decode_execute_C|Branch_FF|q~q  & (\datapath_c|decode_execute_C|PCPlus_FF|q [6] & !\datapath_c|execute_memory_c|PCBranch_FF|q[5]~13 )))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|PCPlus_FF|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\datapath_c|execute_memory_c|PCBranch_FF|q[5]~13 ),
	.combout(\datapath_c|execute_memory_c|PCBranch_FF|q[6]~14_combout ),
	.cout(\datapath_c|execute_memory_c|PCBranch_FF|q[6]~15 ));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[6]~14 .lut_mask = 16'h698E;
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_memory_c|PCBranch_FF|q[7]~16 (
// Equation(s):
// \datapath_c|execute_memory_c|PCBranch_FF|q[7]~16_combout  = \datapath_c|decode_execute_C|Branch_FF|q~q  $ (\datapath_c|decode_execute_C|PCPlus_FF|q [7] $ (\datapath_c|execute_memory_c|PCBranch_FF|q[6]~15 ))

	.dataa(\datapath_c|decode_execute_C|Branch_FF|q~q ),
	.datab(\datapath_c|decode_execute_C|PCPlus_FF|q [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\datapath_c|execute_memory_c|PCBranch_FF|q[6]~15 ),
	.combout(\datapath_c|execute_memory_c|PCBranch_FF|q[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[7]~16 .lut_mask = 16'h9696;
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|PCBranch_FF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|PCBranch_FF|q[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|PCBranch_FF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|JumpMux|y[7]~2 (
// Equation(s):
// \datapath_c|fetch_c|JumpMux|y[7]~2_combout  = (\datapath_c|execute_memory_c|Zero_FF|q~q  & ((\datapath_c|execute_memory_c|Branch_FF|q~q  & (\datapath_c|execute_memory_c|PCBranch_FF|q [7])) # (!\datapath_c|execute_memory_c|Branch_FF|q~q  & 
// ((\datapath_c|fetch_c|PCAdder|y[7]~10_combout ))))) # (!\datapath_c|execute_memory_c|Zero_FF|q~q  & (((\datapath_c|fetch_c|PCAdder|y[7]~10_combout ))))

	.dataa(\datapath_c|execute_memory_c|PCBranch_FF|q [7]),
	.datab(\datapath_c|fetch_c|PCAdder|y[7]~10_combout ),
	.datac(\datapath_c|execute_memory_c|Zero_FF|q~q ),
	.datad(\datapath_c|execute_memory_c|Branch_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|JumpMux|y[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|JumpMux|y[7]~2 .lut_mask = 16'hACCC;
defparam \datapath_c|fetch_c|JumpMux|y[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_c|PCFF|q[7] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|JumpMux|y[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_c|PCFF|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCFF|q[7] .is_wysiwyg = "true";
defparam \datapath_c|fetch_c|PCFF|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~14 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~14_combout  = (\datapath_c|fetch_c|PCFF|q [2] & (((!\datapath_c|fetch_c|PCFF|q [6]) # (!\datapath_c|fetch_c|PCFF|q [4])) # (!\datapath_c|fetch_c|PCFF|q [3]))) # (!\datapath_c|fetch_c|PCFF|q [2] & 
// ((\datapath_c|fetch_c|PCFF|q [3]) # ((\datapath_c|fetch_c|PCFF|q [4]) # (\datapath_c|fetch_c|PCFF|q [6]))))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [6]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~14 .lut_mask = 16'h7FFE;
defparam \datapath_c|fetch_c|IMemory|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~15 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~15_combout  = (!\datapath_c|fetch_c|PCFF|q [7] & (!\datapath_c|fetch_c|PCFF|q [5] & !\datapath_c|fetch_c|IMemory|rom~14_combout ))

	.dataa(\datapath_c|fetch_c|PCFF|q [7]),
	.datab(\datapath_c|fetch_c|PCFF|q [5]),
	.datac(\datapath_c|fetch_c|IMemory|rom~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~15 .lut_mask = 16'h0101;
defparam \datapath_c|fetch_c|IMemory|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[0] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Signlmm_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Signlmm_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[0] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|PCBranch_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|PCBranch_FF|q[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|PCBranch_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|JumpMux|y[2]~5 (
// Equation(s):
// \datapath_c|fetch_c|JumpMux|y[2]~5_combout  = (\datapath_c|execute_memory_c|Zero_FF|q~q  & ((\datapath_c|execute_memory_c|Branch_FF|q~q  & (\datapath_c|execute_memory_c|PCBranch_FF|q [2])) # (!\datapath_c|execute_memory_c|Branch_FF|q~q  & 
// ((\datapath_c|fetch_c|PCAdder|y[2]~0_combout ))))) # (!\datapath_c|execute_memory_c|Zero_FF|q~q  & (((\datapath_c|fetch_c|PCAdder|y[2]~0_combout ))))

	.dataa(\datapath_c|execute_memory_c|PCBranch_FF|q [2]),
	.datab(\datapath_c|fetch_c|PCAdder|y[2]~0_combout ),
	.datac(\datapath_c|execute_memory_c|Zero_FF|q~q ),
	.datad(\datapath_c|execute_memory_c|Branch_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|JumpMux|y[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|JumpMux|y[2]~5 .lut_mask = 16'hACCC;
defparam \datapath_c|fetch_c|JumpMux|y[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_c|PCFF|q[2] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|JumpMux|y[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_c|PCFF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCFF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|fetch_c|PCFF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~20 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~20_combout  = (\datapath_c|fetch_c|PCFF|q [4] & (!\datapath_c|fetch_c|PCFF|q [5] & ((\datapath_c|fetch_c|PCFF|q [2]) # (\datapath_c|fetch_c|PCFF|q [3]))))

	.dataa(\datapath_c|fetch_c|PCFF|q [2]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [4]),
	.datad(\datapath_c|fetch_c|PCFF|q [5]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~20 .lut_mask = 16'h00E0;
defparam \datapath_c|fetch_c|IMemory|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~21 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~21_combout  = (\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|IMemory|rom~20_combout  & !\datapath_c|fetch_c|PCFF|q [7]))

	.dataa(\datapath_c|fetch_c|PCFF|q [6]),
	.datab(\datapath_c|fetch_c|IMemory|rom~20_combout ),
	.datac(gnd),
	.datad(\datapath_c|fetch_c|PCFF|q [7]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~21 .lut_mask = 16'h0088;
defparam \datapath_c|fetch_c|IMemory|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|Signlmm_FF|q[3] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|Instr_FF|q [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|Signlmm_FF|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[3] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|Signlmm_FF|q[3] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|PCBranch_FF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|PCBranch_FF|q[5]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|PCBranch_FF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|JumpMux|y[5]~3 (
// Equation(s):
// \datapath_c|fetch_c|JumpMux|y[5]~3_combout  = (\datapath_c|execute_memory_c|Zero_FF|q~q  & ((\datapath_c|execute_memory_c|Branch_FF|q~q  & (\datapath_c|execute_memory_c|PCBranch_FF|q [5])) # (!\datapath_c|execute_memory_c|Branch_FF|q~q  & 
// ((\datapath_c|fetch_c|PCAdder|y[5]~6_combout ))))) # (!\datapath_c|execute_memory_c|Zero_FF|q~q  & (((\datapath_c|fetch_c|PCAdder|y[5]~6_combout ))))

	.dataa(\datapath_c|execute_memory_c|PCBranch_FF|q [5]),
	.datab(\datapath_c|fetch_c|PCAdder|y[5]~6_combout ),
	.datac(\datapath_c|execute_memory_c|Zero_FF|q~q ),
	.datad(\datapath_c|execute_memory_c|Branch_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|JumpMux|y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|JumpMux|y[5]~3 .lut_mask = 16'hACCC;
defparam \datapath_c|fetch_c|JumpMux|y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_c|PCFF|q[5] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|JumpMux|y[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_c|PCFF|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCFF|q[5] .is_wysiwyg = "true";
defparam \datapath_c|fetch_c|PCFF|q[5] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|PCPlus_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|PCAdder|y[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|PCPlus_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|PCPlus_FF|q[6] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|PCPlus_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_decode_c|PCPlus_FF|q [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|PCPlus_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|PCPlus_FF|q[6] .power_up = "low";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|PCBranch_FF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_memory_c|PCBranch_FF|q[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|PCBranch_FF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|PCBranch_FF|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|JumpMux|y[6]~0 (
// Equation(s):
// \datapath_c|fetch_c|JumpMux|y[6]~0_combout  = (\datapath_c|execute_memory_c|Zero_FF|q~q  & ((\datapath_c|execute_memory_c|Branch_FF|q~q  & (\datapath_c|execute_memory_c|PCBranch_FF|q [6])) # (!\datapath_c|execute_memory_c|Branch_FF|q~q  & 
// ((\datapath_c|fetch_c|PCAdder|y[6]~8_combout ))))) # (!\datapath_c|execute_memory_c|Zero_FF|q~q  & (((\datapath_c|fetch_c|PCAdder|y[6]~8_combout ))))

	.dataa(\datapath_c|execute_memory_c|PCBranch_FF|q [6]),
	.datab(\datapath_c|fetch_c|PCAdder|y[6]~8_combout ),
	.datac(\datapath_c|execute_memory_c|Zero_FF|q~q ),
	.datad(\datapath_c|execute_memory_c|Branch_FF|q~q ),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|JumpMux|y[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|JumpMux|y[6]~0 .lut_mask = 16'hACCC;
defparam \datapath_c|fetch_c|JumpMux|y[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_c|PCFF|q[6] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|JumpMux|y[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_c|PCFF|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_c|PCFF|q[6] .is_wysiwyg = "true";
defparam \datapath_c|fetch_c|PCFF|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~0 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~0_combout  = (\datapath_c|fetch_c|PCFF|q [6] & (\datapath_c|fetch_c|PCFF|q [3] & (!\datapath_c|fetch_c|PCFF|q [7] & !\datapath_c|fetch_c|PCFF|q [5])))

	.dataa(\datapath_c|fetch_c|PCFF|q [6]),
	.datab(\datapath_c|fetch_c|PCFF|q [3]),
	.datac(\datapath_c|fetch_c|PCFF|q [7]),
	.datad(\datapath_c|fetch_c|PCFF|q [5]),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~0 .lut_mask = 16'h0008;
defparam \datapath_c|fetch_c|IMemory|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|fetch_c|IMemory|rom~1 (
// Equation(s):
// \datapath_c|fetch_c|IMemory|rom~1_combout  = (\datapath_c|fetch_c|IMemory|rom~0_combout  & (\datapath_c|fetch_c|PCFF|q [4] & \datapath_c|fetch_c|PCFF|q [2]))

	.dataa(\datapath_c|fetch_c|IMemory|rom~0_combout ),
	.datab(\datapath_c|fetch_c|PCFF|q [4]),
	.datac(\datapath_c|fetch_c|PCFF|q [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\datapath_c|fetch_c|IMemory|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|fetch_c|IMemory|rom~1 .lut_mask = 16'h8080;
defparam \datapath_c|fetch_c|IMemory|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|fetch_decode_c|Instr_FF|q[28] (
	.clk(\clk~input_o ),
	.d(\datapath_c|fetch_c|IMemory|rom~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|fetch_decode_c|Instr_FF|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|fetch_decode_c|Instr_FF|q[28] .is_wysiwyg = "true";
defparam \datapath_c|fetch_decode_c|Instr_FF|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \controller_c|aludec_c|alucontrol[2]~0 (
// Equation(s):
// \controller_c|aludec_c|alucontrol[2]~0_combout  = (\datapath_c|fetch_decode_c|Instr_FF|q [28]) # ((\datapath_c|fetch_decode_c|Instr_FF|q [1] & (!\datapath_c|fetch_decode_c|Instr_FF|q [29] & !\datapath_c|fetch_decode_c|Instr_FF|q [27])))

	.dataa(\datapath_c|fetch_decode_c|Instr_FF|q [28]),
	.datab(\datapath_c|fetch_decode_c|Instr_FF|q [1]),
	.datac(\datapath_c|fetch_decode_c|Instr_FF|q [29]),
	.datad(\datapath_c|fetch_decode_c|Instr_FF|q [27]),
	.cin(gnd),
	.combout(\controller_c|aludec_c|alucontrol[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller_c|aludec_c|alucontrol[2]~0 .lut_mask = 16'hAAAE;
defparam \controller_c|aludec_c|alucontrol[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|decode_execute_C|AluControl_FF|q[2] (
	.clk(\clk~input_o ),
	.d(\controller_c|aludec_c|alucontrol[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|decode_execute_C|AluControl_FF|q[2] .is_wysiwyg = "true";
defparam \datapath_c|decode_execute_C|AluControl_FF|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Mux31~0 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Mux31~0_combout  = (\datapath_c|decode_execute_C|RD1_FF|q [0] & ((\datapath_c|decode_execute_C|AluControl_FF|q [0]) # (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[0]~0_combout )))) # 
// (!\datapath_c|decode_execute_C|RD1_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & (\datapath_c|decode_execute_C|AluControl_FF|q [2] $ (\datapath_c|execute_c|AluMux|y[0]~0_combout ))))

	.dataa(\datapath_c|decode_execute_C|AluControl_FF|q [2]),
	.datab(\datapath_c|decode_execute_C|RD1_FF|q [0]),
	.datac(\datapath_c|execute_c|AluMux|y[0]~0_combout ),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Mux31~0 .lut_mask = 16'hDE48;
defparam \datapath_c|execute_c|MipsAlu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~5 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~5_combout  = (\datapath_c|decode_execute_C|AluControl_FF|q [1] & (((\datapath_c|execute_c|MipsAlu|Add0~3_combout  & !\datapath_c|decode_execute_C|AluControl_FF|q [0])))) # (!\datapath_c|decode_execute_C|AluControl_FF|q 
// [1] & (\datapath_c|execute_c|MipsAlu|Mux31~0_combout ))

	.dataa(\datapath_c|execute_c|MipsAlu|Mux31~0_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~3_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [1]),
	.datad(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~5 .lut_mask = 16'h0ACA;
defparam \datapath_c|execute_c|MipsAlu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \datapath_c|execute_c|MipsAlu|Add0~7 (
// Equation(s):
// \datapath_c|execute_c|MipsAlu|Add0~7_combout  = (\datapath_c|execute_c|MipsAlu|Add0~5_combout ) # ((\datapath_c|execute_c|MipsAlu|Add0~6_combout  & (\datapath_c|decode_execute_C|AluControl_FF|q [0] & \datapath_c|execute_c|MipsAlu|LessThan0~62_combout )))

	.dataa(\datapath_c|execute_c|MipsAlu|Add0~5_combout ),
	.datab(\datapath_c|execute_c|MipsAlu|Add0~6_combout ),
	.datac(\datapath_c|decode_execute_C|AluControl_FF|q [0]),
	.datad(\datapath_c|execute_c|MipsAlu|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\datapath_c|execute_c|MipsAlu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath_c|execute_c|MipsAlu|Add0~7 .lut_mask = 16'hEAAA;
defparam \datapath_c|execute_c|MipsAlu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \datapath_c|execute_memory_c|AluOut_FF|q[0] (
	.clk(\clk~input_o ),
	.d(\datapath_c|execute_c|MipsAlu|Add0~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_c|execute_memory_c|AluOut_FF|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_c|execute_memory_c|AluOut_FF|q[0] .is_wysiwyg = "true";
defparam \datapath_c|execute_memory_c|AluOut_FF|q[0] .power_up = "low";
// synopsys translate_on

endmodule
