Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ivan/Documents/FPGA/Lffsrttest/tb_isim_beh.exe -prj C:/Users/Ivan/Documents/FPGA/Lffsrttest/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Lffsrttest/eLCeLL.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Lffsrttest/LFSR.vhd" into library work
Parsing VHDL file "C:/Users/Ivan/Documents/FPGA/Lffsrttest/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arch of entity eLCeLL [\eLCeLL('0')\]
Compiling architecture arch of entity eLCeLL [\eLCeLL('1')\]
Compiling architecture arch of entity LFSR [\LFSR(('0','0','1','1','0','0'))...]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/Ivan/Documents/FPGA/Lffsrttest/tb_isim_beh.exe
Fuse Memory Usage: 30372 KB
Fuse CPU Usage: 468 ms
