// Seed: 1497142916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8(
      .id_0({1'd0, id_2}),
      .id_1(id_5),
      .id_2(1'h0),
      .id_3(1),
      .id_4(id_7 - 1),
      .id_5(id_5),
      .id_6((id_5)),
      .id_7(id_3),
      .id_8(),
      .id_9(id_7 & id_6),
      .id_10(1),
      .id_11(1),
      .id_12(1),
      .id_13((id_5 == id_4))
  );
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_6;
  module_0(
      id_5, id_10, id_8, id_5, id_6, id_5, id_5
  );
endmodule
