#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Oct 25 19:22:04 2023
# Process ID: 488160
# Current directory: /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1
# Command line: vivado -log uart_alu_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_alu_top.tcl -notrace
# Log file: /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top.vdi
# Journal file: /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/vivado.jou
# Running On: BrunoLaptop, OS: Linux, CPU Frequency: 3725.491 MHz, CPU Physical cores: 2, Host memory: 16635 MB
#-----------------------------------------------------------
source uart_alu_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.570 ; gain = 0.023 ; free physical = 1376 ; free virtual = 10916
Command: link_design -top uart_alu_top -part xc7a35tcpg236-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.516 ; gain = 0.000 ; free physical = 1067 ; free virtual = 10603
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/UART_Test/constraints/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/UART_Test/constraints/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.996 ; gain = 0.000 ; free physical = 965 ; free virtual = 10505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1796.793 ; gain = 55.797 ; free physical = 951 ; free virtual = 10489

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d0d193fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.652 ; gain = 496.859 ; free physical = 553 ; free virtual = 10083

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f1f6dc13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2577.543 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f1f6dc13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2577.543 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12389e3dd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2577.543 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12389e3dd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2609.559 ; gain = 32.016 ; free physical = 269 ; free virtual = 9799
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 91a0364c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2609.559 ; gain = 32.016 ; free physical = 269 ; free virtual = 9799
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 91a0364c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2609.559 ; gain = 32.016 ; free physical = 269 ; free virtual = 9799
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2609.559 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799
Ending Logic Optimization Task | Checksum: 91a0364c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2609.559 ; gain = 32.016 ; free physical = 269 ; free virtual = 9799

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 91a0364c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.559 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 91a0364c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.559 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.559 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799
Ending Netlist Obfuscation Task | Checksum: 91a0364c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.559 ; gain = 0.000 ; free physical = 269 ; free virtual = 9799
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2609.559 ; gain = 868.562 ; free physical = 269 ; free virtual = 9799
INFO: [runtcl-4] Executing : report_drc -file uart_alu_top_drc_opted.rpt -pb uart_alu_top_drc_opted.pb -rpx uart_alu_top_drc_opted.rpx
Command: report_drc -file uart_alu_top_drc_opted.rpt -pb uart_alu_top_drc_opted.pb -rpx uart_alu_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bruno/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 258 ; free virtual = 9789
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 253 ; free virtual = 9784
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2058f105

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 253 ; free virtual = 9784
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 253 ; free virtual = 9784

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b6a18491

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 240 ; free virtual = 9770

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a44ecd69

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 239 ; free virtual = 9770

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a44ecd69

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 239 ; free virtual = 9770
Phase 1 Placer Initialization | Checksum: 1a44ecd69

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 239 ; free virtual = 9770

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e0f4513d

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 239 ; free virtual = 9769

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 116f361e0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 239 ; free virtual = 9769

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 116f361e0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 239 ; free virtual = 9769

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: c593749a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9764

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 2, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 2 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              0  |                     2  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f25a0e99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765
Phase 2.4 Global Placement Core | Checksum: 237a799a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765
Phase 2 Global Placement | Checksum: 237a799a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18614d4a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ffecfb5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 229deb117

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2821f54ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9765

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26a5e598b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 227 ; free virtual = 9763

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2434fbb53

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 225 ; free virtual = 9761

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1da5f9901

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 225 ; free virtual = 9761

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1da5f9901

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 225 ; free virtual = 9761

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 23adf847d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 221 ; free virtual = 9758
Phase 3 Detail Placement | Checksum: 23adf847d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 221 ; free virtual = 9758

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22833f0bf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.952 | TNS=-158.987 |
Phase 1 Physical Synthesis Initialization | Checksum: 252a0d3b6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 221 ; free virtual = 9758
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 252a0d3b6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 221 ; free virtual = 9758
Phase 4.1.1.1 BUFG Insertion | Checksum: 22833f0bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 221 ; free virtual = 9758

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.694. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b83f6370

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758
Phase 4.1 Post Commit Optimization | Checksum: 1b83f6370

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b83f6370

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b83f6370

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758
Phase 4.3 Placer Reporting | Checksum: 1b83f6370

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c5e7779

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758
Ending Placer Task | Checksum: 175594913

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 222 ; free virtual = 9758
INFO: [runtcl-4] Executing : report_io -file uart_alu_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 218 ; free virtual = 9754
INFO: [runtcl-4] Executing : report_utilization -file uart_alu_top_utilization_placed.rpt -pb uart_alu_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_alu_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 215 ; free virtual = 9748
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 215 ; free virtual = 9748
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 195 ; free virtual = 9728
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.08s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 195 ; free virtual = 9728

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-158.742 |
Phase 1 Physical Synthesis Initialization | Checksum: 191de1b44

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 195 ; free virtual = 9728
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-158.742 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 191de1b44

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 195 ; free virtual = 9728

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-158.742 |
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[5].  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo_reg[5]
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.812 | TNS=-158.369 |
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica_1.  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.702 | TNS=-158.355 |
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[5]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/inst_reg_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/to_tx_fifo[5]_i_3_n_0.  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo[5]_i_3
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/to_tx_fifo[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.694 | TNS=-158.022 |
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica_1.  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[2]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.678 | TNS=-158.072 |
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[2].  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo_reg[2]
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.671 | TNS=-158.161 |
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica_1.  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[6]_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.662 | TNS=-157.958 |
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/op_b[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/data5[2].  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo[2]_i_4
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/data5[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.661 | TNS=-157.874 |
INFO: [Physopt 32-663] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[0].  Re-placed instance uart_alu_interface_unit_comm/to_tx_fifo_reg[0]
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.642 | TNS=-157.938 |
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net uart_alu_interface_unit_comm/data5[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.639 | TNS=-157.818 |
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/op_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_unit/inst_reg_reg[14][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_unit/_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/alu_unit/alu_Result[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/op_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_unit/inst_reg_reg[14][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/alu_unit/alu_Result[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.639 | TNS=-157.818 |
Phase 3 Critical Path Optimization | Checksum: 191de1b44

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 192 ; free virtual = 9730

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.639 | TNS=-157.818 |
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/op_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_unit/inst_reg_reg[14][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_unit/_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/alu_unit/alu_Result[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo_reg[7]_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/op_b[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/to_tx_fifo[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_unit/inst_reg_reg[14][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uart_alu_interface_unit_comm/alu_unit/alu_Result[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.639 | TNS=-157.818 |
Phase 4 Critical Path Optimization | Checksum: 191de1b44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 192 ; free virtual = 9729
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 192 ; free virtual = 9729
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.639 | TNS=-157.818 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.174  |          0.924  |            0  |              0  |                     9  |           0  |           2  |  00:00:02  |
|  Total          |          0.174  |          0.924  |            0  |              0  |                     9  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 192 ; free virtual = 9729
Ending Physical Synthesis Task | Checksum: 147101900

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 192 ; free virtual = 9729
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.586 ; gain = 0.000 ; free physical = 187 ; free virtual = 9725
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 61e17f40 ConstDB: 0 ShapeSum: 73e75479 RouteDB: 0
Post Restoration Checksum: NetGraph: 45537b19 | NumContArr: 22845823 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 80e228e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.109 ; gain = 65.980 ; free physical = 178 ; free virtual = 9626

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 80e228e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.109 ; gain = 65.980 ; free physical = 178 ; free virtual = 9626

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 80e228e9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.109 ; gain = 65.980 ; free physical = 178 ; free virtual = 9626
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20bb9363c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2742.109 ; gain = 72.980 ; free physical = 170 ; free virtual = 9618
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.631 | TNS=-155.448| WHS=-0.249 | THS=-18.893|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 209
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 209
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18f003b5c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 166 ; free virtual = 9614

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18f003b5c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 166 ; free virtual = 9614
Phase 3 Initial Routing | Checksum: 15f636a83

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 163 ; free virtual = 9608
INFO: [Route 35-580] Design has 134 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==========================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                      |
+====================+===================+==========================================================+
| sys_clk_pin        | sys_clk_pin       | uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[0]/D |
| sys_clk_pin        | sys_clk_pin       | uart_unit/uart_rx_unit/n_reg_reg[2]/D                    |
| sys_clk_pin        | sys_clk_pin       | uart_unit/uart_rx_unit/n_reg_reg[0]/D                    |
| sys_clk_pin        | sys_clk_pin       | uart_unit/fifo_tx_unit/full_reg_reg/D                    |
| sys_clk_pin        | sys_clk_pin       | uart_unit/uart_rx_unit/FSM_sequential_state_reg_reg[1]/D |
+--------------------+-------------------+----------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.872 | TNS=-206.739| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d86dbc77

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 164 ; free virtual = 9588

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.149 | TNS=-209.948| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 128ad0d9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 155 ; free virtual = 9579
Phase 4 Rip-up And Reroute | Checksum: 128ad0d9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 155 ; free virtual = 9579

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dc312b86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 155 ; free virtual = 9579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.796 | TNS=-190.667| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c79f1b3d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c79f1b3d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578
Phase 5 Delay and Skew Optimization | Checksum: c79f1b3d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b19f2cb5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.785 | TNS=-185.065| WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b19f2cb5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578
Phase 6 Post Hold Fix | Checksum: b19f2cb5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0736666 %
  Global Horizontal Routing Utilization  = 0.0684539 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 20.7207%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 20.7207%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e724eced

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e724eced

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b8e947fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 154 ; free virtual = 9578

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.785 | TNS=-185.065| WHS=0.081  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b8e947fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 152 ; free virtual = 9578
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: a0a2ed9b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 152 ; free virtual = 9578

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.109 ; gain = 77.980 ; free physical = 152 ; free virtual = 9578

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2747.109 ; gain = 81.523 ; free physical = 152 ; free virtual = 9578
INFO: [runtcl-4] Executing : report_drc -file uart_alu_top_drc_routed.rpt -pb uart_alu_top_drc_routed.pb -rpx uart_alu_top_drc_routed.rpx
Command: report_drc -file uart_alu_top_drc_routed.rpt -pb uart_alu_top_drc_routed.pb -rpx uart_alu_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_alu_top_methodology_drc_routed.rpt -pb uart_alu_top_methodology_drc_routed.pb -rpx uart_alu_top_methodology_drc_routed.rpx
Command: report_methodology -file uart_alu_top_methodology_drc_routed.rpt -pb uart_alu_top_methodology_drc_routed.pb -rpx uart_alu_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_alu_top_power_routed.rpt -pb uart_alu_top_power_summary_routed.pb -rpx uart_alu_top_power_routed.rpx
Command: report_power -file uart_alu_top_power_routed.rpt -pb uart_alu_top_power_summary_routed.pb -rpx uart_alu_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
180 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_alu_top_route_status.rpt -pb uart_alu_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file uart_alu_top_timing_summary_routed.rpt -pb uart_alu_top_timing_summary_routed.pb -rpx uart_alu_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_alu_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_alu_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_alu_top_bus_skew_routed.rpt -pb uart_alu_top_bus_skew_routed.pb -rpx uart_alu_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2821.750 ; gain = 0.000 ; free physical = 165 ; free virtual = 9535
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/UART_Test/UART_Test.runs/impl_1/uart_alu_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 19:23:00 2023...
