{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739996333690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739996333690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 23:18:53 2025 " "Processing started: Wed Feb 19 23:18:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739996333690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996333690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996333690 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996333951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739996333995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739996333995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit_Mem " "Found entity 1: ForwardingUnit_Mem" {  } { { "ForwardingUnit_Mem.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ForwardingUnit_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPU " "Found entity 1: BPU" {  } { { "BPU.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/BPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnorgate.v 1 1 " "Found 1 design units, including 1 entities, in source file xnorgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 XnorGate " "Found entity 1: XnorGate" {  } { { "XnorGate.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/XnorGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/SignExtend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340368 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegFile.v(30) " "Verilog HDL information at RegFile.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "RegFile.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/RegFile.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739996340369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/RegFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5to1 " "Found entity 1: Mux5to1" {  } { { "Mux5to1.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Mux5to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Found entity 1: Mux3to1" {  } { { "Mux3to1.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_inst2pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_inst2pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_inst2Pipe " "Found entity 1: MEM_WB_inst2Pipe" {  } { { "MEM_WB_inst2Pipe.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/MEM_WB_inst2Pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_inst1pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_inst1pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_inst1Pipe " "Found entity 1: MEM_WB_inst1Pipe" {  } { { "MEM_WB_inst1Pipe.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/MEM_WB_inst1Pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id1_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id1_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID1_Pipe " "Found entity 1: IF_ID1_Pipe" {  } { { "IF_ID1_Pipe.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/IF_ID1_Pipe.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_inst2pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_inst2pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_inst2Pipe " "Found entity 1: ID_EX_inst2Pipe" {  } { { "ID_EX_inst2Pipe.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ID_EX_inst2Pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_inst1pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_inst1pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_inst1Pipe " "Found entity 1: ID_EX_inst1Pipe" {  } { { "ID_EX_inst1Pipe.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ID_EX_inst1Pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340381 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Hazard_Detection_Unit.v " "Can't analyze file -- file Hazard_Detection_Unit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1739996340383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_inst2pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_inst2pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_inst2Pipe " "Found entity 1: EX_MEM_inst2Pipe" {  } { { "EX_MEM_inst2Pipe.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/EX_MEM_inst2Pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_inst1pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_inst1pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_inst1Pipe " "Found entity 1: EX_MEM_inst1Pipe" {  } { { "EX_MEM_inst1Pipe.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/EX_MEM_inst1Pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dual_issue_processor.v(191) " "Verilog HDL information at dual_issue_processor.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739996340389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rs_mem_inst2 Rs_Mem_inst2 dual_issue_processor.v(106) " "Verilog HDL Declaration information at dual_issue_processor.v(106): object \"Rs_mem_inst2\" differs only in case from object \"Rs_Mem_inst2\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rt_mem_inst2 Rt_Mem_inst2 dual_issue_processor.v(106) " "Verilog HDL Declaration information at dual_issue_processor.v(106): object \"Rt_mem_inst2\" differs only in case from object \"Rt_Mem_inst2\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rs_mem_inst1 Rs_Mem_inst1 dual_issue_processor.v(106) " "Verilog HDL Declaration information at dual_issue_processor.v(106): object \"Rs_mem_inst1\" differs only in case from object \"Rs_Mem_inst1\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rt_mem_inst1 Rt_Mem_inst1 dual_issue_processor.v(106) " "Verilog HDL Declaration information at dual_issue_processor.v(106): object \"Rt_mem_inst1\" differs only in case from object \"Rt_Mem_inst1\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cmp1_in1 CMP1_IN1 dual_issue_processor.v(108) " "Verilog HDL Declaration information at dual_issue_processor.v(108): object \"cmp1_in1\" differs only in case from object \"CMP1_IN1\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cmp1_in2 CMP1_IN2 dual_issue_processor.v(108) " "Verilog HDL Declaration information at dual_issue_processor.v(108): object \"cmp1_in2\" differs only in case from object \"CMP1_IN2\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cmp2_in1 CMP2_IN1 dual_issue_processor.v(108) " "Verilog HDL Declaration information at dual_issue_processor.v(108): object \"cmp2_in1\" differs only in case from object \"CMP2_IN1\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cmp2_in2 CMP2_IN2 dual_issue_processor.v(108) " "Verilog HDL Declaration information at dual_issue_processor.v(108): object \"cmp2_in2\" differs only in case from object \"CMP2_IN2\" in the same scope" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_issue_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_issue_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_issue_processor " "Found entity 1: dual_issue_processor" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_outer_dep.v 0 0 " "Found 0 design units, including 0 entities, in source file check_outer_dep.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcmpunit.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcmpunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchCmpUnit " "Found entity 1: BranchCmpUnit" {  } { { "BranchCmpUnit.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/BranchCmpUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini_Control_Unit " "Found entity 1: mini_Control_Unit" {  } { { "mini_Control_Unit.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/mini_Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dual_issue_processor " "Elaborating entity \"dual_issue_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739996340444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switchy dual_issue_processor.v(99) " "Verilog HDL or VHDL warning at dual_issue_processor.v(99): object \"switchy\" assigned a value but never read" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739996340451 "|dual_issue_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID1_Pipe IF_ID1_Pipe:FETCH_DECODE1_PIPE " "Elaborating entity \"IF_ID1_Pipe\" for hierarchy \"IF_ID1_Pipe:FETCH_DECODE1_PIPE\"" {  } { { "dual_issue_processor.v" "FETCH_DECODE1_PIPE" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPU BPU:bpu " "Elaborating entity \"BPU\" for hierarchy \"BPU:bpu\"" {  } { { "dual_issue_processor.v" "bpu" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IM\"" {  } { { "dual_issue_processor.v" "IM" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "altsyncram_component" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/InstructionMemory.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/InstructionMemory.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340575 ""}  } { { "InstructionMemory.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/InstructionMemory.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739996340575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kr82 " "Found entity 1: altsyncram_kr82" {  } { { "db/altsyncram_kr82.tdf" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/db/altsyncram_kr82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kr82 InstructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_kr82:auto_generated " "Elaborating entity \"altsyncram_kr82\" for hierarchy \"InstructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_kr82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mini_Control_Unit mini_Control_Unit:mcu1 " "Elaborating entity \"mini_Control_Unit\" for hierarchy \"mini_Control_Unit:mcu1\"" {  } { { "dual_issue_processor.v" "mcu1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PcPlus1_Adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:PcPlus1_Adder\"" {  } { { "dual_issue_processor.v" "PcPlus1_Adder" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:inst1_imm " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:inst1_imm\"" {  } { { "dual_issue_processor.v" "inst1_imm" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU_inst1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU_inst1\"" {  } { { "dual_issue_processor.v" "CU_inst1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF\"" {  } { { "dual_issue_processor.v" "RF" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_inst1Pipe ID_EX_inst1Pipe:ID_EX_INST1_PIPE " "Elaborating entity \"ID_EX_inst1Pipe\" for hierarchy \"ID_EX_inst1Pipe:ID_EX_INST1_PIPE\"" {  } { { "dual_issue_processor.v" "ID_EX_INST1_PIPE" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_inst2Pipe ID_EX_inst2Pipe:ID_EX_INST2_PIPE " "Elaborating entity \"ID_EX_inst2Pipe\" for hierarchy \"ID_EX_inst2Pipe:ID_EX_INST2_PIPE\"" {  } { { "dual_issue_processor.v" "ID_EX_INST2_PIPE" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "dual_issue_processor.v" "ALU_1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:FU " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:FU\"" {  } { { "dual_issue_processor.v" "FU" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5to1 Mux5to1:Forward_A_inst1 " "Elaborating entity \"Mux5to1\" for hierarchy \"Mux5to1:Forward_A_inst1\"" {  } { { "dual_issue_processor.v" "Forward_A_inst1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:Final_Alu_inst1_B_Src " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:Final_Alu_inst1_B_Src\"" {  } { { "dual_issue_processor.v" "Final_Alu_inst1_B_Src" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Mux3to1:regDstEMux_inst1 " "Elaborating entity \"Mux3to1\" for hierarchy \"Mux3to1:regDstEMux_inst1\"" {  } { { "dual_issue_processor.v" "regDstEMux_inst1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_inst1Pipe EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE " "Elaborating entity \"EX_MEM_inst1Pipe\" for hierarchy \"EX_MEM_inst1Pipe:EX_MEM_INST1_PIPE\"" {  } { { "dual_issue_processor.v" "EX_MEM_INST1_PIPE" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_inst2Pipe EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE " "Elaborating entity \"EX_MEM_inst2Pipe\" for hierarchy \"EX_MEM_inst2Pipe:EX_MEM_INST2_PIPE\"" {  } { { "dual_issue_processor.v" "EX_MEM_INST2_PIPE" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit_Mem ForwardingUnit_Mem:FU_Mem " "Elaborating entity \"ForwardingUnit_Mem\" for hierarchy \"ForwardingUnit_Mem:FU_Mem\"" {  } { { "dual_issue_processor.v" "FU_Mem" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Mux3to1:CMP1_IN1 " "Elaborating entity \"Mux3to1\" for hierarchy \"Mux3to1:CMP1_IN1\"" {  } { { "dual_issue_processor.v" "CMP1_IN1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:CMP2_IN1 " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:CMP2_IN1\"" {  } { { "dual_issue_processor.v" "CMP2_IN1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchCmpUnit BranchCmpUnit:branch_unit_inst1 " "Elaborating entity \"BranchCmpUnit\" for hierarchy \"BranchCmpUnit:branch_unit_inst1\"" {  } { { "dual_issue_processor.v" "branch_unit_inst1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XnorGate XnorGate:XnorBranch_1 " "Elaborating entity \"XnorGate\" for hierarchy \"XnorGate:XnorBranch_1\"" {  } { { "dual_issue_processor.v" "XnorBranch_1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate ANDGate:branchAnd_1 " "Elaborating entity \"ANDGate\" for hierarchy \"ANDGate:branchAnd_1\"" {  } { { "dual_issue_processor.v" "branchAnd_1" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DM\"" {  } { { "dual_issue_processor.v" "DM" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "altsyncram_component" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/DataMemory.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "DataMemory.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/DataMemory.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739996340689 ""}  } { { "DataMemory.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/DataMemory.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739996340689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tk2 " "Found entity 1: altsyncram_4tk2" {  } { { "db/altsyncram_4tk2.tdf" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/db/altsyncram_4tk2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739996340724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996340724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4tk2 DataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_4tk2:auto_generated " "Elaborating entity \"altsyncram_4tk2\" for hierarchy \"DataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_4tk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_inst1Pipe MEM_WB_inst1Pipe:MEM_WB_INST1_PIPE " "Elaborating entity \"MEM_WB_inst1Pipe\" for hierarchy \"MEM_WB_inst1Pipe:MEM_WB_INST1_PIPE\"" {  } { { "dual_issue_processor.v" "MEM_WB_INST1_PIPE" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_inst2Pipe MEM_WB_inst2Pipe:MEM_WB_INST2_PIPE " "Elaborating entity \"MEM_WB_inst2Pipe\" for hierarchy \"MEM_WB_inst2Pipe:MEM_WB_INST2_PIPE\"" {  } { { "dual_issue_processor.v" "MEM_WB_INST2_PIPE" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996340728 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739996345828 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dual_issue_processor.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v" 160 -1 0 } } { "bpu.v" "" { Text "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/bpu.v" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739996345922 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739996345922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739996350135 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739996356963 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996357179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1739996357744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1739996357744 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996357813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1739996357813 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1739996357814 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1739996357814 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739996357815 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739996357815 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739996357815 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996357815 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996358032 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1739996359101 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996359107 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 738 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 738 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1739996363371 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996363378 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996363551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739996363877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739996363877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8786 " "Implemented 8786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739996364214 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739996364214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8712 " "Implemented 8712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739996364214 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739996364214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739996364214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739996364241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 23:19:24 2025 " "Processing ended: Wed Feb 19 23:19:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739996364241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739996364241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739996364241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739996364241 ""}
