#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Apr 28 20:39:33 2024
# Process ID: 43516
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_util_vector_logic_0_0_synth_1
# Command line: vivado -log system_util_vector_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_util_vector_logic_0_0.tcl
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_util_vector_logic_0_0_synth_1/system_util_vector_logic_0_0.vds
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_util_vector_logic_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_util_vector_logic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = b5378d094421f21a.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 20:39:45 2024...
