// Seed: 3708018466
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  type_5(
      1, 1
  );
  logic id_2;
endmodule
