#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov  9 02:21:34 2025
# Process ID: 23528
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22944 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.324 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Nov  9 02:22:53 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Nov  9 02:27:35 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
source scripts/fix_pll_clock_buffer.tcl
couldn't read file "scripts/fix_pll_clock_buffer.tcl": no such file or directory
cd E:/fpga_class/vivado/logic_analyzer
source scripts/fix_pll_clock_buffer.tcl
# puts "ä¿?å¤PLLé…ç½®ä¸?çš„æ—¶é’Ÿç¼“å†²è?¾ç½®..."
ä¿?å¤PLLé…ç½®ä¸?çš„æ—¶é’Ÿç¼“å†²è?¾ç½®...
# set pll_ip [get_ips clk_32m_pll]
# set_property -dict [list \
#     CONFIG.PRIM_SOURCE {No_buffer} \
# ] $pll_ip
# generate_target all $pll_ip
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_32m_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_32m_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_32m_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_32m_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_32m_pll'...
# puts "âœ? PLLé…ç½®å·²æ›´æ–°ä¸ºNo_bufferæ¨¡å¼"
âœ? PLLé…ç½®å·²æ›´æ–°ä¸ºNo_bufferæ¨¡å¼
# puts "çŽ°åœ¨éœ€è¦åœ¨fpga_top.vä¸?æ‰‹åŠ¨æ·»åŠ BUFG"
çŽ°åœ¨éœ€è¦åœ¨fpga_top.vä¸?æ‰‹åŠ¨æ·»åŠ BUFG
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Nov  9 02:30:14 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov  9 02:30:50 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Nov  9 02:31:53 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov  9 02:32:38 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1603.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2294.688 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.292 . Memory (MB): peak = 2294.688 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2294.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 116 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2441.680 ; gain = 1030.488
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov  9 02:35:29 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Nov  9 03:01:13 2025] Launched synth_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov  9 03:02:12 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov  9 03:03:35 2025] Launched impl_1...
Run output will be captured here: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 03:04:38 2025...
