
right_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb20  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000107e4  0800bcc0  0800bcc0  0000ccc0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c4a4  0801c4a4  0001ef3c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c4a4  0801c4a4  0001d4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c4ac  0801c4ac  0001ef3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c4ac  0801c4ac  0001d4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c4b0  0801c4b0  0001d4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000f3c  20000000  0801c4b4  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000080f4  20000f3c  0801d3f0  0001ef3c  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20009030  0801d3f0  0001f030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001ef3c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dbc3  00000000  00000000  0001ef6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b9f  00000000  00000000  0003cb2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e8  00000000  00000000  0003f6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001264  00000000  00000000  00040eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000293b9  00000000  00000000  0004211c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e5a  00000000  00000000  0006b4d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fecf3  00000000  00000000  0008132f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00180022  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077c8  00000000  00000000  001800a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00187870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000f3c 	.word	0x20000f3c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bc98 	.word	0x0800bc98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000f40 	.word	0x20000f40
 80001cc:	0800bc98 	.word	0x0800bc98

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f001 feed 	bl	8002cb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f88f 	bl	8001000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 f90f 	bl	8001104 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ee6:	f000 f8dd 	bl	80010a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  dataRdyIntReceived = 0;
 8000eea:	4b3c      	ldr	r3, [pc, #240]	@ (8000fdc <main+0x108>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
  MEMS_Init();
 8000ef0:	f000 fb20 	bl	8001534 <MEMS_Init>
  AI_Init();
 8000ef4:	f000 fb84 	bl	8001600 <AI_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t write_index = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]

  while (1)
  {
    if (dataRdyIntReceived != 0) {
 8000efc:	4b37      	ldr	r3, [pc, #220]	@ (8000fdc <main+0x108>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0fb      	beq.n	8000efc <main+0x28>
      dataRdyIntReceived = 0;
 8000f04:	4b35      	ldr	r3, [pc, #212]	@ (8000fdc <main+0x108>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
      LSM6DSL_Axes_t acc_axes;
      LSM6DSL_ACC_GetAxes(&MotionSensor, &acc_axes);
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4834      	ldr	r0, [pc, #208]	@ (8000fe0 <main+0x10c>)
 8000f10:	f001 f8d8 	bl	80020c4 <LSM6DSL_ACC_GetAxes>
      /* Normalize data to [-1; 1] and accumulate into input buffer */

      /* Note: window overlapping can be managed here */
//      printf("x: %d, y: %d, z: %d\n", acc_axes.x , acc_axes.y, acc_axes.z);

      aiInData[write_index + 0] = (float) acc_axes.x / ACCELERATION_SCALE_FACTOR;
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	ee07 3a90 	vmov	s15, r3
 8000f1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f1e:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8000fe4 <main+0x110>
 8000f22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f26:	4a30      	ldr	r2, [pc, #192]	@ (8000fe8 <main+0x114>)
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	edc3 7a00 	vstr	s15, [r3]

      aiInData[write_index + 1] = (float) acc_axes.y / ACCELERATION_SCALE_FACTOR;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	ee07 3a90 	vmov	s15, r3
 8000f38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f3c:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8000fe4 <main+0x110>
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	3301      	adds	r3, #1
 8000f44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f48:	4a27      	ldr	r2, [pc, #156]	@ (8000fe8 <main+0x114>)
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	4413      	add	r3, r2
 8000f4e:	edc3 7a00 	vstr	s15, [r3]

      aiInData[write_index + 2] = (float) acc_axes.z / ACCELERATION_SCALE_FACTOR;
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	ee07 3a90 	vmov	s15, r3
 8000f58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f5c:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8000fe4 <main+0x110>
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	3302      	adds	r3, #2
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	4a1f      	ldr	r2, [pc, #124]	@ (8000fe8 <main+0x114>)
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	4413      	add	r3, r2
 8000f6e:	edc3 7a00 	vstr	s15, [r3]

      write_index += 3;
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3303      	adds	r3, #3
 8000f76:	617b      	str	r3, [r7, #20]




      if (write_index == AI_NETWORK_IN_1_SIZE) {
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	2b90      	cmp	r3, #144	@ 0x90
 8000f7c:	d1be      	bne.n	8000efc <main+0x28>

        write_index = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	617b      	str	r3, [r7, #20]



        printf("Running inference\r\n");
 8000f82:	481a      	ldr	r0, [pc, #104]	@ (8000fec <main+0x118>)
 8000f84:	f008 fe5c 	bl	8009c40 <puts>

        AI_Run(aiInData, aiOutData);
 8000f88:	4919      	ldr	r1, [pc, #100]	@ (8000ff0 <main+0x11c>)
 8000f8a:	4817      	ldr	r0, [pc, #92]	@ (8000fe8 <main+0x114>)
 8000f8c:	f000 fb74 	bl	8001678 <AI_Run>



        /* Output results */

        for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8000f90:	2300      	movs	r3, #0
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	e00f      	b.n	8000fb6 <main+0xe2>

          printf("%8.6f ", aiOutData[i]);
 8000f96:	4a16      	ldr	r2, [pc, #88]	@ (8000ff0 <main+0x11c>)
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff fad1 	bl	8000548 <__aeabi_f2d>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	460b      	mov	r3, r1
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <main+0x120>)
 8000fac:	f008 fde0 	bl	8009b70 <iprintf>
        for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	2b0c      	cmp	r3, #12
 8000fba:	d9ec      	bls.n	8000f96 <main+0xc2>

        }

        uint32_t class = argmax(aiOutData, AI_NETWORK_OUT_1_SIZE);
 8000fbc:	210d      	movs	r1, #13
 8000fbe:	480c      	ldr	r0, [pc, #48]	@ (8000ff0 <main+0x11c>)
 8000fc0:	f000 fb92 	bl	80016e8 <argmax>
 8000fc4:	60f8      	str	r0, [r7, #12]

        printf(": %d - %s\r\n", (int) class, activities[class]);
 8000fc6:	68f9      	ldr	r1, [r7, #12]
 8000fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff8 <main+0x124>)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	480a      	ldr	r0, [pc, #40]	@ (8000ffc <main+0x128>)
 8000fd4:	f008 fdcc 	bl	8009b70 <iprintf>
    if (dataRdyIntReceived != 0) {
 8000fd8:	e790      	b.n	8000efc <main+0x28>
 8000fda:	bf00      	nop
 8000fdc:	20001018 	.word	0x20001018
 8000fe0:	20000fe0 	.word	0x20000fe0
 8000fe4:	43480000 	.word	0x43480000
 8000fe8:	20001020 	.word	0x20001020
 8000fec:	0800bcf4 	.word	0x0800bcf4
 8000ff0:	20001260 	.word	0x20001260
 8000ff4:	0800bd08 	.word	0x0800bd08
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	0800bd10 	.word	0x0800bd10

08001000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b096      	sub	sp, #88	@ 0x58
 8001004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	2244      	movs	r2, #68	@ 0x44
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f008 fef6 	bl	8009e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	463b      	mov	r3, r7
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
 8001020:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001022:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001026:	f003 f967 	bl	80042f8 <HAL_PWREx_ControlVoltageScaling>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001030:	f000 fba0 	bl	8001774 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001034:	2310      	movs	r3, #16
 8001036:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001038:	2301      	movs	r3, #1
 800103a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001040:	2360      	movs	r3, #96	@ 0x60
 8001042:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001044:	2302      	movs	r3, #2
 8001046:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001048:	2301      	movs	r3, #1
 800104a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800104c:	2301      	movs	r3, #1
 800104e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001050:	2328      	movs	r3, #40	@ 0x28
 8001052:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001054:	2307      	movs	r3, #7
 8001056:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001058:	2302      	movs	r3, #2
 800105a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800105c:	2302      	movs	r3, #2
 800105e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	4618      	mov	r0, r3
 8001066:	f003 f99d 	bl	80043a4 <HAL_RCC_OscConfig>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001070:	f000 fb80 	bl	8001774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001074:	230f      	movs	r3, #15
 8001076:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001078:	2303      	movs	r3, #3
 800107a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107c:	2300      	movs	r3, #0
 800107e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001084:	2300      	movs	r3, #0
 8001086:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001088:	463b      	mov	r3, r7
 800108a:	2104      	movs	r1, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fd65 	bl	8004b5c <HAL_RCC_ClockConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001098:	f000 fb6c 	bl	8001774 <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	3758      	adds	r7, #88	@ 0x58
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010a8:	4b14      	ldr	r3, [pc, #80]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010aa:	4a15      	ldr	r2, [pc, #84]	@ (8001100 <MX_USART1_UART_Init+0x5c>)
 80010ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010b6:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010c2:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010c8:	4b0c      	ldr	r3, [pc, #48]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010ca:	220c      	movs	r2, #12
 80010cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ce:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d4:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010da:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010e6:	4805      	ldr	r0, [pc, #20]	@ (80010fc <MX_USART1_UART_Init+0x58>)
 80010e8:	f004 fc18 	bl	800591c <HAL_UART_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80010f2:	f000 fb3f 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000f58 	.word	0x20000f58
 8001100:	40013800 	.word	0x40013800

08001104 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	@ 0x28
 8001108:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	605a      	str	r2, [r3, #4]
 8001114:	609a      	str	r2, [r3, #8]
 8001116:	60da      	str	r2, [r3, #12]
 8001118:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800111a:	4bbc      	ldr	r3, [pc, #752]	@ (800140c <MX_GPIO_Init+0x308>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4abb      	ldr	r2, [pc, #748]	@ (800140c <MX_GPIO_Init+0x308>)
 8001120:	f043 0310 	orr.w	r3, r3, #16
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4bb9      	ldr	r3, [pc, #740]	@ (800140c <MX_GPIO_Init+0x308>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f003 0310 	and.w	r3, r3, #16
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001132:	4bb6      	ldr	r3, [pc, #728]	@ (800140c <MX_GPIO_Init+0x308>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4ab5      	ldr	r2, [pc, #724]	@ (800140c <MX_GPIO_Init+0x308>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4bb3      	ldr	r3, [pc, #716]	@ (800140c <MX_GPIO_Init+0x308>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	4bb0      	ldr	r3, [pc, #704]	@ (800140c <MX_GPIO_Init+0x308>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	4aaf      	ldr	r2, [pc, #700]	@ (800140c <MX_GPIO_Init+0x308>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001156:	4bad      	ldr	r3, [pc, #692]	@ (800140c <MX_GPIO_Init+0x308>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	4baa      	ldr	r3, [pc, #680]	@ (800140c <MX_GPIO_Init+0x308>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4aa9      	ldr	r2, [pc, #676]	@ (800140c <MX_GPIO_Init+0x308>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4ba7      	ldr	r3, [pc, #668]	@ (800140c <MX_GPIO_Init+0x308>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800117a:	4ba4      	ldr	r3, [pc, #656]	@ (800140c <MX_GPIO_Init+0x308>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4aa3      	ldr	r2, [pc, #652]	@ (800140c <MX_GPIO_Init+0x308>)
 8001180:	f043 0308 	orr.w	r3, r3, #8
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4ba1      	ldr	r3, [pc, #644]	@ (800140c <MX_GPIO_Init+0x308>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8001198:	489d      	ldr	r0, [pc, #628]	@ (8001410 <MX_GPIO_Init+0x30c>)
 800119a:	f002 f9d5 	bl	8003548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	f248 1104 	movw	r1, #33028	@ 0x8104
 80011a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a8:	f002 f9ce 	bl	8003548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80011ac:	2200      	movs	r2, #0
 80011ae:	f24f 0114 	movw	r1, #61460	@ 0xf014
 80011b2:	4898      	ldr	r0, [pc, #608]	@ (8001414 <MX_GPIO_Init+0x310>)
 80011b4:	f002 f9c8 	bl	8003548 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	f241 0181 	movw	r1, #4225	@ 0x1081
 80011be:	4896      	ldr	r0, [pc, #600]	@ (8001418 <MX_GPIO_Init+0x314>)
 80011c0:	f002 f9c2 	bl	8003548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011ca:	4893      	ldr	r0, [pc, #588]	@ (8001418 <MX_GPIO_Init+0x314>)
 80011cc:	f002 f9bc 	bl	8003548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 7110 	mov.w	r1, #576	@ 0x240
 80011d6:	4891      	ldr	r0, [pc, #580]	@ (800141c <MX_GPIO_Init+0x318>)
 80011d8:	f002 f9b6 	bl	8003548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	2120      	movs	r1, #32
 80011e0:	488c      	ldr	r0, [pc, #560]	@ (8001414 <MX_GPIO_Init+0x310>)
 80011e2:	f002 f9b1 	bl	8003548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 80011e6:	2201      	movs	r2, #1
 80011e8:	2101      	movs	r1, #1
 80011ea:	4889      	ldr	r0, [pc, #548]	@ (8001410 <MX_GPIO_Init+0x30c>)
 80011ec:	f002 f9ac 	bl	8003548 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80011f0:	f240 1315 	movw	r3, #277	@ 0x115
 80011f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2300      	movs	r3, #0
 8001200:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	4881      	ldr	r0, [pc, #516]	@ (8001410 <MX_GPIO_Init+0x30c>)
 800120a:	f001 feff 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800120e:	236a      	movs	r3, #106	@ 0x6a
 8001210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001212:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001216:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	487b      	ldr	r0, [pc, #492]	@ (8001410 <MX_GPIO_Init+0x30c>)
 8001224:	f001 fef2 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001228:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800122e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	4877      	ldr	r0, [pc, #476]	@ (800141c <MX_GPIO_Init+0x318>)
 8001240:	f001 fee4 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001244:	233f      	movs	r3, #63	@ 0x3f
 8001246:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001248:	230b      	movs	r3, #11
 800124a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4619      	mov	r1, r3
 8001256:	4871      	ldr	r0, [pc, #452]	@ (800141c <MX_GPIO_Init+0x318>)
 8001258:	f001 fed8 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 800125c:	2303      	movs	r3, #3
 800125e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001260:	2302      	movs	r3, #2
 8001262:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001268:	2303      	movs	r3, #3
 800126a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800126c:	2308      	movs	r3, #8
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800127a:	f001 fec7 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 800127e:	f248 1304 	movw	r3, #33028	@ 0x8104
 8001282:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800129a:	f001 feb7 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 800129e:	2308      	movs	r3, #8
 80012a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a2:	2302      	movs	r3, #2
 80012a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012ae:	2301      	movs	r3, #1
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012bc:	f001 fea6 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80012c0:	2310      	movs	r3, #16
 80012c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80012c4:	230b      	movs	r3, #11
 80012c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	4619      	mov	r1, r3
 80012d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d6:	f001 fe99 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80012da:	23e0      	movs	r3, #224	@ 0xe0
 80012dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012de:	2302      	movs	r3, #2
 80012e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e6:	2303      	movs	r3, #3
 80012e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012ea:	2305      	movs	r3, #5
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	4619      	mov	r1, r3
 80012f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012f8:	f001 fe88 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80012fc:	2301      	movs	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001300:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001304:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	4619      	mov	r1, r3
 8001310:	4840      	ldr	r0, [pc, #256]	@ (8001414 <MX_GPIO_Init+0x310>)
 8001312:	f001 fe7b 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001316:	2302      	movs	r3, #2
 8001318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800131a:	230b      	movs	r3, #11
 800131c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	4619      	mov	r1, r3
 8001328:	483a      	ldr	r0, [pc, #232]	@ (8001414 <MX_GPIO_Init+0x310>)
 800132a:	f001 fe6f 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800132e:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8001332:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001334:	2301      	movs	r3, #1
 8001336:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133c:	2300      	movs	r3, #0
 800133e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	4619      	mov	r1, r3
 8001346:	4833      	ldr	r0, [pc, #204]	@ (8001414 <MX_GPIO_Init+0x310>)
 8001348:	f001 fe60 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800134c:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001350:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001352:	2302      	movs	r3, #2
 8001354:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800135e:	2306      	movs	r3, #6
 8001360:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001362:	f107 0314 	add.w	r3, r7, #20
 8001366:	4619      	mov	r1, r3
 8001368:	4829      	ldr	r0, [pc, #164]	@ (8001410 <MX_GPIO_Init+0x30c>)
 800136a:	f001 fe4f 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800136e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001372:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001374:	2302      	movs	r3, #2
 8001376:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001380:	230a      	movs	r3, #10
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	4619      	mov	r1, r3
 800138a:	4821      	ldr	r0, [pc, #132]	@ (8001410 <MX_GPIO_Init+0x30c>)
 800138c:	f001 fe3e 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001390:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001394:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001396:	2302      	movs	r3, #2
 8001398:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139e:	2303      	movs	r3, #3
 80013a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013a2:	2307      	movs	r3, #7
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	4619      	mov	r1, r3
 80013ac:	481a      	ldr	r0, [pc, #104]	@ (8001418 <MX_GPIO_Init+0x314>)
 80013ae:	f001 fe2d 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80013b2:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 80013b6:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	4813      	ldr	r0, [pc, #76]	@ (8001418 <MX_GPIO_Init+0x314>)
 80013ca:	f001 fe1f 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80013ce:	f243 0381 	movw	r3, #12417	@ 0x3081
 80013d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4619      	mov	r1, r3
 80013e6:	480c      	ldr	r0, [pc, #48]	@ (8001418 <MX_GPIO_Init+0x314>)
 80013e8:	f001 fe10 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80013ec:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80013f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4619      	mov	r1, r3
 8001404:	4805      	ldr	r0, [pc, #20]	@ (800141c <MX_GPIO_Init+0x318>)
 8001406:	f001 fe01 	bl	800300c <HAL_GPIO_Init>
 800140a:	e009      	b.n	8001420 <MX_GPIO_Init+0x31c>
 800140c:	40021000 	.word	0x40021000
 8001410:	48001000 	.word	0x48001000
 8001414:	48000400 	.word	0x48000400
 8001418:	48000c00 	.word	0x48000c00
 800141c:	48000800 	.word	0x48000800

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001420:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001424:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001426:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800142a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	4619      	mov	r1, r3
 8001436:	483c      	ldr	r0, [pc, #240]	@ (8001528 <MX_GPIO_Init+0x424>)
 8001438:	f001 fde8 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800143c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001442:	2300      	movs	r3, #0
 8001444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	4619      	mov	r1, r3
 8001450:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001454:	f001 fdda 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001458:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800145c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145e:	2302      	movs	r3, #2
 8001460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001466:	2303      	movs	r3, #3
 8001468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800146a:	230a      	movs	r3, #10
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001478:	f001 fdc8 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_SPI3_SCK_Pin INTERNAL_SPI3_MISO_Pin INTERNAL_SPI3_MOSI_Pin */
  GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800147c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148a:	2303      	movs	r3, #3
 800148c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800148e:	2306      	movs	r3, #6
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	4619      	mov	r1, r3
 8001498:	4823      	ldr	r0, [pc, #140]	@ (8001528 <MX_GPIO_Init+0x424>)
 800149a:	f001 fdb7 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 800149e:	2302      	movs	r3, #2
 80014a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014ae:	2305      	movs	r3, #5
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	481c      	ldr	r0, [pc, #112]	@ (800152c <MX_GPIO_Init+0x428>)
 80014ba:	f001 fda7 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80014be:	2378      	movs	r3, #120	@ 0x78
 80014c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c2:	2302      	movs	r3, #2
 80014c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ca:	2303      	movs	r3, #3
 80014cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ce:	2307      	movs	r3, #7
 80014d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4814      	ldr	r0, [pc, #80]	@ (800152c <MX_GPIO_Init+0x428>)
 80014da:	f001 fd97 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80014de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014e4:	2312      	movs	r3, #18
 80014e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ec:	2303      	movs	r3, #3
 80014ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014f0:	2304      	movs	r3, #4
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	480d      	ldr	r0, [pc, #52]	@ (8001530 <MX_GPIO_Init+0x42c>)
 80014fc:	f001 fd86 	bl	800300c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001500:	2200      	movs	r2, #0
 8001502:	2100      	movs	r1, #0
 8001504:	2017      	movs	r0, #23
 8001506:	f001 fd4a 	bl	8002f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800150a:	2017      	movs	r0, #23
 800150c:	f001 fd63 	bl	8002fd6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001510:	2200      	movs	r2, #0
 8001512:	2100      	movs	r1, #0
 8001514:	2028      	movs	r0, #40	@ 0x28
 8001516:	f001 fd42 	bl	8002f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800151a:	2028      	movs	r0, #40	@ 0x28
 800151c:	f001 fd5b 	bl	8002fd6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001520:	bf00      	nop
 8001522:	3728      	adds	r7, #40	@ 0x28
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	48000800 	.word	0x48000800
 800152c:	48000c00 	.word	0x48000c00
 8001530:	48000400 	.word	0x48000400

08001534 <MEMS_Init>:

/* USER CODE BEGIN 4 */

static void MEMS_Init(void)

{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0



  /* Link I2C functions to the LSM6DSL driver */

  io_ctx.BusType     = LSM6DSL_I2C_BUS;
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]

  io_ctx.Address     = LSM6DSL_I2C_ADD_L;
 800153e:	23d5      	movs	r3, #213	@ 0xd5
 8001540:	753b      	strb	r3, [r7, #20]

  io_ctx.Init        = BSP_I2C2_Init;
 8001542:	4b1d      	ldr	r3, [pc, #116]	@ (80015b8 <MEMS_Init+0x84>)
 8001544:	60bb      	str	r3, [r7, #8]

  io_ctx.DeInit      = BSP_I2C2_DeInit;
 8001546:	4b1d      	ldr	r3, [pc, #116]	@ (80015bc <MEMS_Init+0x88>)
 8001548:	60fb      	str	r3, [r7, #12]

  io_ctx.ReadReg     = BSP_I2C2_ReadReg;
 800154a:	4b1d      	ldr	r3, [pc, #116]	@ (80015c0 <MEMS_Init+0x8c>)
 800154c:	61fb      	str	r3, [r7, #28]

  io_ctx.WriteReg    = BSP_I2C2_WriteReg;
 800154e:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <MEMS_Init+0x90>)
 8001550:	61bb      	str	r3, [r7, #24]

  io_ctx.GetTick     = BSP_GetTick;
 8001552:	4b1d      	ldr	r3, [pc, #116]	@ (80015c8 <MEMS_Init+0x94>)
 8001554:	623b      	str	r3, [r7, #32]

  LSM6DSL_RegisterBusIO(&MotionSensor, &io_ctx);
 8001556:	f107 0308 	add.w	r3, r7, #8
 800155a:	4619      	mov	r1, r3
 800155c:	481b      	ldr	r0, [pc, #108]	@ (80015cc <MEMS_Init+0x98>)
 800155e:	f000 fbf5 	bl	8001d4c <LSM6DSL_RegisterBusIO>



  /* Read the LSM6DSL WHO_AM_I register */

  LSM6DSL_ReadID(&MotionSensor, &id);
 8001562:	1dfb      	adds	r3, r7, #7
 8001564:	4619      	mov	r1, r3
 8001566:	4819      	ldr	r0, [pc, #100]	@ (80015cc <MEMS_Init+0x98>)
 8001568:	f000 fcc3 	bl	8001ef2 <LSM6DSL_ReadID>

  if (id != LSM6DSL_ID) {
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2b6a      	cmp	r3, #106	@ 0x6a
 8001570:	d001      	beq.n	8001576 <MEMS_Init+0x42>

    Error_Handler();
 8001572:	f000 f8ff 	bl	8001774 <Error_Handler>



  /* Initialize the LSM6DSL sensor */

  LSM6DSL_Init(&MotionSensor);
 8001576:	4815      	ldr	r0, [pc, #84]	@ (80015cc <MEMS_Init+0x98>)
 8001578:	f000 fc52 	bl	8001e20 <LSM6DSL_Init>



  /* Configure the LSM6DSL accelerometer (ODR, scale and interrupt) */

  LSM6DSL_ACC_SetOutputDataRate(&MotionSensor, ACCELEROMETR_SAMPLING_RATE); /* 20 Hz */
 800157c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80015d0 <MEMS_Init+0x9c>
 8001580:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001584:	eeb0 0a67 	vmov.f32	s0, s15
 8001588:	4810      	ldr	r0, [pc, #64]	@ (80015cc <MEMS_Init+0x98>)
 800158a:	f000 fd33 	bl	8001ff4 <LSM6DSL_ACC_SetOutputDataRate>

  LSM6DSL_ACC_SetFullScale(&MotionSensor, ACCELERATION_RANGE);          /* [-4000mg; +4000mg] */
 800158e:	2310      	movs	r3, #16
 8001590:	4619      	mov	r1, r3
 8001592:	480e      	ldr	r0, [pc, #56]	@ (80015cc <MEMS_Init+0x98>)
 8001594:	f000 fd4a 	bl	800202c <LSM6DSL_ACC_SetFullScale>

  LSM6DSL_ACC_Set_INT1_DRDY(&MotionSensor, ENABLE);    /* Enable DRDY */
 8001598:	2101      	movs	r1, #1
 800159a:	480c      	ldr	r0, [pc, #48]	@ (80015cc <MEMS_Init+0x98>)
 800159c:	f000 fe04 	bl	80021a8 <LSM6DSL_ACC_Set_INT1_DRDY>

  LSM6DSL_ACC_GetAxesRaw(&MotionSensor, &axes);        /* Clear DRDY */
 80015a0:	463b      	mov	r3, r7
 80015a2:	4619      	mov	r1, r3
 80015a4:	4809      	ldr	r0, [pc, #36]	@ (80015cc <MEMS_Init+0x98>)
 80015a6:	f000 fd69 	bl	800207c <LSM6DSL_ACC_GetAxesRaw>



  /* Start the LSM6DSL accelerometer */

  LSM6DSL_ACC_Enable(&MotionSensor);
 80015aa:	4808      	ldr	r0, [pc, #32]	@ (80015cc <MEMS_Init+0x98>)
 80015ac:	f000 fcb7 	bl	8001f1e <LSM6DSL_ACC_Enable>

}
 80015b0:	bf00      	nop
 80015b2:	3728      	adds	r7, #40	@ 0x28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	08001a29 	.word	0x08001a29
 80015bc:	08001aa5 	.word	0x08001aa5
 80015c0:	08001b59 	.word	0x08001b59
 80015c4:	08001af5 	.word	0x08001af5
 80015c8:	08001bbd 	.word	0x08001bbd
 80015cc:	20000fe0 	.word	0x20000fe0
 80015d0:	00000034 	.word	0x00000034

080015d4 <_write>:


int _write(int fd, char * ptr, int len)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015e8:	68b9      	ldr	r1, [r7, #8]
 80015ea:	4804      	ldr	r0, [pc, #16]	@ (80015fc <_write+0x28>)
 80015ec:	f004 f9e4 	bl	80059b8 <HAL_UART_Transmit>
  return len;
 80015f0:	687b      	ldr	r3, [r7, #4]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000f58 	.word	0x20000f58

08001600 <AI_Init>:
/*...*/


static void AI_Init(void)

{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0



  /* Create a local array with the addresses of the activations buffers */

  const ai_handle act_addr[] = { activations };
 8001606:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <AI_Init+0x64>)
 8001608:	603b      	str	r3, [r7, #0]

  /* Create an instance of the model */

  err = ai_network_create_and_init(&network, act_addr, NULL);
 800160a:	463b      	mov	r3, r7
 800160c:	2200      	movs	r2, #0
 800160e:	4619      	mov	r1, r3
 8001610:	4815      	ldr	r0, [pc, #84]	@ (8001668 <AI_Init+0x68>)
 8001612:	f005 f913 	bl	800683c <ai_network_create_and_init>
 8001616:	4603      	mov	r3, r0
 8001618:	607b      	str	r3, [r7, #4]

  if (err.type != AI_ERROR_NONE) {
 800161a:	793b      	ldrb	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00a      	beq.n	8001636 <AI_Init+0x36>

    printf("ai_network_create error - type=%d code=%d\r\n", err.type, err.code);
 8001620:	793b      	ldrb	r3, [r7, #4]
 8001622:	4619      	mov	r1, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800162a:	461a      	mov	r2, r3
 800162c:	480f      	ldr	r0, [pc, #60]	@ (800166c <AI_Init+0x6c>)
 800162e:	f008 fa9f 	bl	8009b70 <iprintf>

    Error_Handler();
 8001632:	f000 f89f 	bl	8001774 <Error_Handler>

  }

  ai_input = ai_network_inputs_get(network, NULL);
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <AI_Init+0x68>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2100      	movs	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f005 f97b 	bl	8006938 <ai_network_inputs_get>
 8001642:	4603      	mov	r3, r0
 8001644:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <AI_Init+0x70>)
 8001646:	6013      	str	r3, [r2, #0]

  ai_output = ai_network_outputs_get(network, NULL);
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <AI_Init+0x68>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f005 f98c 	bl	800696c <ai_network_outputs_get>
 8001654:	4603      	mov	r3, r0
 8001656:	4a07      	ldr	r2, [pc, #28]	@ (8001674 <AI_Init+0x74>)
 8001658:	6013      	str	r3, [r2, #0]

}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20001294 	.word	0x20001294
 8001668:	2000101c 	.word	0x2000101c
 800166c:	0800bd1c 	.word	0x0800bd1c
 8001670:	20008d94 	.word	0x20008d94
 8001674:	20008d98 	.word	0x20008d98

08001678 <AI_Run>:
/*...*/


static void AI_Run(float *pIn, float *pOut)

{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]



  /* Update IO handlers with the data payload */

  ai_input[0].data = AI_HANDLE_PTR(pIn);
 8001682:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <AI_Run+0x60>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	605a      	str	r2, [r3, #4]

  ai_output[0].data = AI_HANDLE_PTR(pOut);
 800168a:	4b14      	ldr	r3, [pc, #80]	@ (80016dc <AI_Run+0x64>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	605a      	str	r2, [r3, #4]



  batch = ai_network_run(network, ai_input, ai_output);
 8001692:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <AI_Run+0x68>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a10      	ldr	r2, [pc, #64]	@ (80016d8 <AI_Run+0x60>)
 8001698:	6811      	ldr	r1, [r2, #0]
 800169a:	4a10      	ldr	r2, [pc, #64]	@ (80016dc <AI_Run+0x64>)
 800169c:	6812      	ldr	r2, [r2, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f005 f9ba 	bl	8006a18 <ai_network_run>
 80016a4:	60f8      	str	r0, [r7, #12]

  if (batch != 1) {
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d011      	beq.n	80016d0 <AI_Run+0x58>

    err = ai_network_get_error(network);
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <AI_Run+0x68>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f005 f8a1 	bl	80067f8 <ai_network_get_error>
 80016b6:	4603      	mov	r3, r0
 80016b8:	60bb      	str	r3, [r7, #8]

    printf("AI ai_network_run error - type=%d code=%d\r\n", err.type, err.code);
 80016ba:	7a3b      	ldrb	r3, [r7, #8]
 80016bc:	4619      	mov	r1, r3
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80016c4:	461a      	mov	r2, r3
 80016c6:	4807      	ldr	r0, [pc, #28]	@ (80016e4 <AI_Run+0x6c>)
 80016c8:	f008 fa52 	bl	8009b70 <iprintf>

    Error_Handler();
 80016cc:	f000 f852 	bl	8001774 <Error_Handler>

  }

}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20008d94 	.word	0x20008d94
 80016dc:	20008d98 	.word	0x20008d98
 80016e0:	2000101c 	.word	0x2000101c
 80016e4:	0800bd48 	.word	0x0800bd48

080016e8 <argmax>:
/*...*/


static uint32_t argmax(const float * values, uint32_t len)

{
 80016e8:	b480      	push	{r7}
 80016ea:	b087      	sub	sp, #28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]

  float max_value = values[0];
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	617b      	str	r3, [r7, #20]

  uint32_t max_index = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]

  for (uint32_t i = 1; i < len; i++) {
 80016fc:	2301      	movs	r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	e017      	b.n	8001732 <argmax+0x4a>

    if (values[i] > max_value) {
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	edd3 7a00 	vldr	s15, [r3]
 800170e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001712:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171a:	d507      	bpl.n	800172c <argmax+0x44>

      max_value = values[i];
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	4413      	add	r3, r2
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	617b      	str	r3, [r7, #20]

      max_index = i;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	3301      	adds	r3, #1
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d3e3      	bcc.n	8001702 <argmax+0x1a>

    }

  }

  return max_index;
 800173a:	693b      	ldr	r3, [r7, #16]

}
 800173c:	4618      	mov	r0, r3
 800173e:	371c      	adds	r7, #28
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_11) {
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001758:	d104      	bne.n	8001764 <HAL_GPIO_EXTI_Callback+0x1c>
    dataRdyIntReceived++;
 800175a:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x28>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	3301      	adds	r3, #1
 8001760:	4a03      	ldr	r2, [pc, #12]	@ (8001770 <HAL_GPIO_EXTI_Callback+0x28>)
 8001762:	6013      	str	r3, [r2, #0]
  }
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	20001018 	.word	0x20001018

08001774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	while(1) {
	    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001778:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800177c:	4803      	ldr	r0, [pc, #12]	@ (800178c <Error_Handler+0x18>)
 800177e:	f001 fefb 	bl	8003578 <HAL_GPIO_TogglePin>
	    HAL_Delay(50); /* wait 50 ms */
 8001782:	2032      	movs	r0, #50	@ 0x32
 8001784:	f001 fb0c 	bl	8002da0 <HAL_Delay>
	    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001788:	bf00      	nop
 800178a:	e7f5      	b.n	8001778 <Error_Handler+0x4>
 800178c:	48000400 	.word	0x48000400

08001790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001796:	4b0f      	ldr	r3, [pc, #60]	@ (80017d4 <HAL_MspInit+0x44>)
 8001798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800179a:	4a0e      	ldr	r2, [pc, #56]	@ (80017d4 <HAL_MspInit+0x44>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80017a2:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <HAL_MspInit+0x44>)
 80017a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ae:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <HAL_MspInit+0x44>)
 80017b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b2:	4a08      	ldr	r2, [pc, #32]	@ (80017d4 <HAL_MspInit+0x44>)
 80017b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_MspInit+0x44>)
 80017bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	40021000 	.word	0x40021000

080017d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b0ac      	sub	sp, #176	@ 0xb0
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2288      	movs	r2, #136	@ 0x88
 80017f6:	2100      	movs	r1, #0
 80017f8:	4618      	mov	r0, r3
 80017fa:	f008 fb01 	bl	8009e00 <memset>
  if(huart->Instance==USART1)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a21      	ldr	r2, [pc, #132]	@ (8001888 <HAL_UART_MspInit+0xb0>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d13a      	bne.n	800187e <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001808:	2301      	movs	r3, #1
 800180a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800180c:	2300      	movs	r3, #0
 800180e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	4618      	mov	r0, r3
 8001816:	f003 fbc5 	bl	8004fa4 <HAL_RCCEx_PeriphCLKConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001820:	f7ff ffa8 	bl	8001774 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001824:	4b19      	ldr	r3, [pc, #100]	@ (800188c <HAL_UART_MspInit+0xb4>)
 8001826:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001828:	4a18      	ldr	r2, [pc, #96]	@ (800188c <HAL_UART_MspInit+0xb4>)
 800182a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800182e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001830:	4b16      	ldr	r3, [pc, #88]	@ (800188c <HAL_UART_MspInit+0xb4>)
 8001832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001834:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <HAL_UART_MspInit+0xb4>)
 800183e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001840:	4a12      	ldr	r2, [pc, #72]	@ (800188c <HAL_UART_MspInit+0xb4>)
 8001842:	f043 0302 	orr.w	r3, r3, #2
 8001846:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001848:	4b10      	ldr	r3, [pc, #64]	@ (800188c <HAL_UART_MspInit+0xb4>)
 800184a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184c:	f003 0302 	and.w	r3, r3, #2
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001854:	23c0      	movs	r3, #192	@ 0xc0
 8001856:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	2302      	movs	r3, #2
 800185c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800186c:	2307      	movs	r3, #7
 800186e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001872:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <HAL_UART_MspInit+0xb8>)
 800187a:	f001 fbc7 	bl	800300c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800187e:	bf00      	nop
 8001880:	37b0      	adds	r7, #176	@ 0xb0
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40013800 	.word	0x40013800
 800188c:	40021000 	.word	0x40021000
 8001890:	48000400 	.word	0x48000400

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <NMI_Handler+0x4>

0800189c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <MemManage_Handler+0x4>

080018ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <BusFault_Handler+0x4>

080018b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <UsageFault_Handler+0x4>

080018bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ea:	f001 fa39 	bl	8002d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80018f6:	2020      	movs	r0, #32
 80018f8:	f001 fe58 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80018fc:	2040      	movs	r0, #64	@ 0x40
 80018fe:	f001 fe55 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001902:	2080      	movs	r0, #128	@ 0x80
 8001904:	f001 fe52 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001908:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800190c:	f001 fe4e 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}

08001914 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001918:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800191c:	f001 fe46 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001920:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001924:	f001 fe42 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001928:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800192c:	f001 fe3e 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001930:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001934:	f001 fe3a 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001938:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800193c:	f001 fe36 	bl	80035ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}

08001944 <_sbrk>:
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	4a14      	ldr	r2, [pc, #80]	@ (80019a0 <_sbrk+0x5c>)
 800194e:	4b15      	ldr	r3, [pc, #84]	@ (80019a4 <_sbrk+0x60>)
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	4b13      	ldr	r3, [pc, #76]	@ (80019a8 <_sbrk+0x64>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d102      	bne.n	8001966 <_sbrk+0x22>
 8001960:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <_sbrk+0x64>)
 8001962:	4a12      	ldr	r2, [pc, #72]	@ (80019ac <_sbrk+0x68>)
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	4b10      	ldr	r3, [pc, #64]	@ (80019a8 <_sbrk+0x64>)
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4413      	add	r3, r2
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	429a      	cmp	r2, r3
 8001972:	d207      	bcs.n	8001984 <_sbrk+0x40>
 8001974:	f008 faa6 	bl	8009ec4 <__errno>
 8001978:	4603      	mov	r3, r0
 800197a:	220c      	movs	r2, #12
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001982:	e009      	b.n	8001998 <_sbrk+0x54>
 8001984:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <_sbrk+0x64>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	4b07      	ldr	r3, [pc, #28]	@ (80019a8 <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	4a05      	ldr	r2, [pc, #20]	@ (80019a8 <_sbrk+0x64>)
 8001994:	6013      	str	r3, [r2, #0]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4618      	mov	r0, r3
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20018000 	.word	0x20018000
 80019a4:	00000800 	.word	0x00000800
 80019a8:	20008d9c 	.word	0x20008d9c
 80019ac:	20009030 	.word	0x20009030

080019b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019b4:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <SystemInit+0x20>)
 80019b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ba:	4a05      	ldr	r2, [pc, #20]	@ (80019d0 <SystemInit+0x20>)
 80019bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <Reset_Handler>:
 80019d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a0c <LoopForever+0x2>
 80019d8:	f7ff ffea 	bl	80019b0 <SystemInit>
 80019dc:	480c      	ldr	r0, [pc, #48]	@ (8001a10 <LoopForever+0x6>)
 80019de:	490d      	ldr	r1, [pc, #52]	@ (8001a14 <LoopForever+0xa>)
 80019e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001a18 <LoopForever+0xe>)
 80019e2:	2300      	movs	r3, #0
 80019e4:	e002      	b.n	80019ec <LoopCopyDataInit>

080019e6 <CopyDataInit>:
 80019e6:	58d4      	ldr	r4, [r2, r3]
 80019e8:	50c4      	str	r4, [r0, r3]
 80019ea:	3304      	adds	r3, #4

080019ec <LoopCopyDataInit>:
 80019ec:	18c4      	adds	r4, r0, r3
 80019ee:	428c      	cmp	r4, r1
 80019f0:	d3f9      	bcc.n	80019e6 <CopyDataInit>
 80019f2:	4a0a      	ldr	r2, [pc, #40]	@ (8001a1c <LoopForever+0x12>)
 80019f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001a20 <LoopForever+0x16>)
 80019f6:	2300      	movs	r3, #0
 80019f8:	e001      	b.n	80019fe <LoopFillZerobss>

080019fa <FillZerobss>:
 80019fa:	6013      	str	r3, [r2, #0]
 80019fc:	3204      	adds	r2, #4

080019fe <LoopFillZerobss>:
 80019fe:	42a2      	cmp	r2, r4
 8001a00:	d3fb      	bcc.n	80019fa <FillZerobss>
 8001a02:	f008 fa65 	bl	8009ed0 <__libc_init_array>
 8001a06:	f7ff fa65 	bl	8000ed4 <main>

08001a0a <LoopForever>:
 8001a0a:	e7fe      	b.n	8001a0a <LoopForever>
 8001a0c:	20018000 	.word	0x20018000
 8001a10:	20000000 	.word	0x20000000
 8001a14:	20000f3c 	.word	0x20000f3c
 8001a18:	0801c4b4 	.word	0x0801c4b4
 8001a1c:	20000f3c 	.word	0x20000f3c
 8001a20:	20009030 	.word	0x20009030

08001a24 <ADC1_2_IRQHandler>:
 8001a24:	e7fe      	b.n	8001a24 <ADC1_2_IRQHandler>
	...

08001a28 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8001a32:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <BSP_I2C2_Init+0x70>)
 8001a34:	4a19      	ldr	r2, [pc, #100]	@ (8001a9c <BSP_I2C2_Init+0x74>)
 8001a36:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8001a38:	4b19      	ldr	r3, [pc, #100]	@ (8001aa0 <BSP_I2C2_Init+0x78>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	1c5a      	adds	r2, r3, #1
 8001a3e:	4918      	ldr	r1, [pc, #96]	@ (8001aa0 <BSP_I2C2_Init+0x78>)
 8001a40:	600a      	str	r2, [r1, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d122      	bne.n	8001a8c <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8001a46:	4814      	ldr	r0, [pc, #80]	@ (8001a98 <BSP_I2C2_Init+0x70>)
 8001a48:	f002 f8d4 	bl	8003bf4 <HAL_I2C_GetState>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d11c      	bne.n	8001a8c <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8001a52:	4811      	ldr	r0, [pc, #68]	@ (8001a98 <BSP_I2C2_Init+0x70>)
 8001a54:	f000 f8fe 	bl	8001c54 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d116      	bne.n	8001a8c <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8001a5e:	480e      	ldr	r0, [pc, #56]	@ (8001a98 <BSP_I2C2_Init+0x70>)
 8001a60:	f000 f8b4 	bl	8001bcc <MX_I2C2_Init>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001a6a:	f06f 0307 	mvn.w	r3, #7
 8001a6e:	607b      	str	r3, [r7, #4]
 8001a70:	e00c      	b.n	8001a8c <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a72:	2100      	movs	r1, #0
 8001a74:	4808      	ldr	r0, [pc, #32]	@ (8001a98 <BSP_I2C2_Init+0x70>)
 8001a76:	f002 fb99 	bl	80041ac <HAL_I2CEx_ConfigAnalogFilter>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001a80:	f06f 0307 	mvn.w	r3, #7
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	e001      	b.n	8001a8c <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8001a8c:	687b      	ldr	r3, [r7, #4]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20008da0 	.word	0x20008da0
 8001a9c:	40005800 	.word	0x40005800
 8001aa0:	20008df4 	.word	0x20008df4

08001aa4 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8001aae:	4b0f      	ldr	r3, [pc, #60]	@ (8001aec <BSP_I2C2_DeInit+0x48>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d014      	beq.n	8001ae0 <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <BSP_I2C2_DeInit+0x48>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	4a0b      	ldr	r2, [pc, #44]	@ (8001aec <BSP_I2C2_DeInit+0x48>)
 8001abe:	6013      	str	r3, [r2, #0]
 8001ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <BSP_I2C2_DeInit+0x48>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d10b      	bne.n	8001ae0 <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8001ac8:	4809      	ldr	r0, [pc, #36]	@ (8001af0 <BSP_I2C2_DeInit+0x4c>)
 8001aca:	f000 f923 	bl	8001d14 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8001ace:	4808      	ldr	r0, [pc, #32]	@ (8001af0 <BSP_I2C2_DeInit+0x4c>)
 8001ad0:	f001 fe1f 	bl	8003712 <HAL_I2C_DeInit>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d002      	beq.n	8001ae0 <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8001ada:	f06f 0307 	mvn.w	r3, #7
 8001ade:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8001ae0:	687b      	ldr	r3, [r7, #4]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20008df4 	.word	0x20008df4
 8001af0:	20008da0 	.word	0x20008da0

08001af4 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08a      	sub	sp, #40	@ 0x28
 8001af8:	af04      	add	r7, sp, #16
 8001afa:	60ba      	str	r2, [r7, #8]
 8001afc:	461a      	mov	r2, r3
 8001afe:	4603      	mov	r3, r0
 8001b00:	81fb      	strh	r3, [r7, #14]
 8001b02:	460b      	mov	r3, r1
 8001b04:	81bb      	strh	r3, [r7, #12]
 8001b06:	4613      	mov	r3, r2
 8001b08:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8001b0e:	89ba      	ldrh	r2, [r7, #12]
 8001b10:	89f9      	ldrh	r1, [r7, #14]
 8001b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b16:	9302      	str	r3, [sp, #8]
 8001b18:	88fb      	ldrh	r3, [r7, #6]
 8001b1a:	9301      	str	r3, [sp, #4]
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2301      	movs	r3, #1
 8001b22:	480c      	ldr	r0, [pc, #48]	@ (8001b54 <BSP_I2C2_WriteReg+0x60>)
 8001b24:	f001 fe38 	bl	8003798 <HAL_I2C_Mem_Write>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00c      	beq.n	8001b48 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8001b2e:	4809      	ldr	r0, [pc, #36]	@ (8001b54 <BSP_I2C2_WriteReg+0x60>)
 8001b30:	f002 f86e 	bl	8003c10 <HAL_I2C_GetError>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	d103      	bne.n	8001b42 <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001b3a:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001b3e:	617b      	str	r3, [r7, #20]
 8001b40:	e002      	b.n	8001b48 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001b42:	f06f 0303 	mvn.w	r3, #3
 8001b46:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001b48:	697b      	ldr	r3, [r7, #20]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20008da0 	.word	0x20008da0

08001b58 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	@ 0x28
 8001b5c:	af04      	add	r7, sp, #16
 8001b5e:	60ba      	str	r2, [r7, #8]
 8001b60:	461a      	mov	r2, r3
 8001b62:	4603      	mov	r3, r0
 8001b64:	81fb      	strh	r3, [r7, #14]
 8001b66:	460b      	mov	r3, r1
 8001b68:	81bb      	strh	r3, [r7, #12]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8001b72:	89ba      	ldrh	r2, [r7, #12]
 8001b74:	89f9      	ldrh	r1, [r7, #14]
 8001b76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b7a:	9302      	str	r3, [sp, #8]
 8001b7c:	88fb      	ldrh	r3, [r7, #6]
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	2301      	movs	r3, #1
 8001b86:	480c      	ldr	r0, [pc, #48]	@ (8001bb8 <BSP_I2C2_ReadReg+0x60>)
 8001b88:	f001 ff1a 	bl	80039c0 <HAL_I2C_Mem_Read>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00c      	beq.n	8001bac <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8001b92:	4809      	ldr	r0, [pc, #36]	@ (8001bb8 <BSP_I2C2_ReadReg+0x60>)
 8001b94:	f002 f83c 	bl	8003c10 <HAL_I2C_GetError>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b04      	cmp	r3, #4
 8001b9c:	d103      	bne.n	8001ba6 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001b9e:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	e002      	b.n	8001bac <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001ba6:	f06f 0303 	mvn.w	r3, #3
 8001baa:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001bac:	697b      	ldr	r3, [r7, #20]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20008da0 	.word	0x20008da0

08001bbc <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001bc0:	f001 f8e2 	bl	8002d88 <HAL_GetTick>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a1c      	ldr	r2, [pc, #112]	@ (8001c4c <MX_I2C2_Init+0x80>)
 8001bdc:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00F12981;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c50 <MX_I2C2_Init+0x84>)
 8001be2:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f001 fce4 	bl	80035dc <HAL_I2C_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c1e:	2100      	movs	r1, #0
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f002 fac3 	bl	80041ac <HAL_I2CEx_ConfigAnalogFilter>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8001c30:	2100      	movs	r1, #0
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f002 fb05 	bl	8004242 <HAL_I2CEx_ConfigDigitalFilter>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40005800 	.word	0x40005800
 8001c50:	00f12981 	.word	0x00f12981

08001c54 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b0ac      	sub	sp, #176	@ 0xb0
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	2288      	movs	r2, #136	@ 0x88
 8001c62:	2100      	movs	r1, #0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f008 f8cb 	bl	8009e00 <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c6a:	2380      	movs	r3, #128	@ 0x80
 8001c6c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	66bb      	str	r3, [r7, #104]	@ 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	4618      	mov	r0, r3
 8001c78:	f003 f994 	bl	8004fa4 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7c:	4b23      	ldr	r3, [pc, #140]	@ (8001d0c <I2C2_MspInit+0xb8>)
 8001c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c80:	4a22      	ldr	r2, [pc, #136]	@ (8001d0c <I2C2_MspInit+0xb8>)
 8001c82:	f043 0302 	orr.w	r3, r3, #2
 8001c86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c88:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <I2C2_MspInit+0xb8>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8001c94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c9c:	2312      	movs	r3, #18
 8001c9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8001cae:	2304      	movs	r3, #4
 8001cb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001cb4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4815      	ldr	r0, [pc, #84]	@ (8001d10 <I2C2_MspInit+0xbc>)
 8001cbc:	f001 f9a6 	bl	800300c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8001cc0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cc8:	2312      	movs	r3, #18
 8001cca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8001cda:	2304      	movs	r3, #4
 8001cdc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001ce0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	480a      	ldr	r0, [pc, #40]	@ (8001d10 <I2C2_MspInit+0xbc>)
 8001ce8:	f001 f990 	bl	800300c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cec:	4b07      	ldr	r3, [pc, #28]	@ (8001d0c <I2C2_MspInit+0xb8>)
 8001cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf0:	4a06      	ldr	r2, [pc, #24]	@ (8001d0c <I2C2_MspInit+0xb8>)
 8001cf2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf8:	4b04      	ldr	r3, [pc, #16]	@ (8001d0c <I2C2_MspInit+0xb8>)
 8001cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8001d04:	bf00      	nop
 8001d06:	37b0      	adds	r7, #176	@ 0xb0
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	48000400 	.word	0x48000400

08001d14 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001d1c:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <I2C2_MspDeInit+0x30>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d20:	4a08      	ldr	r2, [pc, #32]	@ (8001d44 <I2C2_MspDeInit+0x30>)
 8001d22:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001d26:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8001d28:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d2c:	4806      	ldr	r0, [pc, #24]	@ (8001d48 <I2C2_MspDeInit+0x34>)
 8001d2e:	f001 fb17 	bl	8003360 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8001d32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d36:	4804      	ldr	r0, [pc, #16]	@ (8001d48 <I2C2_MspDeInit+0x34>)
 8001d38:	f001 fb12 	bl	8003360 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40021000 	.word	0x40021000
 8001d48:	48000400 	.word	0x48000400

08001d4c <LSM6DSL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d103      	bne.n	8001d68 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	e051      	b.n	8001e0c <LSM6DSL_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	7b1a      	ldrb	r2, [r3, #12]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	691a      	ldr	r2, [r3, #16]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	695a      	ldr	r2, [r3, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	699a      	ldr	r2, [r3, #24]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a1d      	ldr	r2, [pc, #116]	@ (8001e18 <LSM6DSL_RegisterBusIO+0xcc>)
 8001da4:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a1c      	ldr	r2, [pc, #112]	@ (8001e1c <LSM6DSL_RegisterBusIO+0xd0>)
 8001daa:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	69da      	ldr	r2, [r3, #28]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d103      	bne.n	8001dca <LSM6DSL_RegisterBusIO+0x7e>
    {
      ret = LSM6DSL_ERROR;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	e020      	b.n	8001e0c <LSM6DSL_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4798      	blx	r3
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <LSM6DSL_RegisterBusIO+0x92>
    {
      ret = LSM6DSL_ERROR;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	e016      	b.n	8001e0c <LSM6DSL_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d112      	bne.n	8001e0c <LSM6DSL_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10d      	bne.n	8001e0c <LSM6DSL_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8001df0:	230c      	movs	r3, #12
 8001df2:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8001df4:	7afb      	ldrb	r3, [r7, #11]
 8001df6:	461a      	mov	r2, r3
 8001df8:	2112      	movs	r1, #18
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f9b9 	bl	8002172 <LSM6DSL_Write_Reg>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <LSM6DSL_RegisterBusIO+0xc0>
          {
            ret = LSM6DSL_ERROR;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e0a:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	0800242d 	.word	0x0800242d
 8001e1c:	08002463 	.word	0x08002463

08001e20 <LSM6DSL_Init>:
  * @brief  Initialize the LSM6DSL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3320      	adds	r3, #32
 8001e2c:	2101      	movs	r1, #1
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 fcbd 	bl	80027ae <lsm6dsl_auto_increment_set>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d002      	beq.n	8001e40 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8001e3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e3e:	e054      	b.n	8001eea <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3320      	adds	r3, #32
 8001e44:	2101      	movs	r1, #1
 8001e46:	4618      	mov	r0, r3
 8001e48:	f000 fc32 	bl	80026b0 <lsm6dsl_block_data_update_set>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d002      	beq.n	8001e58 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8001e52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e56:	e048      	b.n	8001eea <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3320      	adds	r3, #32
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 ff04 	bl	8002c6c <lsm6dsl_fifo_mode_set>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d002      	beq.n	8001e70 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e6e:	e03c      	b.n	8001eea <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2204      	movs	r2, #4
 8001e74:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3320      	adds	r3, #32
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 fba4 	bl	80025cc <lsm6dsl_xl_data_rate_set>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d002      	beq.n	8001e90 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 8001e8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e8e:	e02c      	b.n	8001eea <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3320      	adds	r3, #32
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 fb3a 	bl	8002510 <lsm6dsl_xl_full_scale_set>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d002      	beq.n	8001ea8 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8001ea2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ea6:	e020      	b.n	8001eea <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2204      	movs	r2, #4
 8001eac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3320      	adds	r3, #32
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 fbd4 	bl	8002664 <lsm6dsl_gy_data_rate_set>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d002      	beq.n	8001ec8 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8001ec2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ec6:	e010      	b.n	8001eea <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	3320      	adds	r3, #32
 8001ecc:	2106      	movs	r1, #6
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f000 fba2 	bl	8002618 <lsm6dsl_gy_full_scale_set>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 8001eda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ede:	e004      	b.n	8001eea <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LSM6DSL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <LSM6DSL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
 8001efa:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3320      	adds	r3, #32
 8001f00:	6839      	ldr	r1, [r7, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f000 fc42 	bl	800278c <lsm6dsl_device_id_get>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d002      	beq.n	8001f14 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8001f0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f12:	e000      	b.n	8001f16 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <LSM6DSL_ACC_Enable>:
  * @brief  Enable the LSM6DSL accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d101      	bne.n	8001f34 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8001f30:	2300      	movs	r3, #0
 8001f32:	e014      	b.n	8001f5e <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f103 0220 	add.w	r2, r3, #32
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8001f40:	4619      	mov	r1, r3
 8001f42:	4610      	mov	r0, r2
 8001f44:	f000 fb42 	bl	80025cc <lsm6dsl_xl_data_rate_set>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d002      	beq.n	8001f54 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8001f4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f52:	e004      	b.n	8001f5e <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LSM6DSL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <LSM6DSL_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	3320      	adds	r3, #32
 8001f7a:	f107 020b 	add.w	r2, r7, #11
 8001f7e:	4611      	mov	r1, r2
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 faeb 	bl	800255c <lsm6dsl_xl_full_scale_get>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d002      	beq.n	8001f92 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8001f8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f90:	e023      	b.n	8001fda <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8001f92:	7afb      	ldrb	r3, [r7, #11]
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	d81b      	bhi.n	8001fd0 <LSM6DSL_ACC_GetSensitivity+0x68>
 8001f98:	a201      	add	r2, pc, #4	@ (adr r2, 8001fa0 <LSM6DSL_ACC_GetSensitivity+0x38>)
 8001f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9e:	bf00      	nop
 8001fa0:	08001fb1 	.word	0x08001fb1
 8001fa4:	08001fc9 	.word	0x08001fc9
 8001fa8:	08001fb9 	.word	0x08001fb9
 8001fac:	08001fc1 	.word	0x08001fc1
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe4 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8001fb4:	601a      	str	r2, [r3, #0]
      break;
 8001fb6:	e00f      	b.n	8001fd8 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	4a0b      	ldr	r2, [pc, #44]	@ (8001fe8 <LSM6DSL_ACC_GetSensitivity+0x80>)
 8001fbc:	601a      	str	r2, [r3, #0]
      break;
 8001fbe:	e00b      	b.n	8001fd8 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001fec <LSM6DSL_ACC_GetSensitivity+0x84>)
 8001fc4:	601a      	str	r2, [r3, #0]
      break;
 8001fc6:	e007      	b.n	8001fd8 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	4a09      	ldr	r2, [pc, #36]	@ (8001ff0 <LSM6DSL_ACC_GetSensitivity+0x88>)
 8001fcc:	601a      	str	r2, [r3, #0]
      break;
 8001fce:	e003      	b.n	8001fd8 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8001fd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fd4:	60fb      	str	r3, [r7, #12]
      break;
 8001fd6:	bf00      	nop
  }

  return ret;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	3d79db23 	.word	0x3d79db23
 8001fe8:	3df9db23 	.word	0x3df9db23
 8001fec:	3e79db23 	.word	0x3e79db23
 8001ff0:	3ef9db23 	.word	0x3ef9db23

08001ff4 <LSM6DSL_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002006:	2b01      	cmp	r3, #1
 8002008:	d106      	bne.n	8002018 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 800200a:	ed97 0a00 	vldr	s0, [r7]
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 f8fe 	bl	8002210 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8002014:	4603      	mov	r3, r0
 8002016:	e005      	b.n	8002024 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002018:	ed97 0a00 	vldr	s0, [r7]
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f000 f983 	bl	8002328 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8002022:	4603      	mov	r3, r0
  }
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <LSM6DSL_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	2b02      	cmp	r3, #2
 800203a:	dd0b      	ble.n	8002054 <LSM6DSL_ACC_SetFullScale+0x28>
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	2b04      	cmp	r3, #4
 8002040:	dd06      	ble.n	8002050 <LSM6DSL_ACC_SetFullScale+0x24>
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	2b08      	cmp	r3, #8
 8002046:	dc01      	bgt.n	800204c <LSM6DSL_ACC_SetFullScale+0x20>
 8002048:	2303      	movs	r3, #3
 800204a:	e004      	b.n	8002056 <LSM6DSL_ACC_SetFullScale+0x2a>
 800204c:	2301      	movs	r3, #1
 800204e:	e002      	b.n	8002056 <LSM6DSL_ACC_SetFullScale+0x2a>
 8002050:	2302      	movs	r3, #2
 8002052:	e000      	b.n	8002056 <LSM6DSL_ACC_SetFullScale+0x2a>
 8002054:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8002056:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3320      	adds	r3, #32
 800205c:	7bfa      	ldrb	r2, [r7, #15]
 800205e:	4611      	mov	r1, r2
 8002060:	4618      	mov	r0, r3
 8002062:	f000 fa55 	bl	8002510 <lsm6dsl_xl_full_scale_set>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d002      	beq.n	8002072 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 800206c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002070:	e000      	b.n	8002074 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <LSM6DSL_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	3320      	adds	r3, #32
 800208a:	f107 0208 	add.w	r2, r7, #8
 800208e:	4611      	mov	r1, r2
 8002090:	4618      	mov	r0, r3
 8002092:	f000 fb33 	bl	80026fc <lsm6dsl_acceleration_raw_get>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d002      	beq.n	80020a2 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 800209c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020a0:	e00c      	b.n	80020bc <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80020a2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80020aa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80020b2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <LSM6DSL_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 80020ce:	f04f 0300 	mov.w	r3, #0
 80020d2:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3320      	adds	r3, #32
 80020d8:	f107 0210 	add.w	r2, r7, #16
 80020dc:	4611      	mov	r1, r2
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 fb0c 	bl	80026fc <lsm6dsl_acceleration_raw_get>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d002      	beq.n	80020f0 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 80020ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ee:	e03c      	b.n	800216a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80020f0:	f107 030c 	add.w	r3, r7, #12
 80020f4:	4619      	mov	r1, r3
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff ff36 	bl	8001f68 <LSM6DSL_ACC_GetSensitivity>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d002      	beq.n	8002108 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002106:	e030      	b.n	800216a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8002108:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800210c:	ee07 3a90 	vmov	s15, r3
 8002110:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002114:	edd7 7a03 	vldr	s15, [r7, #12]
 8002118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800211c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002120:	ee17 2a90 	vmov	r2, s15
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8002128:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800212c:	ee07 3a90 	vmov	s15, r3
 8002130:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002134:	edd7 7a03 	vldr	s15, [r7, #12]
 8002138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002140:	ee17 2a90 	vmov	r2, s15
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8002148:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800214c:	ee07 3a90 	vmov	s15, r3
 8002150:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002154:	edd7 7a03 	vldr	s15, [r7, #12]
 8002158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800215c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002160:	ee17 2a90 	vmov	r2, s15
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <LSM6DSL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
 800217a:	460b      	mov	r3, r1
 800217c:	70fb      	strb	r3, [r7, #3]
 800217e:	4613      	mov	r3, r2
 8002180:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f103 0020 	add.w	r0, r3, #32
 8002188:	1cba      	adds	r2, r7, #2
 800218a:	78f9      	ldrb	r1, [r7, #3]
 800218c:	2301      	movs	r3, #1
 800218e:	f000 f9a1 	bl	80024d4 <lsm6dsl_write_reg>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d002      	beq.n	800219e <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 8002198:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800219c:	e000      	b.n	80021a0 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <LSM6DSL_ACC_Set_INT1_DRDY>:
  * @param  pObj the device pObj
  * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3320      	adds	r3, #32
 80021b8:	f107 020c 	add.w	r2, r7, #12
 80021bc:	4611      	mov	r1, r2
 80021be:	4618      	mov	r0, r3
 80021c0:	f000 fc7e 	bl	8002ac0 <lsm6dsl_pin_int1_route_get>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d002      	beq.n	80021d0 <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 80021ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021ce:	e01b      	b.n	8002208 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 80021d0:	78fb      	ldrb	r3, [r7, #3]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d811      	bhi.n	80021fa <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 80021d6:	78fb      	ldrb	r3, [r7, #3]
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	7b3b      	ldrb	r3, [r7, #12]
 80021e0:	f362 0300 	bfi	r3, r2, #0, #1
 80021e4:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	3320      	adds	r3, #32
 80021ea:	68f9      	ldr	r1, [r7, #12]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 fb04 	bl	80027fa <lsm6dsl_pin_int1_route_set>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d006      	beq.n	8002206 <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 80021f8:	e002      	b.n	8002200 <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 80021fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021fe:	e003      	b.n	8002208 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 8002200:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002204:	e000      	b.n	8002208 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3710      	adds	r7, #16
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 800221c:	edd7 7a00 	vldr	s15, [r7]
 8002220:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8002224:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222c:	d801      	bhi.n	8002232 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 800222e:	2301      	movs	r3, #1
 8002230:	e058      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002232:	edd7 7a00 	vldr	s15, [r7]
 8002236:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800223a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800223e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002242:	d801      	bhi.n	8002248 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8002244:	2302      	movs	r3, #2
 8002246:	e04d      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002248:	edd7 7a00 	vldr	s15, [r7]
 800224c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800230c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8002250:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002258:	d801      	bhi.n	800225e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800225a:	2303      	movs	r3, #3
 800225c:	e042      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800225e:	edd7 7a00 	vldr	s15, [r7]
 8002262:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002310 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 8002266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800226a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800226e:	d801      	bhi.n	8002274 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8002270:	2304      	movs	r3, #4
 8002272:	e037      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002274:	edd7 7a00 	vldr	s15, [r7]
 8002278:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002314 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 800227c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002284:	d801      	bhi.n	800228a <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8002286:	2305      	movs	r3, #5
 8002288:	e02c      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800228a:	edd7 7a00 	vldr	s15, [r7]
 800228e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002318 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 8002292:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800229a:	d801      	bhi.n	80022a0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 800229c:	2306      	movs	r3, #6
 800229e:	e021      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80022a0:	edd7 7a00 	vldr	s15, [r7]
 80022a4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800231c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80022a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b0:	d801      	bhi.n	80022b6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80022b2:	2307      	movs	r3, #7
 80022b4:	e016      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80022b6:	edd7 7a00 	vldr	s15, [r7]
 80022ba:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002320 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 80022be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c6:	d801      	bhi.n	80022cc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80022c8:	2308      	movs	r3, #8
 80022ca:	e00b      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80022cc:	edd7 7a00 	vldr	s15, [r7]
 80022d0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002324 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 80022d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022dc:	d801      	bhi.n	80022e2 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80022de:	2309      	movs	r3, #9
 80022e0:	e000      	b.n	80022e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80022e2:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80022e4:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
            : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
            :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3320      	adds	r3, #32
 80022ea:	7bfa      	ldrb	r2, [r7, #15]
 80022ec:	4611      	mov	r1, r2
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 f96c 	bl	80025cc <lsm6dsl_xl_data_rate_set>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 80022fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022fe:	e000      	b.n	8002302 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	42500000 	.word	0x42500000
 8002310:	42d00000 	.word	0x42d00000
 8002314:	43500000 	.word	0x43500000
 8002318:	43d00000 	.word	0x43d00000
 800231c:	44504000 	.word	0x44504000
 8002320:	44cf8000 	.word	0x44cf8000
 8002324:	45502000 	.word	0x45502000

08002328 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8002334:	edd7 7a00 	vldr	s15, [r7]
 8002338:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800233c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002344:	d801      	bhi.n	800234a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8002346:	2301      	movs	r3, #1
 8002348:	e058      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800234a:	edd7 7a00 	vldr	s15, [r7]
 800234e:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8002352:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235a:	d801      	bhi.n	8002360 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 800235c:	2302      	movs	r3, #2
 800235e:	e04d      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002360:	edd7 7a00 	vldr	s15, [r7]
 8002364:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002410 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8002368:	eef4 7ac7 	vcmpe.f32	s15, s14
 800236c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002370:	d801      	bhi.n	8002376 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8002372:	2303      	movs	r3, #3
 8002374:	e042      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002376:	edd7 7a00 	vldr	s15, [r7]
 800237a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002414 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 800237e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002386:	d801      	bhi.n	800238c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8002388:	2304      	movs	r3, #4
 800238a:	e037      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800238c:	edd7 7a00 	vldr	s15, [r7]
 8002390:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002418 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8002394:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800239c:	d801      	bhi.n	80023a2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800239e:	2305      	movs	r3, #5
 80023a0:	e02c      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80023a2:	edd7 7a00 	vldr	s15, [r7]
 80023a6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800241c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80023aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b2:	d801      	bhi.n	80023b8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 80023b4:	2306      	movs	r3, #6
 80023b6:	e021      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80023b8:	edd7 7a00 	vldr	s15, [r7]
 80023bc:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002420 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80023c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023c8:	d801      	bhi.n	80023ce <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80023ca:	2307      	movs	r3, #7
 80023cc:	e016      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80023ce:	edd7 7a00 	vldr	s15, [r7]
 80023d2:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002424 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80023d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023de:	d801      	bhi.n	80023e4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 80023e0:	2308      	movs	r3, #8
 80023e2:	e00b      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80023e4:	edd7 7a00 	vldr	s15, [r7]
 80023e8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002428 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 80023ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f4:	d801      	bhi.n	80023fa <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 80023f6:	2309      	movs	r3, #9
 80023f8:	e000      	b.n	80023fc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80023fa:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                  : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                  : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                  :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	42500000 	.word	0x42500000
 8002414:	42d00000 	.word	0x42d00000
 8002418:	43500000 	.word	0x43500000
 800241c:	43d00000 	.word	0x43d00000
 8002420:	44504000 	.word	0x44504000
 8002424:	44cf8000 	.word	0x44cf8000
 8002428:	45502000 	.word	0x45502000

0800242c <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800242c:	b590      	push	{r4, r7, lr}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	607a      	str	r2, [r7, #4]
 8002436:	461a      	mov	r2, r3
 8002438:	460b      	mov	r3, r1
 800243a:	72fb      	strb	r3, [r7, #11]
 800243c:	4613      	mov	r3, r2
 800243e:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	695c      	ldr	r4, [r3, #20]
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	7b1b      	ldrb	r3, [r3, #12]
 800244c:	4618      	mov	r0, r3
 800244e:	7afb      	ldrb	r3, [r7, #11]
 8002450:	b299      	uxth	r1, r3
 8002452:	893b      	ldrh	r3, [r7, #8]
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	47a0      	blx	r4
 8002458:	4603      	mov	r3, r0
}
 800245a:	4618      	mov	r0, r3
 800245c:	371c      	adds	r7, #28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd90      	pop	{r4, r7, pc}

08002462 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002462:	b590      	push	{r4, r7, lr}
 8002464:	b087      	sub	sp, #28
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	607a      	str	r2, [r7, #4]
 800246c:	461a      	mov	r2, r3
 800246e:	460b      	mov	r3, r1
 8002470:	72fb      	strb	r3, [r7, #11]
 8002472:	4613      	mov	r3, r2
 8002474:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	691c      	ldr	r4, [r3, #16]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	7b1b      	ldrb	r3, [r3, #12]
 8002482:	4618      	mov	r0, r3
 8002484:	7afb      	ldrb	r3, [r7, #11]
 8002486:	b299      	uxth	r1, r3
 8002488:	893b      	ldrh	r3, [r7, #8]
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	47a0      	blx	r4
 800248e:	4603      	mov	r3, r0
}
 8002490:	4618      	mov	r0, r3
 8002492:	371c      	adds	r7, #28
 8002494:	46bd      	mov	sp, r7
 8002496:	bd90      	pop	{r4, r7, pc}

08002498 <lsm6dsl_read_reg>:
  *
  */
int32_t __weak lsm6dsl_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	607a      	str	r2, [r7, #4]
 80024a2:	461a      	mov	r2, r3
 80024a4:	460b      	mov	r3, r1
 80024a6:	72fb      	strb	r3, [r7, #11]
 80024a8:	4613      	mov	r3, r2
 80024aa:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d102      	bne.n	80024b8 <lsm6dsl_read_reg+0x20>
  {
    return -1;
 80024b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024b6:	e009      	b.n	80024cc <lsm6dsl_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	685c      	ldr	r4, [r3, #4]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	68d8      	ldr	r0, [r3, #12]
 80024c0:	893b      	ldrh	r3, [r7, #8]
 80024c2:	7af9      	ldrb	r1, [r7, #11]
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	47a0      	blx	r4
 80024c8:	6178      	str	r0, [r7, #20]

  return ret;
 80024ca:	697b      	ldr	r3, [r7, #20]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	371c      	adds	r7, #28
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd90      	pop	{r4, r7, pc}

080024d4 <lsm6dsl_write_reg>:
  *
  */
int32_t __weak lsm6dsl_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80024d4:	b590      	push	{r4, r7, lr}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	607a      	str	r2, [r7, #4]
 80024de:	461a      	mov	r2, r3
 80024e0:	460b      	mov	r3, r1
 80024e2:	72fb      	strb	r3, [r7, #11]
 80024e4:	4613      	mov	r3, r2
 80024e6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d102      	bne.n	80024f4 <lsm6dsl_write_reg+0x20>
  {
    return -1;
 80024ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024f2:	e009      	b.n	8002508 <lsm6dsl_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681c      	ldr	r4, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	68d8      	ldr	r0, [r3, #12]
 80024fc:	893b      	ldrh	r3, [r7, #8]
 80024fe:	7af9      	ldrb	r1, [r7, #11]
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	47a0      	blx	r4
 8002504:	6178      	str	r0, [r7, #20]

  return ret;
 8002506:	697b      	ldr	r3, [r7, #20]
}
 8002508:	4618      	mov	r0, r3
 800250a:	371c      	adds	r7, #28
 800250c:	46bd      	mov	sp, r7
 800250e:	bd90      	pop	{r4, r7, pc}

08002510 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	460b      	mov	r3, r1
 800251a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800251c:	f107 0208 	add.w	r2, r7, #8
 8002520:	2301      	movs	r3, #1
 8002522:	2110      	movs	r1, #16
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ffb7 	bl	8002498 <lsm6dsl_read_reg>
 800252a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10f      	bne.n	8002552 <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 8002532:	78fb      	ldrb	r3, [r7, #3]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	b2da      	uxtb	r2, r3
 800253a:	7a3b      	ldrb	r3, [r7, #8]
 800253c:	f362 0383 	bfi	r3, r2, #2, #2
 8002540:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002542:	f107 0208 	add.w	r2, r7, #8
 8002546:	2301      	movs	r3, #1
 8002548:	2110      	movs	r1, #16
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7ff ffc2 	bl	80024d4 <lsm6dsl_write_reg>
 8002550:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002552:	68fb      	ldr	r3, [r7, #12]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8002566:	f107 0208 	add.w	r2, r7, #8
 800256a:	2301      	movs	r3, #1
 800256c:	2110      	movs	r1, #16
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff ff92 	bl	8002498 <lsm6dsl_read_reg>
 8002574:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.fs_xl)
 8002576:	7a3b      	ldrb	r3, [r7, #8]
 8002578:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b03      	cmp	r3, #3
 8002580:	d81a      	bhi.n	80025b8 <lsm6dsl_xl_full_scale_get+0x5c>
 8002582:	a201      	add	r2, pc, #4	@ (adr r2, 8002588 <lsm6dsl_xl_full_scale_get+0x2c>)
 8002584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002588:	08002599 	.word	0x08002599
 800258c:	080025a1 	.word	0x080025a1
 8002590:	080025a9 	.word	0x080025a9
 8002594:	080025b1 	.word	0x080025b1
  {
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	2200      	movs	r2, #0
 800259c:	701a      	strb	r2, [r3, #0]
      break;
 800259e:	e00f      	b.n	80025c0 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	2201      	movs	r2, #1
 80025a4:	701a      	strb	r2, [r3, #0]
      break;
 80025a6:	e00b      	b.n	80025c0 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	2202      	movs	r2, #2
 80025ac:	701a      	strb	r2, [r3, #0]
      break;
 80025ae:	e007      	b.n	80025c0 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	2203      	movs	r2, #3
 80025b4:	701a      	strb	r2, [r3, #0]
      break;
 80025b6:	e003      	b.n	80025c0 <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	2204      	movs	r2, #4
 80025bc:	701a      	strb	r2, [r3, #0]
      break;
 80025be:	bf00      	nop
  }

  return ret;
 80025c0:	68fb      	ldr	r3, [r7, #12]
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop

080025cc <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80025d8:	f107 0208 	add.w	r2, r7, #8
 80025dc:	2301      	movs	r3, #1
 80025de:	2110      	movs	r1, #16
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff ff59 	bl	8002498 <lsm6dsl_read_reg>
 80025e6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10f      	bne.n	800260e <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 80025ee:	78fb      	ldrb	r3, [r7, #3]
 80025f0:	f003 030f 	and.w	r3, r3, #15
 80025f4:	b2da      	uxtb	r2, r3
 80025f6:	7a3b      	ldrb	r3, [r7, #8]
 80025f8:	f362 1307 	bfi	r3, r2, #4, #4
 80025fc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80025fe:	f107 0208 	add.w	r2, r7, #8
 8002602:	2301      	movs	r3, #1
 8002604:	2110      	movs	r1, #16
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff ff64 	bl	80024d4 <lsm6dsl_write_reg>
 800260c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800260e:	68fb      	ldr	r3, [r7, #12]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002624:	f107 0208 	add.w	r2, r7, #8
 8002628:	2301      	movs	r3, #1
 800262a:	2111      	movs	r1, #17
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ff33 	bl	8002498 <lsm6dsl_read_reg>
 8002632:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10f      	bne.n	800265a <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 800263a:	78fb      	ldrb	r3, [r7, #3]
 800263c:	f003 0307 	and.w	r3, r3, #7
 8002640:	b2da      	uxtb	r2, r3
 8002642:	7a3b      	ldrb	r3, [r7, #8]
 8002644:	f362 0343 	bfi	r3, r2, #1, #3
 8002648:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800264a:	f107 0208 	add.w	r2, r7, #8
 800264e:	2301      	movs	r3, #1
 8002650:	2111      	movs	r1, #17
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7ff ff3e 	bl	80024d4 <lsm6dsl_write_reg>
 8002658:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800265a:	68fb      	ldr	r3, [r7, #12]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	460b      	mov	r3, r1
 800266e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002670:	f107 0208 	add.w	r2, r7, #8
 8002674:	2301      	movs	r3, #1
 8002676:	2111      	movs	r1, #17
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7ff ff0d 	bl	8002498 <lsm6dsl_read_reg>
 800267e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10f      	bne.n	80026a6 <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 8002686:	78fb      	ldrb	r3, [r7, #3]
 8002688:	f003 030f 	and.w	r3, r3, #15
 800268c:	b2da      	uxtb	r2, r3
 800268e:	7a3b      	ldrb	r3, [r7, #8]
 8002690:	f362 1307 	bfi	r3, r2, #4, #4
 8002694:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8002696:	f107 0208 	add.w	r2, r7, #8
 800269a:	2301      	movs	r3, #1
 800269c:	2111      	movs	r1, #17
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f7ff ff18 	bl	80024d4 <lsm6dsl_write_reg>
 80026a4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80026a6:	68fb      	ldr	r3, [r7, #12]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3710      	adds	r7, #16
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80026bc:	f107 0208 	add.w	r2, r7, #8
 80026c0:	2301      	movs	r3, #1
 80026c2:	2112      	movs	r1, #18
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f7ff fee7 	bl	8002498 <lsm6dsl_read_reg>
 80026ca:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10f      	bne.n	80026f2 <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 80026d2:	78fb      	ldrb	r3, [r7, #3]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	7a3b      	ldrb	r3, [r7, #8]
 80026dc:	f362 1386 	bfi	r3, r2, #6, #1
 80026e0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80026e2:	f107 0208 	add.w	r2, r7, #8
 80026e6:	2301      	movs	r3, #1
 80026e8:	2112      	movs	r1, #18
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff fef2 	bl	80024d4 <lsm6dsl_write_reg>
 80026f0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80026f2:	68fb      	ldr	r3, [r7, #12]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8002706:	f107 020c 	add.w	r2, r7, #12
 800270a:	2306      	movs	r3, #6
 800270c:	2128      	movs	r1, #40	@ 0x28
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff fec2 	bl	8002498 <lsm6dsl_read_reg>
 8002714:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002716:	7b7b      	ldrb	r3, [r7, #13]
 8002718:	b21a      	sxth	r2, r3
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002724:	b29b      	uxth	r3, r3
 8002726:	021b      	lsls	r3, r3, #8
 8002728:	b29b      	uxth	r3, r3
 800272a:	7b3a      	ldrb	r2, [r7, #12]
 800272c:	4413      	add	r3, r2
 800272e:	b29b      	uxth	r3, r3
 8002730:	b21a      	sxth	r2, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002736:	7bfa      	ldrb	r2, [r7, #15]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	3302      	adds	r3, #2
 800273c:	b212      	sxth	r2, r2
 800273e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	3302      	adds	r3, #2
 8002744:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002748:	b29b      	uxth	r3, r3
 800274a:	021b      	lsls	r3, r3, #8
 800274c:	b29b      	uxth	r3, r3
 800274e:	7bba      	ldrb	r2, [r7, #14]
 8002750:	4413      	add	r3, r2
 8002752:	b29a      	uxth	r2, r3
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	3302      	adds	r3, #2
 8002758:	b212      	sxth	r2, r2
 800275a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800275c:	7c7a      	ldrb	r2, [r7, #17]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	3304      	adds	r3, #4
 8002762:	b212      	sxth	r2, r2
 8002764:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	3304      	adds	r3, #4
 800276a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800276e:	b29b      	uxth	r3, r3
 8002770:	021b      	lsls	r3, r3, #8
 8002772:	b29b      	uxth	r3, r3
 8002774:	7c3a      	ldrb	r2, [r7, #16]
 8002776:	4413      	add	r3, r2
 8002778:	b29a      	uxth	r2, r3
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	3304      	adds	r3, #4
 800277e:	b212      	sxth	r2, r2
 8002780:	801a      	strh	r2, [r3, #0]

  return ret;
 8002782:	697b      	ldr	r3, [r7, #20]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3718      	adds	r7, #24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8002796:	2301      	movs	r3, #1
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	210f      	movs	r1, #15
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff fe7b 	bl	8002498 <lsm6dsl_read_reg>
 80027a2:	60f8      	str	r0, [r7, #12]

  return ret;
 80027a4:	68fb      	ldr	r3, [r7, #12]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b084      	sub	sp, #16
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80027ba:	f107 0208 	add.w	r2, r7, #8
 80027be:	2301      	movs	r3, #1
 80027c0:	2112      	movs	r1, #18
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff fe68 	bl	8002498 <lsm6dsl_read_reg>
 80027c8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10f      	bne.n	80027f0 <lsm6dsl_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = val;
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	7a3b      	ldrb	r3, [r7, #8]
 80027da:	f362 0382 	bfi	r3, r2, #2, #1
 80027de:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80027e0:	f107 0208 	add.w	r2, r7, #8
 80027e4:	2301      	movs	r3, #1
 80027e6:	2112      	movs	r1, #18
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7ff fe73 	bl	80024d4 <lsm6dsl_write_reg>
 80027ee:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80027f0:	68fb      	ldr	r3, [r7, #12]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b08a      	sub	sp, #40	@ 0x28
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8002804:	f107 021c 	add.w	r2, r7, #28
 8002808:	2301      	movs	r3, #1
 800280a:	210d      	movs	r1, #13
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff fe43 	bl	8002498 <lsm6dsl_read_reg>
 8002812:	6278      	str	r0, [r7, #36]	@ 0x24

  if (ret == 0)
 8002814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002816:	2b00      	cmp	r3, #0
 8002818:	d147      	bne.n	80028aa <lsm6dsl_pin_int1_route_set+0xb0>
  {
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 800281a:	783b      	ldrb	r3, [r7, #0]
 800281c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002820:	b2da      	uxtb	r2, r3
 8002822:	7f3b      	ldrb	r3, [r7, #28]
 8002824:	f362 0300 	bfi	r3, r2, #0, #1
 8002828:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 800282a:	783b      	ldrb	r3, [r7, #0]
 800282c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002830:	b2da      	uxtb	r2, r3
 8002832:	7f3b      	ldrb	r3, [r7, #28]
 8002834:	f362 0341 	bfi	r3, r2, #1, #1
 8002838:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 800283a:	783b      	ldrb	r3, [r7, #0]
 800283c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002840:	b2da      	uxtb	r2, r3
 8002842:	7f3b      	ldrb	r3, [r7, #28]
 8002844:	f362 0382 	bfi	r3, r2, #2, #1
 8002848:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 800284a:	783b      	ldrb	r3, [r7, #0]
 800284c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002850:	b2da      	uxtb	r2, r3
 8002852:	7f3b      	ldrb	r3, [r7, #28]
 8002854:	f362 03c3 	bfi	r3, r2, #3, #1
 8002858:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 800285a:	783b      	ldrb	r3, [r7, #0]
 800285c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002860:	b2da      	uxtb	r2, r3
 8002862:	7f3b      	ldrb	r3, [r7, #28]
 8002864:	f362 1304 	bfi	r3, r2, #4, #1
 8002868:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 800286a:	783b      	ldrb	r3, [r7, #0]
 800286c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002870:	b2da      	uxtb	r2, r3
 8002872:	7f3b      	ldrb	r3, [r7, #28]
 8002874:	f362 1345 	bfi	r3, r2, #5, #1
 8002878:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 800287a:	783b      	ldrb	r3, [r7, #0]
 800287c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002880:	b2da      	uxtb	r2, r3
 8002882:	7f3b      	ldrb	r3, [r7, #28]
 8002884:	f362 1386 	bfi	r3, r2, #6, #1
 8002888:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 800288a:	783b      	ldrb	r3, [r7, #0]
 800288c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002890:	b2da      	uxtb	r2, r3
 8002892:	7f3b      	ldrb	r3, [r7, #28]
 8002894:	f362 13c7 	bfi	r3, r2, #7, #1
 8002898:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 800289a:	f107 021c 	add.w	r2, r7, #28
 800289e:	2301      	movs	r3, #1
 80028a0:	210d      	movs	r1, #13
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff fe16 	bl	80024d4 <lsm6dsl_write_reg>
 80028a8:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d107      	bne.n	80028c0 <lsm6dsl_pin_int1_route_set+0xc6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 80028b0:	f107 0218 	add.w	r2, r7, #24
 80028b4:	2301      	movs	r3, #1
 80028b6:	215e      	movs	r1, #94	@ 0x5e
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff fded 	bl	8002498 <lsm6dsl_read_reg>
 80028be:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 80028c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d107      	bne.n	80028d6 <lsm6dsl_pin_int1_route_set+0xdc>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 80028c6:	f107 0214 	add.w	r2, r7, #20
 80028ca:	2301      	movs	r3, #1
 80028cc:	215f      	movs	r1, #95	@ 0x5f
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7ff fde2 	bl	8002498 <lsm6dsl_read_reg>
 80028d4:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d147      	bne.n	800296c <lsm6dsl_pin_int1_route_set+0x172>
  {
    md1_cfg.int1_timer           = val.int1_timer;
 80028dc:	787b      	ldrb	r3, [r7, #1]
 80028de:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80028e2:	b2da      	uxtb	r2, r3
 80028e4:	7e3b      	ldrb	r3, [r7, #24]
 80028e6:	f362 0300 	bfi	r3, r2, #0, #1
 80028ea:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_tilt            = val.int1_tilt;
 80028ec:	787b      	ldrb	r3, [r7, #1]
 80028ee:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	7e3b      	ldrb	r3, [r7, #24]
 80028f6:	f362 0341 	bfi	r3, r2, #1, #1
 80028fa:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_6d              = val.int1_6d;
 80028fc:	787b      	ldrb	r3, [r7, #1]
 80028fe:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002902:	b2da      	uxtb	r2, r3
 8002904:	7e3b      	ldrb	r3, [r7, #24]
 8002906:	f362 0382 	bfi	r3, r2, #2, #1
 800290a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_double_tap      = val.int1_double_tap;
 800290c:	787b      	ldrb	r3, [r7, #1]
 800290e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002912:	b2da      	uxtb	r2, r3
 8002914:	7e3b      	ldrb	r3, [r7, #24]
 8002916:	f362 03c3 	bfi	r3, r2, #3, #1
 800291a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_ff              = val.int1_ff;
 800291c:	787b      	ldrb	r3, [r7, #1]
 800291e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002922:	b2da      	uxtb	r2, r3
 8002924:	7e3b      	ldrb	r3, [r7, #24]
 8002926:	f362 1304 	bfi	r3, r2, #4, #1
 800292a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_wu              = val.int1_wu;
 800292c:	787b      	ldrb	r3, [r7, #1]
 800292e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002932:	b2da      	uxtb	r2, r3
 8002934:	7e3b      	ldrb	r3, [r7, #24]
 8002936:	f362 1345 	bfi	r3, r2, #5, #1
 800293a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_single_tap      = val.int1_single_tap;
 800293c:	787b      	ldrb	r3, [r7, #1]
 800293e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002942:	b2da      	uxtb	r2, r3
 8002944:	7e3b      	ldrb	r3, [r7, #24]
 8002946:	f362 1386 	bfi	r3, r2, #6, #1
 800294a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_inact_state     = val.int1_inact_state;
 800294c:	787b      	ldrb	r3, [r7, #1]
 800294e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002952:	b2da      	uxtb	r2, r3
 8002954:	7e3b      	ldrb	r3, [r7, #24]
 8002956:	f362 13c7 	bfi	r3, r2, #7, #1
 800295a:	763b      	strb	r3, [r7, #24]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 800295c:	f107 0218 	add.w	r2, r7, #24
 8002960:	2301      	movs	r3, #1
 8002962:	215e      	movs	r1, #94	@ 0x5e
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff fdb5 	bl	80024d4 <lsm6dsl_write_reg>
 800296a:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 800296c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296e:	2b00      	cmp	r3, #0
 8002970:	d107      	bne.n	8002982 <lsm6dsl_pin_int1_route_set+0x188>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8002972:	f107 0210 	add.w	r2, r7, #16
 8002976:	2301      	movs	r3, #1
 8002978:	2113      	movs	r1, #19
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7ff fd8c 	bl	8002498 <lsm6dsl_read_reg>
 8002980:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10f      	bne.n	80029a8 <lsm6dsl_pin_int1_route_set+0x1ae>
  {
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 8002988:	78bb      	ldrb	r3, [r7, #2]
 800298a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800298e:	b2da      	uxtb	r2, r3
 8002990:	7c3b      	ldrb	r3, [r7, #16]
 8002992:	f362 1304 	bfi	r3, r2, #4, #1
 8002996:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8002998:	f107 0210 	add.w	r2, r7, #16
 800299c:	2301      	movs	r3, #1
 800299e:	2113      	movs	r1, #19
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff fd97 	bl	80024d4 <lsm6dsl_write_reg>
 80029a6:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d107      	bne.n	80029be <lsm6dsl_pin_int1_route_set+0x1c4>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 80029ae:	f107 0220 	add.w	r2, r7, #32
 80029b2:	2301      	movs	r3, #1
 80029b4:	211a      	movs	r1, #26
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7ff fd6e 	bl	8002498 <lsm6dsl_read_reg>
 80029bc:	6278      	str	r0, [r7, #36]	@ 0x24
                           (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 80029be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d111      	bne.n	80029e8 <lsm6dsl_pin_int1_route_set+0x1ee>
  {
    master_config.drdy_on_int1   = val.den_drdy_int1;
 80029c4:	78bb      	ldrb	r3, [r7, #2]
 80029c6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80029ca:	b2da      	uxtb	r2, r3
 80029cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80029d0:	f362 13c7 	bfi	r3, r2, #7, #1
 80029d4:	f887 3020 	strb.w	r3, [r7, #32]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 80029d8:	f107 0220 	add.w	r2, r7, #32
 80029dc:	2301      	movs	r3, #1
 80029de:	211a      	movs	r1, #26
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff fd77 	bl	80024d4 <lsm6dsl_write_reg>
 80029e6:	6278      	str	r0, [r7, #36]	@ 0x24
                            (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d158      	bne.n	8002aa0 <lsm6dsl_pin_int1_route_set+0x2a6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 80029ee:	f107 020c 	add.w	r2, r7, #12
 80029f2:	2301      	movs	r3, #1
 80029f4:	2158      	movs	r1, #88	@ 0x58
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7ff fd4e 	bl	8002498 <lsm6dsl_read_reg>
 80029fc:	6278      	str	r0, [r7, #36]	@ 0x24

    if ((val.int1_6d != 0x00U) ||
 80029fe:	787b      	ldrb	r3, [r7, #1]
 8002a00:	f003 0304 	and.w	r3, r3, #4
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d141      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 8002a0a:	787b      	ldrb	r3, [r7, #1]
 8002a0c:	f003 0310 	and.w	r3, r3, #16
 8002a10:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d13b      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8002a16:	787b      	ldrb	r3, [r7, #1]
 8002a18:	f003 0320 	and.w	r3, r3, #32
 8002a1c:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d135      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 8002a22:	787b      	ldrb	r3, [r7, #1]
 8002a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a28:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d12f      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 8002a2e:	787b      	ldrb	r3, [r7, #1]
 8002a30:	f003 0308 	and.w	r3, r3, #8
 8002a34:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d129      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U) ||
 8002a3a:	787b      	ldrb	r3, [r7, #1]
 8002a3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002a40:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d123      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8002a46:	7d3b      	ldrb	r3, [r7, #20]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U) ||
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d11d      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 8002a52:	7d3b      	ldrb	r3, [r7, #20]
 8002a54:	f003 0310 	and.w	r3, r3, #16
 8002a58:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d117      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 8002a5e:	7d3b      	ldrb	r3, [r7, #20]
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d111      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 8002a6a:	7d3b      	ldrb	r3, [r7, #20]
 8002a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a70:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10b      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 8002a76:	7d3b      	ldrb	r3, [r7, #20]
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d105      	bne.n	8002a8e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state != 0x00U))
 8002a82:	7d3b      	ldrb	r3, [r7, #20]
 8002a84:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002a88:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d004      	beq.n	8002a98 <lsm6dsl_pin_int1_route_set+0x29e>
    {
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8002a8e:	7b3b      	ldrb	r3, [r7, #12]
 8002a90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a94:	733b      	strb	r3, [r7, #12]
 8002a96:	e003      	b.n	8002aa0 <lsm6dsl_pin_int1_route_set+0x2a6>
    }

    else
    {
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8002a98:	7b3b      	ldrb	r3, [r7, #12]
 8002a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a9e:	733b      	strb	r3, [r7, #12]
    }
  }

  if (ret == 0)
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d107      	bne.n	8002ab6 <lsm6dsl_pin_int1_route_set+0x2bc>
  {
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 8002aa6:	f107 020c 	add.w	r2, r7, #12
 8002aaa:	2301      	movs	r3, #1
 8002aac:	2158      	movs	r1, #88	@ 0x58
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7ff fd10 	bl	80024d4 <lsm6dsl_write_reg>
 8002ab4:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return ret;
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3728      	adds	r7, #40	@ 0x28
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(const stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  lsm6dsl_int1_ctrl_t int1_ctrl;
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8002aca:	f107 0214 	add.w	r2, r7, #20
 8002ace:	2301      	movs	r3, #1
 8002ad0:	210d      	movs	r1, #13
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7ff fce0 	bl	8002498 <lsm6dsl_read_reg>
 8002ad8:	61f8      	str	r0, [r7, #28]

  if (ret == 0)
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f040 80c0 	bne.w	8002c62 <lsm6dsl_pin_int1_route_get+0x1a2>
  {
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 8002ae2:	7d3b      	ldrb	r3, [r7, #20]
 8002ae4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002ae8:	b2d9      	uxtb	r1, r3
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	7813      	ldrb	r3, [r2, #0]
 8002aee:	f361 0300 	bfi	r3, r1, #0, #1
 8002af2:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 8002af4:	7d3b      	ldrb	r3, [r7, #20]
 8002af6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002afa:	b2d9      	uxtb	r1, r3
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	7813      	ldrb	r3, [r2, #0]
 8002b00:	f361 0341 	bfi	r3, r1, #1, #1
 8002b04:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 8002b06:	7d3b      	ldrb	r3, [r7, #20]
 8002b08:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002b0c:	b2d9      	uxtb	r1, r3
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	7813      	ldrb	r3, [r2, #0]
 8002b12:	f361 0382 	bfi	r3, r1, #2, #1
 8002b16:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8002b18:	7d3b      	ldrb	r3, [r7, #20]
 8002b1a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002b1e:	b2d9      	uxtb	r1, r3
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	7813      	ldrb	r3, [r2, #0]
 8002b24:	f361 03c3 	bfi	r3, r1, #3, #1
 8002b28:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8002b2a:	7d3b      	ldrb	r3, [r7, #20]
 8002b2c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002b30:	b2d9      	uxtb	r1, r3
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	7813      	ldrb	r3, [r2, #0]
 8002b36:	f361 1304 	bfi	r3, r1, #4, #1
 8002b3a:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8002b3c:	7d3b      	ldrb	r3, [r7, #20]
 8002b3e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002b42:	b2d9      	uxtb	r1, r3
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	7813      	ldrb	r3, [r2, #0]
 8002b48:	f361 1345 	bfi	r3, r1, #5, #1
 8002b4c:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 8002b4e:	7d3b      	ldrb	r3, [r7, #20]
 8002b50:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002b54:	b2d9      	uxtb	r1, r3
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	7813      	ldrb	r3, [r2, #0]
 8002b5a:	f361 1386 	bfi	r3, r1, #6, #1
 8002b5e:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 8002b60:	7d3b      	ldrb	r3, [r7, #20]
 8002b62:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002b66:	b2d9      	uxtb	r1, r3
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	7813      	ldrb	r3, [r2, #0]
 8002b6c:	f361 13c7 	bfi	r3, r1, #7, #1
 8002b70:	7013      	strb	r3, [r2, #0]
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8002b72:	f107 0210 	add.w	r2, r7, #16
 8002b76:	2301      	movs	r3, #1
 8002b78:	215e      	movs	r1, #94	@ 0x5e
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff fc8c 	bl	8002498 <lsm6dsl_read_reg>
 8002b80:	61f8      	str	r0, [r7, #28]

    if (ret == 0)
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d16c      	bne.n	8002c62 <lsm6dsl_pin_int1_route_get+0x1a2>
    {
      val->int1_timer       = md1_cfg.int1_timer;
 8002b88:	7c3b      	ldrb	r3, [r7, #16]
 8002b8a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002b8e:	b2d9      	uxtb	r1, r3
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	7853      	ldrb	r3, [r2, #1]
 8002b94:	f361 0300 	bfi	r3, r1, #0, #1
 8002b98:	7053      	strb	r3, [r2, #1]
      val->int1_tilt        = md1_cfg.int1_tilt;
 8002b9a:	7c3b      	ldrb	r3, [r7, #16]
 8002b9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002ba0:	b2d9      	uxtb	r1, r3
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	7853      	ldrb	r3, [r2, #1]
 8002ba6:	f361 0341 	bfi	r3, r1, #1, #1
 8002baa:	7053      	strb	r3, [r2, #1]
      val->int1_6d          = md1_cfg.int1_6d;
 8002bac:	7c3b      	ldrb	r3, [r7, #16]
 8002bae:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002bb2:	b2d9      	uxtb	r1, r3
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	7853      	ldrb	r3, [r2, #1]
 8002bb8:	f361 0382 	bfi	r3, r1, #2, #1
 8002bbc:	7053      	strb	r3, [r2, #1]
      val->int1_double_tap  = md1_cfg.int1_double_tap;
 8002bbe:	7c3b      	ldrb	r3, [r7, #16]
 8002bc0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002bc4:	b2d9      	uxtb	r1, r3
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	7853      	ldrb	r3, [r2, #1]
 8002bca:	f361 03c3 	bfi	r3, r1, #3, #1
 8002bce:	7053      	strb	r3, [r2, #1]
      val->int1_ff          = md1_cfg.int1_ff;
 8002bd0:	7c3b      	ldrb	r3, [r7, #16]
 8002bd2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002bd6:	b2d9      	uxtb	r1, r3
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	7853      	ldrb	r3, [r2, #1]
 8002bdc:	f361 1304 	bfi	r3, r1, #4, #1
 8002be0:	7053      	strb	r3, [r2, #1]
      val->int1_wu          = md1_cfg.int1_wu;
 8002be2:	7c3b      	ldrb	r3, [r7, #16]
 8002be4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002be8:	b2d9      	uxtb	r1, r3
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	7853      	ldrb	r3, [r2, #1]
 8002bee:	f361 1345 	bfi	r3, r1, #5, #1
 8002bf2:	7053      	strb	r3, [r2, #1]
      val->int1_single_tap  = md1_cfg.int1_single_tap;
 8002bf4:	7c3b      	ldrb	r3, [r7, #16]
 8002bf6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002bfa:	b2d9      	uxtb	r1, r3
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	7853      	ldrb	r3, [r2, #1]
 8002c00:	f361 1386 	bfi	r3, r1, #6, #1
 8002c04:	7053      	strb	r3, [r2, #1]
      val->int1_inact_state = md1_cfg.int1_inact_state;
 8002c06:	7c3b      	ldrb	r3, [r7, #16]
 8002c08:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002c0c:	b2d9      	uxtb	r1, r3
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	7853      	ldrb	r3, [r2, #1]
 8002c12:	f361 13c7 	bfi	r3, r1, #7, #1
 8002c16:	7053      	strb	r3, [r2, #1]
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8002c18:	f107 020c 	add.w	r2, r7, #12
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	2113      	movs	r1, #19
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7ff fc39 	bl	8002498 <lsm6dsl_read_reg>
 8002c26:	61f8      	str	r0, [r7, #28]

      if (ret == 0)
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d119      	bne.n	8002c62 <lsm6dsl_pin_int1_route_get+0x1a2>
      {
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 8002c2e:	7b3b      	ldrb	r3, [r7, #12]
 8002c30:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002c34:	b2d9      	uxtb	r1, r3
 8002c36:	683a      	ldr	r2, [r7, #0]
 8002c38:	7893      	ldrb	r3, [r2, #2]
 8002c3a:	f361 0300 	bfi	r3, r1, #0, #1
 8002c3e:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8002c40:	f107 0218 	add.w	r2, r7, #24
 8002c44:	2301      	movs	r3, #1
 8002c46:	211a      	movs	r1, #26
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff fc25 	bl	8002498 <lsm6dsl_read_reg>
 8002c4e:	61f8      	str	r0, [r7, #28]
                               (uint8_t *)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 8002c50:	7e3b      	ldrb	r3, [r7, #24]
 8002c52:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002c56:	b2d9      	uxtb	r1, r3
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	7893      	ldrb	r3, [r2, #2]
 8002c5c:	f361 0300 	bfi	r3, r1, #0, #1
 8002c60:	7093      	strb	r3, [r2, #2]
      }
    }
  }

  return ret;
 8002c62:	69fb      	ldr	r3, [r7, #28]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3720      	adds	r7, #32
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(const stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8002c78:	f107 0208 	add.w	r2, r7, #8
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	210a      	movs	r1, #10
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	f7ff fc09 	bl	8002498 <lsm6dsl_read_reg>
 8002c86:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10f      	bne.n	8002cae <lsm6dsl_fifo_mode_set+0x42>
  {
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8002c8e:	78fb      	ldrb	r3, [r7, #3]
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	7a3b      	ldrb	r3, [r7, #8]
 8002c98:	f362 0302 	bfi	r3, r2, #0, #3
 8002c9c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8002c9e:	f107 0208 	add.w	r2, r7, #8
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	210a      	movs	r1, #10
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff fc14 	bl	80024d4 <lsm6dsl_write_reg>
 8002cac:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 8002cae:	68fb      	ldr	r3, [r7, #12]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cc2:	2003      	movs	r0, #3
 8002cc4:	f000 f960 	bl	8002f88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cc8:	2000      	movs	r0, #0
 8002cca:	f000 f80d 	bl	8002ce8 <HAL_InitTick>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d002      	beq.n	8002cda <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	71fb      	strb	r3, [r7, #7]
 8002cd8:	e001      	b.n	8002cde <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002cda:	f7fe fd59 	bl	8001790 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002cde:	79fb      	ldrb	r3, [r7, #7]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002cf4:	4b17      	ldr	r3, [pc, #92]	@ (8002d54 <HAL_InitTick+0x6c>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d023      	beq.n	8002d44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002cfc:	4b16      	ldr	r3, [pc, #88]	@ (8002d58 <HAL_InitTick+0x70>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b14      	ldr	r3, [pc, #80]	@ (8002d54 <HAL_InitTick+0x6c>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	4619      	mov	r1, r3
 8002d06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 f96d 	bl	8002ff2 <HAL_SYSTICK_Config>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10f      	bne.n	8002d3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b0f      	cmp	r3, #15
 8002d22:	d809      	bhi.n	8002d38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d24:	2200      	movs	r2, #0
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d2c:	f000 f937 	bl	8002f9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d30:	4a0a      	ldr	r2, [pc, #40]	@ (8002d5c <HAL_InitTick+0x74>)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e007      	b.n	8002d48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	73fb      	strb	r3, [r7, #15]
 8002d3c:	e004      	b.n	8002d48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	73fb      	strb	r3, [r7, #15]
 8002d42:	e001      	b.n	8002d48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	2000003c 	.word	0x2000003c
 8002d58:	20000034 	.word	0x20000034
 8002d5c:	20000038 	.word	0x20000038

08002d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d64:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <HAL_IncTick+0x20>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	4b06      	ldr	r3, [pc, #24]	@ (8002d84 <HAL_IncTick+0x24>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4413      	add	r3, r2
 8002d70:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <HAL_IncTick+0x24>)
 8002d72:	6013      	str	r3, [r2, #0]
}
 8002d74:	bf00      	nop
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	2000003c 	.word	0x2000003c
 8002d84:	20008df8 	.word	0x20008df8

08002d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d8c:	4b03      	ldr	r3, [pc, #12]	@ (8002d9c <HAL_GetTick+0x14>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	20008df8 	.word	0x20008df8

08002da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002da8:	f7ff ffee 	bl	8002d88 <HAL_GetTick>
 8002dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002db8:	d005      	beq.n	8002dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002dba:	4b0a      	ldr	r3, [pc, #40]	@ (8002de4 <HAL_Delay+0x44>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002dc6:	bf00      	nop
 8002dc8:	f7ff ffde 	bl	8002d88 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d8f7      	bhi.n	8002dc8 <HAL_Delay+0x28>
  {
  }
}
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	2000003c 	.word	0x2000003c

08002de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002df8:	4b0c      	ldr	r3, [pc, #48]	@ (8002e2c <__NVIC_SetPriorityGrouping+0x44>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e04:	4013      	ands	r3, r2
 8002e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e1a:	4a04      	ldr	r2, [pc, #16]	@ (8002e2c <__NVIC_SetPriorityGrouping+0x44>)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	60d3      	str	r3, [r2, #12]
}
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	e000ed00 	.word	0xe000ed00

08002e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e34:	4b04      	ldr	r3, [pc, #16]	@ (8002e48 <__NVIC_GetPriorityGrouping+0x18>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	0a1b      	lsrs	r3, r3, #8
 8002e3a:	f003 0307 	and.w	r3, r3, #7
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	e000ed00 	.word	0xe000ed00

08002e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	4603      	mov	r3, r0
 8002e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	db0b      	blt.n	8002e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	f003 021f 	and.w	r2, r3, #31
 8002e64:	4907      	ldr	r1, [pc, #28]	@ (8002e84 <__NVIC_EnableIRQ+0x38>)
 8002e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6a:	095b      	lsrs	r3, r3, #5
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	e000e100 	.word	0xe000e100

08002e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	6039      	str	r1, [r7, #0]
 8002e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	db0a      	blt.n	8002eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	490c      	ldr	r1, [pc, #48]	@ (8002ed4 <__NVIC_SetPriority+0x4c>)
 8002ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea6:	0112      	lsls	r2, r2, #4
 8002ea8:	b2d2      	uxtb	r2, r2
 8002eaa:	440b      	add	r3, r1
 8002eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb0:	e00a      	b.n	8002ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	4908      	ldr	r1, [pc, #32]	@ (8002ed8 <__NVIC_SetPriority+0x50>)
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	3b04      	subs	r3, #4
 8002ec0:	0112      	lsls	r2, r2, #4
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	761a      	strb	r2, [r3, #24]
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	e000e100 	.word	0xe000e100
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b089      	sub	sp, #36	@ 0x24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f1c3 0307 	rsb	r3, r3, #7
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	bf28      	it	cs
 8002efa:	2304      	movcs	r3, #4
 8002efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	3304      	adds	r3, #4
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d902      	bls.n	8002f0c <NVIC_EncodePriority+0x30>
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3b03      	subs	r3, #3
 8002f0a:	e000      	b.n	8002f0e <NVIC_EncodePriority+0x32>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43da      	mvns	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	401a      	ands	r2, r3
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2e:	43d9      	mvns	r1, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	4313      	orrs	r3, r2
         );
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3724      	adds	r7, #36	@ 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
	...

08002f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f54:	d301      	bcc.n	8002f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f56:	2301      	movs	r3, #1
 8002f58:	e00f      	b.n	8002f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f84 <SysTick_Config+0x40>)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f62:	210f      	movs	r1, #15
 8002f64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f68:	f7ff ff8e 	bl	8002e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f6c:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <SysTick_Config+0x40>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f72:	4b04      	ldr	r3, [pc, #16]	@ (8002f84 <SysTick_Config+0x40>)
 8002f74:	2207      	movs	r2, #7
 8002f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	e000e010 	.word	0xe000e010

08002f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f7ff ff29 	bl	8002de8 <__NVIC_SetPriorityGrouping>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b086      	sub	sp, #24
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	60b9      	str	r1, [r7, #8]
 8002fa8:	607a      	str	r2, [r7, #4]
 8002faa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fb0:	f7ff ff3e 	bl	8002e30 <__NVIC_GetPriorityGrouping>
 8002fb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	68b9      	ldr	r1, [r7, #8]
 8002fba:	6978      	ldr	r0, [r7, #20]
 8002fbc:	f7ff ff8e 	bl	8002edc <NVIC_EncodePriority>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff5d 	bl	8002e88 <__NVIC_SetPriority>
}
 8002fce:	bf00      	nop
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4603      	mov	r3, r0
 8002fde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff ff31 	bl	8002e4c <__NVIC_EnableIRQ>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff ffa2 	bl	8002f44 <SysTick_Config>
 8003000:	4603      	mov	r3, r0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003016:	2300      	movs	r3, #0
 8003018:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301a:	e17f      	b.n	800331c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	2101      	movs	r1, #1
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	fa01 f303 	lsl.w	r3, r1, r3
 8003028:	4013      	ands	r3, r2
 800302a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2b00      	cmp	r3, #0
 8003030:	f000 8171 	beq.w	8003316 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 0303 	and.w	r3, r3, #3
 800303c:	2b01      	cmp	r3, #1
 800303e:	d005      	beq.n	800304c <HAL_GPIO_Init+0x40>
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f003 0303 	and.w	r3, r3, #3
 8003048:	2b02      	cmp	r3, #2
 800304a:	d130      	bne.n	80030ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	2203      	movs	r2, #3
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4013      	ands	r3, r2
 8003062:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	68da      	ldr	r2, [r3, #12]
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	4313      	orrs	r3, r2
 8003074:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003082:	2201      	movs	r2, #1
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	091b      	lsrs	r3, r3, #4
 8003098:	f003 0201 	and.w	r2, r3, #1
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b03      	cmp	r3, #3
 80030b8:	d118      	bne.n	80030ec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80030c0:	2201      	movs	r2, #1
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	4013      	ands	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	08db      	lsrs	r3, r3, #3
 80030d6:	f003 0201 	and.w	r2, r3, #1
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 0303 	and.w	r3, r3, #3
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d017      	beq.n	8003128 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	2203      	movs	r2, #3
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	43db      	mvns	r3, r3
 800310a:	693a      	ldr	r2, [r7, #16]
 800310c:	4013      	ands	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	4313      	orrs	r3, r2
 8003120:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f003 0303 	and.w	r3, r3, #3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d123      	bne.n	800317c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	08da      	lsrs	r2, r3, #3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3208      	adds	r2, #8
 800313c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003140:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	220f      	movs	r2, #15
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	4013      	ands	r3, r2
 8003156:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	08da      	lsrs	r2, r3, #3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3208      	adds	r2, #8
 8003176:	6939      	ldr	r1, [r7, #16]
 8003178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	2203      	movs	r2, #3
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	4013      	ands	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f003 0203 	and.w	r2, r3, #3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f000 80ac 	beq.w	8003316 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031be:	4b5f      	ldr	r3, [pc, #380]	@ (800333c <HAL_GPIO_Init+0x330>)
 80031c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031c2:	4a5e      	ldr	r2, [pc, #376]	@ (800333c <HAL_GPIO_Init+0x330>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80031ca:	4b5c      	ldr	r3, [pc, #368]	@ (800333c <HAL_GPIO_Init+0x330>)
 80031cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	60bb      	str	r3, [r7, #8]
 80031d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031d6:	4a5a      	ldr	r2, [pc, #360]	@ (8003340 <HAL_GPIO_Init+0x334>)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	089b      	lsrs	r3, r3, #2
 80031dc:	3302      	adds	r3, #2
 80031de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	220f      	movs	r2, #15
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	43db      	mvns	r3, r3
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	4013      	ands	r3, r2
 80031f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003200:	d025      	beq.n	800324e <HAL_GPIO_Init+0x242>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a4f      	ldr	r2, [pc, #316]	@ (8003344 <HAL_GPIO_Init+0x338>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d01f      	beq.n	800324a <HAL_GPIO_Init+0x23e>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a4e      	ldr	r2, [pc, #312]	@ (8003348 <HAL_GPIO_Init+0x33c>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d019      	beq.n	8003246 <HAL_GPIO_Init+0x23a>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a4d      	ldr	r2, [pc, #308]	@ (800334c <HAL_GPIO_Init+0x340>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d013      	beq.n	8003242 <HAL_GPIO_Init+0x236>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a4c      	ldr	r2, [pc, #304]	@ (8003350 <HAL_GPIO_Init+0x344>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d00d      	beq.n	800323e <HAL_GPIO_Init+0x232>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a4b      	ldr	r2, [pc, #300]	@ (8003354 <HAL_GPIO_Init+0x348>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d007      	beq.n	800323a <HAL_GPIO_Init+0x22e>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a4a      	ldr	r2, [pc, #296]	@ (8003358 <HAL_GPIO_Init+0x34c>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d101      	bne.n	8003236 <HAL_GPIO_Init+0x22a>
 8003232:	2306      	movs	r3, #6
 8003234:	e00c      	b.n	8003250 <HAL_GPIO_Init+0x244>
 8003236:	2307      	movs	r3, #7
 8003238:	e00a      	b.n	8003250 <HAL_GPIO_Init+0x244>
 800323a:	2305      	movs	r3, #5
 800323c:	e008      	b.n	8003250 <HAL_GPIO_Init+0x244>
 800323e:	2304      	movs	r3, #4
 8003240:	e006      	b.n	8003250 <HAL_GPIO_Init+0x244>
 8003242:	2303      	movs	r3, #3
 8003244:	e004      	b.n	8003250 <HAL_GPIO_Init+0x244>
 8003246:	2302      	movs	r3, #2
 8003248:	e002      	b.n	8003250 <HAL_GPIO_Init+0x244>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <HAL_GPIO_Init+0x244>
 800324e:	2300      	movs	r3, #0
 8003250:	697a      	ldr	r2, [r7, #20]
 8003252:	f002 0203 	and.w	r2, r2, #3
 8003256:	0092      	lsls	r2, r2, #2
 8003258:	4093      	lsls	r3, r2
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	4313      	orrs	r3, r2
 800325e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003260:	4937      	ldr	r1, [pc, #220]	@ (8003340 <HAL_GPIO_Init+0x334>)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	089b      	lsrs	r3, r3, #2
 8003266:	3302      	adds	r3, #2
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800326e:	4b3b      	ldr	r3, [pc, #236]	@ (800335c <HAL_GPIO_Init+0x350>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	43db      	mvns	r3, r3
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4013      	ands	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4313      	orrs	r3, r2
 8003290:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003292:	4a32      	ldr	r2, [pc, #200]	@ (800335c <HAL_GPIO_Init+0x350>)
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003298:	4b30      	ldr	r3, [pc, #192]	@ (800335c <HAL_GPIO_Init+0x350>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	43db      	mvns	r3, r3
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	4013      	ands	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032bc:	4a27      	ldr	r2, [pc, #156]	@ (800335c <HAL_GPIO_Init+0x350>)
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80032c2:	4b26      	ldr	r3, [pc, #152]	@ (800335c <HAL_GPIO_Init+0x350>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	43db      	mvns	r3, r3
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	4013      	ands	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d003      	beq.n	80032e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80032e6:	4a1d      	ldr	r2, [pc, #116]	@ (800335c <HAL_GPIO_Init+0x350>)
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80032ec:	4b1b      	ldr	r3, [pc, #108]	@ (800335c <HAL_GPIO_Init+0x350>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	43db      	mvns	r3, r3
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4013      	ands	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	4313      	orrs	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003310:	4a12      	ldr	r2, [pc, #72]	@ (800335c <HAL_GPIO_Init+0x350>)
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	3301      	adds	r3, #1
 800331a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	fa22 f303 	lsr.w	r3, r2, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	f47f ae78 	bne.w	800301c <HAL_GPIO_Init+0x10>
  }
}
 800332c:	bf00      	nop
 800332e:	bf00      	nop
 8003330:	371c      	adds	r7, #28
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40021000 	.word	0x40021000
 8003340:	40010000 	.word	0x40010000
 8003344:	48000400 	.word	0x48000400
 8003348:	48000800 	.word	0x48000800
 800334c:	48000c00 	.word	0x48000c00
 8003350:	48001000 	.word	0x48001000
 8003354:	48001400 	.word	0x48001400
 8003358:	48001800 	.word	0x48001800
 800335c:	40010400 	.word	0x40010400

08003360 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003360:	b480      	push	{r7}
 8003362:	b087      	sub	sp, #28
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800336a:	2300      	movs	r3, #0
 800336c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800336e:	e0cd      	b.n	800350c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003370:	2201      	movs	r2, #1
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	4013      	ands	r3, r2
 800337c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	2b00      	cmp	r3, #0
 8003382:	f000 80c0 	beq.w	8003506 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003386:	4a68      	ldr	r2, [pc, #416]	@ (8003528 <HAL_GPIO_DeInit+0x1c8>)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	3302      	adds	r3, #2
 800338e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003392:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	220f      	movs	r2, #15
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	4013      	ands	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80033ae:	d025      	beq.n	80033fc <HAL_GPIO_DeInit+0x9c>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a5e      	ldr	r2, [pc, #376]	@ (800352c <HAL_GPIO_DeInit+0x1cc>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d01f      	beq.n	80033f8 <HAL_GPIO_DeInit+0x98>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a5d      	ldr	r2, [pc, #372]	@ (8003530 <HAL_GPIO_DeInit+0x1d0>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d019      	beq.n	80033f4 <HAL_GPIO_DeInit+0x94>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003534 <HAL_GPIO_DeInit+0x1d4>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d013      	beq.n	80033f0 <HAL_GPIO_DeInit+0x90>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a5b      	ldr	r2, [pc, #364]	@ (8003538 <HAL_GPIO_DeInit+0x1d8>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d00d      	beq.n	80033ec <HAL_GPIO_DeInit+0x8c>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a5a      	ldr	r2, [pc, #360]	@ (800353c <HAL_GPIO_DeInit+0x1dc>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d007      	beq.n	80033e8 <HAL_GPIO_DeInit+0x88>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a59      	ldr	r2, [pc, #356]	@ (8003540 <HAL_GPIO_DeInit+0x1e0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d101      	bne.n	80033e4 <HAL_GPIO_DeInit+0x84>
 80033e0:	2306      	movs	r3, #6
 80033e2:	e00c      	b.n	80033fe <HAL_GPIO_DeInit+0x9e>
 80033e4:	2307      	movs	r3, #7
 80033e6:	e00a      	b.n	80033fe <HAL_GPIO_DeInit+0x9e>
 80033e8:	2305      	movs	r3, #5
 80033ea:	e008      	b.n	80033fe <HAL_GPIO_DeInit+0x9e>
 80033ec:	2304      	movs	r3, #4
 80033ee:	e006      	b.n	80033fe <HAL_GPIO_DeInit+0x9e>
 80033f0:	2303      	movs	r3, #3
 80033f2:	e004      	b.n	80033fe <HAL_GPIO_DeInit+0x9e>
 80033f4:	2302      	movs	r3, #2
 80033f6:	e002      	b.n	80033fe <HAL_GPIO_DeInit+0x9e>
 80033f8:	2301      	movs	r3, #1
 80033fa:	e000      	b.n	80033fe <HAL_GPIO_DeInit+0x9e>
 80033fc:	2300      	movs	r3, #0
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	f002 0203 	and.w	r2, r2, #3
 8003404:	0092      	lsls	r2, r2, #2
 8003406:	4093      	lsls	r3, r2
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	429a      	cmp	r2, r3
 800340c:	d132      	bne.n	8003474 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800340e:	4b4d      	ldr	r3, [pc, #308]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	43db      	mvns	r3, r3
 8003416:	494b      	ldr	r1, [pc, #300]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 8003418:	4013      	ands	r3, r2
 800341a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800341c:	4b49      	ldr	r3, [pc, #292]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	43db      	mvns	r3, r3
 8003424:	4947      	ldr	r1, [pc, #284]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 8003426:	4013      	ands	r3, r2
 8003428:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800342a:	4b46      	ldr	r3, [pc, #280]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 800342c:	68da      	ldr	r2, [r3, #12]
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	43db      	mvns	r3, r3
 8003432:	4944      	ldr	r1, [pc, #272]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 8003434:	4013      	ands	r3, r2
 8003436:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003438:	4b42      	ldr	r3, [pc, #264]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	43db      	mvns	r3, r3
 8003440:	4940      	ldr	r1, [pc, #256]	@ (8003544 <HAL_GPIO_DeInit+0x1e4>)
 8003442:	4013      	ands	r3, r2
 8003444:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f003 0303 	and.w	r3, r3, #3
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	220f      	movs	r2, #15
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003456:	4a34      	ldr	r2, [pc, #208]	@ (8003528 <HAL_GPIO_DeInit+0x1c8>)
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	089b      	lsrs	r3, r3, #2
 800345c:	3302      	adds	r3, #2
 800345e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	43da      	mvns	r2, r3
 8003466:	4830      	ldr	r0, [pc, #192]	@ (8003528 <HAL_GPIO_DeInit+0x1c8>)
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	089b      	lsrs	r3, r3, #2
 800346c:	400a      	ands	r2, r1
 800346e:	3302      	adds	r3, #2
 8003470:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	2103      	movs	r1, #3
 800347e:	fa01 f303 	lsl.w	r3, r1, r3
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	08da      	lsrs	r2, r3, #3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	3208      	adds	r2, #8
 8003490:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	220f      	movs	r2, #15
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	08d2      	lsrs	r2, r2, #3
 80034a8:	4019      	ands	r1, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	3208      	adds	r2, #8
 80034ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689a      	ldr	r2, [r3, #8]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	2103      	movs	r1, #3
 80034bc:	fa01 f303 	lsl.w	r3, r1, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	401a      	ands	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	2101      	movs	r1, #1
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	fa01 f303 	lsl.w	r3, r1, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	401a      	ands	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	2103      	movs	r1, #3
 80034e6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ea:	43db      	mvns	r3, r3
 80034ec:	401a      	ands	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034f6:	2101      	movs	r1, #1
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	fa01 f303 	lsl.w	r3, r1, r3
 80034fe:	43db      	mvns	r3, r3
 8003500:	401a      	ands	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	3301      	adds	r3, #1
 800350a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	f47f af2b 	bne.w	8003370 <HAL_GPIO_DeInit+0x10>
  }
}
 800351a:	bf00      	nop
 800351c:	bf00      	nop
 800351e:	371c      	adds	r7, #28
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	40010000 	.word	0x40010000
 800352c:	48000400 	.word	0x48000400
 8003530:	48000800 	.word	0x48000800
 8003534:	48000c00 	.word	0x48000c00
 8003538:	48001000 	.word	0x48001000
 800353c:	48001400 	.word	0x48001400
 8003540:	48001800 	.word	0x48001800
 8003544:	40010400 	.word	0x40010400

08003548 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	460b      	mov	r3, r1
 8003552:	807b      	strh	r3, [r7, #2]
 8003554:	4613      	mov	r3, r2
 8003556:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003558:	787b      	ldrb	r3, [r7, #1]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800355e:	887a      	ldrh	r2, [r7, #2]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003564:	e002      	b.n	800356c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003566:	887a      	ldrh	r2, [r7, #2]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	460b      	mov	r3, r1
 8003582:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800358a:	887a      	ldrh	r2, [r7, #2]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4013      	ands	r3, r2
 8003590:	041a      	lsls	r2, r3, #16
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	43d9      	mvns	r1, r3
 8003596:	887b      	ldrh	r3, [r7, #2]
 8003598:	400b      	ands	r3, r1
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]
}
 80035a0:	bf00      	nop
 80035a2:	3714      	adds	r7, #20
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035b6:	4b08      	ldr	r3, [pc, #32]	@ (80035d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035b8:	695a      	ldr	r2, [r3, #20]
 80035ba:	88fb      	ldrh	r3, [r7, #6]
 80035bc:	4013      	ands	r3, r2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d006      	beq.n	80035d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035c2:	4a05      	ldr	r2, [pc, #20]	@ (80035d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035c4:	88fb      	ldrh	r3, [r7, #6]
 80035c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035c8:	88fb      	ldrh	r3, [r7, #6]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe f8bc 	bl	8001748 <HAL_GPIO_EXTI_Callback>
  }
}
 80035d0:	bf00      	nop
 80035d2:	3708      	adds	r7, #8
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40010400 	.word	0x40010400

080035dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e08d      	b.n	800370a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f8b4 	bl	8003770 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2224      	movs	r2, #36	@ 0x24
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0201 	bic.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800362c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800363c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d107      	bne.n	8003656 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003652:	609a      	str	r2, [r3, #8]
 8003654:	e006      	b.n	8003664 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689a      	ldr	r2, [r3, #8]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003662:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	2b02      	cmp	r3, #2
 800366a:	d108      	bne.n	800367e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800367a:	605a      	str	r2, [r3, #4]
 800367c:	e007      	b.n	800368e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800368c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6812      	ldr	r2, [r2, #0]
 8003698:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800369c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	69d9      	ldr	r1, [r3, #28]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a1a      	ldr	r2, [r3, #32]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2220      	movs	r2, #32
 80036f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b082      	sub	sp, #8
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d101      	bne.n	8003724 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e021      	b.n	8003768 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2224      	movs	r2, #36	@ 0x24
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0201 	bic.w	r2, r2, #1
 800373a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 f821 	bl	8003784 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b088      	sub	sp, #32
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	4608      	mov	r0, r1
 80037a2:	4611      	mov	r1, r2
 80037a4:	461a      	mov	r2, r3
 80037a6:	4603      	mov	r3, r0
 80037a8:	817b      	strh	r3, [r7, #10]
 80037aa:	460b      	mov	r3, r1
 80037ac:	813b      	strh	r3, [r7, #8]
 80037ae:	4613      	mov	r3, r2
 80037b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	f040 80f9 	bne.w	80039b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <HAL_I2C_Mem_Write+0x34>
 80037c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037d2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0ed      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_I2C_Mem_Write+0x4e>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e0e6      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037ee:	f7ff facb 	bl	8002d88 <HAL_GetTick>
 80037f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2319      	movs	r3, #25
 80037fa:	2201      	movs	r2, #1
 80037fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 fadd 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e0d1      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2221      	movs	r2, #33	@ 0x21
 8003814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2240      	movs	r2, #64	@ 0x40
 800381c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a3a      	ldr	r2, [r7, #32]
 800382a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003830:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003838:	88f8      	ldrh	r0, [r7, #6]
 800383a:	893a      	ldrh	r2, [r7, #8]
 800383c:	8979      	ldrh	r1, [r7, #10]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	9301      	str	r3, [sp, #4]
 8003842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	4603      	mov	r3, r0
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 f9ed 	bl	8003c28 <I2C_RequestMemoryWrite>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0a9      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003864:	b29b      	uxth	r3, r3
 8003866:	2bff      	cmp	r3, #255	@ 0xff
 8003868:	d90e      	bls.n	8003888 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	22ff      	movs	r2, #255	@ 0xff
 800386e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003874:	b2da      	uxtb	r2, r3
 8003876:	8979      	ldrh	r1, [r7, #10]
 8003878:	2300      	movs	r3, #0
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 fc61 	bl	8004148 <I2C_TransferConfig>
 8003886:	e00f      	b.n	80038a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800388c:	b29a      	uxth	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003896:	b2da      	uxtb	r2, r3
 8003898:	8979      	ldrh	r1, [r7, #10]
 800389a:	2300      	movs	r3, #0
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 fc50 	bl	8004148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 fae0 	bl	8003e72 <I2C_WaitOnTXISFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e07b      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c0:	781a      	ldrb	r2, [r3, #0]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038cc:	1c5a      	adds	r2, r3, #1
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	3b01      	subs	r3, #1
 80038da:	b29a      	uxth	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e4:	3b01      	subs	r3, #1
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d034      	beq.n	8003960 <HAL_I2C_Mem_Write+0x1c8>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d130      	bne.n	8003960 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003904:	2200      	movs	r2, #0
 8003906:	2180      	movs	r1, #128	@ 0x80
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 fa59 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e04d      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	2bff      	cmp	r3, #255	@ 0xff
 8003920:	d90e      	bls.n	8003940 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	22ff      	movs	r2, #255	@ 0xff
 8003926:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800392c:	b2da      	uxtb	r2, r3
 800392e:	8979      	ldrh	r1, [r7, #10]
 8003930:	2300      	movs	r3, #0
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 fc05 	bl	8004148 <I2C_TransferConfig>
 800393e:	e00f      	b.n	8003960 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394e:	b2da      	uxtb	r2, r3
 8003950:	8979      	ldrh	r1, [r7, #10]
 8003952:	2300      	movs	r3, #0
 8003954:	9300      	str	r3, [sp, #0]
 8003956:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 fbf4 	bl	8004148 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003964:	b29b      	uxth	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d19e      	bne.n	80038a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fac6 	bl	8003f00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e01a      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2220      	movs	r2, #32
 8003984:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6859      	ldr	r1, [r3, #4]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <HAL_I2C_Mem_Write+0x224>)
 8003992:	400b      	ands	r3, r1
 8003994:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2220      	movs	r2, #32
 800399a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	e000      	b.n	80039b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80039b2:	2302      	movs	r3, #2
  }
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	fe00e800 	.word	0xfe00e800

080039c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af02      	add	r7, sp, #8
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	4608      	mov	r0, r1
 80039ca:	4611      	mov	r1, r2
 80039cc:	461a      	mov	r2, r3
 80039ce:	4603      	mov	r3, r0
 80039d0:	817b      	strh	r3, [r7, #10]
 80039d2:	460b      	mov	r3, r1
 80039d4:	813b      	strh	r3, [r7, #8]
 80039d6:	4613      	mov	r3, r2
 80039d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b20      	cmp	r3, #32
 80039e4:	f040 80fd 	bne.w	8003be2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_I2C_Mem_Read+0x34>
 80039ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d105      	bne.n	8003a00 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e0f1      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d101      	bne.n	8003a0e <HAL_I2C_Mem_Read+0x4e>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	e0ea      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a16:	f7ff f9b7 	bl	8002d88 <HAL_GetTick>
 8003a1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	2319      	movs	r3, #25
 8003a22:	2201      	movs	r2, #1
 8003a24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f9c9 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e0d5      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2222      	movs	r2, #34	@ 0x22
 8003a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2240      	movs	r2, #64	@ 0x40
 8003a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6a3a      	ldr	r2, [r7, #32]
 8003a52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a60:	88f8      	ldrh	r0, [r7, #6]
 8003a62:	893a      	ldrh	r2, [r7, #8]
 8003a64:	8979      	ldrh	r1, [r7, #10]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	4603      	mov	r3, r0
 8003a70:	68f8      	ldr	r0, [r7, #12]
 8003a72:	f000 f92d 	bl	8003cd0 <I2C_RequestMemoryRead>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e0ad      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2bff      	cmp	r3, #255	@ 0xff
 8003a90:	d90e      	bls.n	8003ab0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2201      	movs	r2, #1
 8003a96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	8979      	ldrh	r1, [r7, #10]
 8003aa0:	4b52      	ldr	r3, [pc, #328]	@ (8003bec <HAL_I2C_Mem_Read+0x22c>)
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 fb4d 	bl	8004148 <I2C_TransferConfig>
 8003aae:	e00f      	b.n	8003ad0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003abe:	b2da      	uxtb	r2, r3
 8003ac0:	8979      	ldrh	r1, [r7, #10]
 8003ac2:	4b4a      	ldr	r3, [pc, #296]	@ (8003bec <HAL_I2C_Mem_Read+0x22c>)
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 fb3c 	bl	8004148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2104      	movs	r1, #4
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f970 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e07c      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	b2d2      	uxtb	r2, r2
 8003af6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d034      	beq.n	8003b90 <HAL_I2C_Mem_Read+0x1d0>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d130      	bne.n	8003b90 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b34:	2200      	movs	r2, #0
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f941 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e04d      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2bff      	cmp	r3, #255	@ 0xff
 8003b50:	d90e      	bls.n	8003b70 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2201      	movs	r2, #1
 8003b56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b5c:	b2da      	uxtb	r2, r3
 8003b5e:	8979      	ldrh	r1, [r7, #10]
 8003b60:	2300      	movs	r3, #0
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 faed 	bl	8004148 <I2C_TransferConfig>
 8003b6e:	e00f      	b.n	8003b90 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	8979      	ldrh	r1, [r7, #10]
 8003b82:	2300      	movs	r3, #0
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 fadc 	bl	8004148 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d19a      	bne.n	8003ad0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f000 f9ae 	bl	8003f00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e01a      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	6859      	ldr	r1, [r3, #4]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <HAL_I2C_Mem_Read+0x230>)
 8003bc2:	400b      	ands	r3, r1
 8003bc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bde:	2300      	movs	r3, #0
 8003be0:	e000      	b.n	8003be4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003be2:	2302      	movs	r3, #2
  }
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	80002400 	.word	0x80002400
 8003bf0:	fe00e800 	.word	0xfe00e800

08003bf4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c02:	b2db      	uxtb	r3, r3
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	4608      	mov	r0, r1
 8003c32:	4611      	mov	r1, r2
 8003c34:	461a      	mov	r2, r3
 8003c36:	4603      	mov	r3, r0
 8003c38:	817b      	strh	r3, [r7, #10]
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	813b      	strh	r3, [r7, #8]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	8979      	ldrh	r1, [r7, #10]
 8003c48:	4b20      	ldr	r3, [pc, #128]	@ (8003ccc <I2C_RequestMemoryWrite+0xa4>)
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 fa79 	bl	8004148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c56:	69fa      	ldr	r2, [r7, #28]
 8003c58:	69b9      	ldr	r1, [r7, #24]
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 f909 	bl	8003e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e02c      	b.n	8003cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d105      	bne.n	8003c7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c70:	893b      	ldrh	r3, [r7, #8]
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c7a:	e015      	b.n	8003ca8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c7c:	893b      	ldrh	r3, [r7, #8]
 8003c7e:	0a1b      	lsrs	r3, r3, #8
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c8a:	69fa      	ldr	r2, [r7, #28]
 8003c8c:	69b9      	ldr	r1, [r7, #24]
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 f8ef 	bl	8003e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e012      	b.n	8003cc4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c9e:	893b      	ldrh	r3, [r7, #8]
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	2180      	movs	r1, #128	@ 0x80
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f000 f884 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e000      	b.n	8003cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	80002000 	.word	0x80002000

08003cd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af02      	add	r7, sp, #8
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	4608      	mov	r0, r1
 8003cda:	4611      	mov	r1, r2
 8003cdc:	461a      	mov	r2, r3
 8003cde:	4603      	mov	r3, r0
 8003ce0:	817b      	strh	r3, [r7, #10]
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	813b      	strh	r3, [r7, #8]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	8979      	ldrh	r1, [r7, #10]
 8003cf0:	4b20      	ldr	r3, [pc, #128]	@ (8003d74 <I2C_RequestMemoryRead+0xa4>)
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 fa26 	bl	8004148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cfc:	69fa      	ldr	r2, [r7, #28]
 8003cfe:	69b9      	ldr	r1, [r7, #24]
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 f8b6 	bl	8003e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e02c      	b.n	8003d6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d10:	88fb      	ldrh	r3, [r7, #6]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d105      	bne.n	8003d22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d16:	893b      	ldrh	r3, [r7, #8]
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d20:	e015      	b.n	8003d4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d22:	893b      	ldrh	r3, [r7, #8]
 8003d24:	0a1b      	lsrs	r3, r3, #8
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d30:	69fa      	ldr	r2, [r7, #28]
 8003d32:	69b9      	ldr	r1, [r7, #24]
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f89c 	bl	8003e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e012      	b.n	8003d6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d44:	893b      	ldrh	r3, [r7, #8]
 8003d46:	b2da      	uxtb	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	2200      	movs	r2, #0
 8003d56:	2140      	movs	r1, #64	@ 0x40
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 f831 	bl	8003dc0 <I2C_WaitOnFlagUntilTimeout>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e000      	b.n	8003d6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	80002000 	.word	0x80002000

08003d78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d103      	bne.n	8003d96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2200      	movs	r2, #0
 8003d94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d007      	beq.n	8003db4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0201 	orr.w	r2, r2, #1
 8003db2:	619a      	str	r2, [r3, #24]
  }
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	603b      	str	r3, [r7, #0]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dd0:	e03b      	b.n	8003e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	6839      	ldr	r1, [r7, #0]
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 f8d6 	bl	8003f88 <I2C_IsErrorOccurred>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e041      	b.n	8003e6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dec:	d02d      	beq.n	8003e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dee:	f7fe ffcb 	bl	8002d88 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	683a      	ldr	r2, [r7, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d302      	bcc.n	8003e04 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d122      	bne.n	8003e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	699a      	ldr	r2, [r3, #24]
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	68ba      	ldr	r2, [r7, #8]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	bf0c      	ite	eq
 8003e14:	2301      	moveq	r3, #1
 8003e16:	2300      	movne	r3, #0
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d113      	bne.n	8003e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e26:	f043 0220 	orr.w	r2, r3, #32
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2220      	movs	r2, #32
 8003e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e00f      	b.n	8003e6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699a      	ldr	r2, [r3, #24]
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	4013      	ands	r3, r2
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	bf0c      	ite	eq
 8003e5a:	2301      	moveq	r3, #1
 8003e5c:	2300      	movne	r3, #0
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	461a      	mov	r2, r3
 8003e62:	79fb      	ldrb	r3, [r7, #7]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d0b4      	beq.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	60f8      	str	r0, [r7, #12]
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e7e:	e033      	b.n	8003ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	68b9      	ldr	r1, [r7, #8]
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 f87f 	bl	8003f88 <I2C_IsErrorOccurred>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e031      	b.n	8003ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e9a:	d025      	beq.n	8003ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9c:	f7fe ff74 	bl	8002d88 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d302      	bcc.n	8003eb2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d11a      	bne.n	8003ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d013      	beq.n	8003ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec4:	f043 0220 	orr.w	r2, r3, #32
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e007      	b.n	8003ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d1c4      	bne.n	8003e80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f0c:	e02f      	b.n	8003f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	68b9      	ldr	r1, [r7, #8]
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 f838 	bl	8003f88 <I2C_IsErrorOccurred>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e02d      	b.n	8003f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f22:	f7fe ff31 	bl	8002d88 <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	68ba      	ldr	r2, [r7, #8]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d302      	bcc.n	8003f38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d11a      	bne.n	8003f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	f003 0320 	and.w	r3, r3, #32
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d013      	beq.n	8003f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	f043 0220 	orr.w	r2, r3, #32
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2220      	movs	r2, #32
 8003f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e007      	b.n	8003f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	f003 0320 	and.w	r3, r3, #32
 8003f78:	2b20      	cmp	r3, #32
 8003f7a:	d1c8      	bne.n	8003f0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
	...

08003f88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08a      	sub	sp, #40	@ 0x28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f94:	2300      	movs	r3, #0
 8003f96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d068      	beq.n	8004086 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2210      	movs	r2, #16
 8003fba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003fbc:	e049      	b.n	8004052 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fc4:	d045      	beq.n	8004052 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003fc6:	f7fe fedf 	bl	8002d88 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	68ba      	ldr	r2, [r7, #8]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d302      	bcc.n	8003fdc <I2C_IsErrorOccurred+0x54>
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d13a      	bne.n	8004052 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fe6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ffa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ffe:	d121      	bne.n	8004044 <I2C_IsErrorOccurred+0xbc>
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004006:	d01d      	beq.n	8004044 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004008:	7cfb      	ldrb	r3, [r7, #19]
 800400a:	2b20      	cmp	r3, #32
 800400c:	d01a      	beq.n	8004044 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800401c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800401e:	f7fe feb3 	bl	8002d88 <HAL_GetTick>
 8004022:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004024:	e00e      	b.n	8004044 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004026:	f7fe feaf 	bl	8002d88 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b19      	cmp	r3, #25
 8004032:	d907      	bls.n	8004044 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	f043 0320 	orr.w	r3, r3, #32
 800403a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004042:	e006      	b.n	8004052 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	f003 0320 	and.w	r3, r3, #32
 800404e:	2b20      	cmp	r3, #32
 8004050:	d1e9      	bne.n	8004026 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	f003 0320 	and.w	r3, r3, #32
 800405c:	2b20      	cmp	r3, #32
 800405e:	d003      	beq.n	8004068 <I2C_IsErrorOccurred+0xe0>
 8004060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0aa      	beq.n	8003fbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800406c:	2b00      	cmp	r3, #0
 800406e:	d103      	bne.n	8004078 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2220      	movs	r2, #32
 8004076:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004078:	6a3b      	ldr	r3, [r7, #32]
 800407a:	f043 0304 	orr.w	r3, r3, #4
 800407e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00b      	beq.n	80040b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004098:	6a3b      	ldr	r3, [r7, #32]
 800409a:	f043 0301 	orr.w	r3, r3, #1
 800409e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00b      	beq.n	80040d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80040ba:	6a3b      	ldr	r3, [r7, #32]
 80040bc:	f043 0308 	orr.w	r3, r3, #8
 80040c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00b      	beq.n	80040f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80040dc:	6a3b      	ldr	r3, [r7, #32]
 80040de:	f043 0302 	orr.w	r3, r3, #2
 80040e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80040f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d01c      	beq.n	8004136 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f7ff fe3b 	bl	8003d78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6859      	ldr	r1, [r3, #4]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	4b0d      	ldr	r3, [pc, #52]	@ (8004144 <I2C_IsErrorOccurred+0x1bc>)
 800410e:	400b      	ands	r3, r1
 8004110:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	431a      	orrs	r2, r3
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2220      	movs	r2, #32
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004136:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800413a:	4618      	mov	r0, r3
 800413c:	3728      	adds	r7, #40	@ 0x28
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	fe00e800 	.word	0xfe00e800

08004148 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	607b      	str	r3, [r7, #4]
 8004152:	460b      	mov	r3, r1
 8004154:	817b      	strh	r3, [r7, #10]
 8004156:	4613      	mov	r3, r2
 8004158:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800415a:	897b      	ldrh	r3, [r7, #10]
 800415c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004160:	7a7b      	ldrb	r3, [r7, #9]
 8004162:	041b      	lsls	r3, r3, #16
 8004164:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004168:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	4313      	orrs	r3, r2
 8004172:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004176:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	685a      	ldr	r2, [r3, #4]
 800417e:	6a3b      	ldr	r3, [r7, #32]
 8004180:	0d5b      	lsrs	r3, r3, #21
 8004182:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004186:	4b08      	ldr	r3, [pc, #32]	@ (80041a8 <I2C_TransferConfig+0x60>)
 8004188:	430b      	orrs	r3, r1
 800418a:	43db      	mvns	r3, r3
 800418c:	ea02 0103 	and.w	r1, r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	430a      	orrs	r2, r1
 8004198:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800419a:	bf00      	nop
 800419c:	371c      	adds	r7, #28
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	03ff63ff 	.word	0x03ff63ff

080041ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b20      	cmp	r3, #32
 80041c0:	d138      	bne.n	8004234 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d101      	bne.n	80041d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80041cc:	2302      	movs	r3, #2
 80041ce:	e032      	b.n	8004236 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2224      	movs	r2, #36	@ 0x24
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0201 	bic.w	r2, r2, #1
 80041ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6819      	ldr	r1, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	683a      	ldr	r2, [r7, #0]
 800420c:	430a      	orrs	r2, r1
 800420e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0201 	orr.w	r2, r2, #1
 800421e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	e000      	b.n	8004236 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004234:	2302      	movs	r3, #2
  }
}
 8004236:	4618      	mov	r0, r3
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004242:	b480      	push	{r7}
 8004244:	b085      	sub	sp, #20
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b20      	cmp	r3, #32
 8004256:	d139      	bne.n	80042cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800425e:	2b01      	cmp	r3, #1
 8004260:	d101      	bne.n	8004266 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004262:	2302      	movs	r3, #2
 8004264:	e033      	b.n	80042ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2201      	movs	r2, #1
 800426a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2224      	movs	r2, #36	@ 0x24
 8004272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0201 	bic.w	r2, r2, #1
 8004284:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004294:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	021b      	lsls	r3, r3, #8
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	4313      	orrs	r3, r2
 800429e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f042 0201 	orr.w	r2, r2, #1
 80042b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	e000      	b.n	80042ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80042cc:	2302      	movs	r3, #2
  }
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
	...

080042dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80042e0:	4b04      	ldr	r3, [pc, #16]	@ (80042f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40007000 	.word	0x40007000

080042f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004306:	d130      	bne.n	800436a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004308:	4b23      	ldr	r3, [pc, #140]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004310:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004314:	d038      	beq.n	8004388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004316:	4b20      	ldr	r3, [pc, #128]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800431e:	4a1e      	ldr	r2, [pc, #120]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004320:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004324:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004326:	4b1d      	ldr	r3, [pc, #116]	@ (800439c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2232      	movs	r2, #50	@ 0x32
 800432c:	fb02 f303 	mul.w	r3, r2, r3
 8004330:	4a1b      	ldr	r2, [pc, #108]	@ (80043a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004332:	fba2 2303 	umull	r2, r3, r2, r3
 8004336:	0c9b      	lsrs	r3, r3, #18
 8004338:	3301      	adds	r3, #1
 800433a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800433c:	e002      	b.n	8004344 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	3b01      	subs	r3, #1
 8004342:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004344:	4b14      	ldr	r3, [pc, #80]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800434c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004350:	d102      	bne.n	8004358 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1f2      	bne.n	800433e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004358:	4b0f      	ldr	r3, [pc, #60]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004364:	d110      	bne.n	8004388 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e00f      	b.n	800438a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800436a:	4b0b      	ldr	r3, [pc, #44]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004376:	d007      	beq.n	8004388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004378:	4b07      	ldr	r3, [pc, #28]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004380:	4a05      	ldr	r2, [pc, #20]	@ (8004398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004382:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004386:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	40007000 	.word	0x40007000
 800439c:	20000034 	.word	0x20000034
 80043a0:	431bde83 	.word	0x431bde83

080043a4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b088      	sub	sp, #32
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e3ca      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043b6:	4b97      	ldr	r3, [pc, #604]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 030c 	and.w	r3, r3, #12
 80043be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043c0:	4b94      	ldr	r3, [pc, #592]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	f003 0303 	and.w	r3, r3, #3
 80043c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0310 	and.w	r3, r3, #16
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	f000 80e4 	beq.w	80045a0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d007      	beq.n	80043ee <HAL_RCC_OscConfig+0x4a>
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	2b0c      	cmp	r3, #12
 80043e2:	f040 808b 	bne.w	80044fc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	f040 8087 	bne.w	80044fc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043ee:	4b89      	ldr	r3, [pc, #548]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_RCC_OscConfig+0x62>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e3a2      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1a      	ldr	r2, [r3, #32]
 800440a:	4b82      	ldr	r3, [pc, #520]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	2b00      	cmp	r3, #0
 8004414:	d004      	beq.n	8004420 <HAL_RCC_OscConfig+0x7c>
 8004416:	4b7f      	ldr	r3, [pc, #508]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800441e:	e005      	b.n	800442c <HAL_RCC_OscConfig+0x88>
 8004420:	4b7c      	ldr	r3, [pc, #496]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004422:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004426:	091b      	lsrs	r3, r3, #4
 8004428:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800442c:	4293      	cmp	r3, r2
 800442e:	d223      	bcs.n	8004478 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1b      	ldr	r3, [r3, #32]
 8004434:	4618      	mov	r0, r3
 8004436:	f000 fd55 	bl	8004ee4 <RCC_SetFlashLatencyFromMSIRange>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e383      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004444:	4b73      	ldr	r3, [pc, #460]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a72      	ldr	r2, [pc, #456]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800444a:	f043 0308 	orr.w	r3, r3, #8
 800444e:	6013      	str	r3, [r2, #0]
 8004450:	4b70      	ldr	r3, [pc, #448]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	496d      	ldr	r1, [pc, #436]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800445e:	4313      	orrs	r3, r2
 8004460:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004462:	4b6c      	ldr	r3, [pc, #432]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	021b      	lsls	r3, r3, #8
 8004470:	4968      	ldr	r1, [pc, #416]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004472:	4313      	orrs	r3, r2
 8004474:	604b      	str	r3, [r1, #4]
 8004476:	e025      	b.n	80044c4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004478:	4b66      	ldr	r3, [pc, #408]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a65      	ldr	r2, [pc, #404]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800447e:	f043 0308 	orr.w	r3, r3, #8
 8004482:	6013      	str	r3, [r2, #0]
 8004484:	4b63      	ldr	r3, [pc, #396]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	4960      	ldr	r1, [pc, #384]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004492:	4313      	orrs	r3, r2
 8004494:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004496:	4b5f      	ldr	r3, [pc, #380]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	021b      	lsls	r3, r3, #8
 80044a4:	495b      	ldr	r1, [pc, #364]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d109      	bne.n	80044c4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 fd15 	bl	8004ee4 <RCC_SetFlashLatencyFromMSIRange>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e343      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044c4:	f000 fc4a 	bl	8004d5c <HAL_RCC_GetSysClockFreq>
 80044c8:	4602      	mov	r2, r0
 80044ca:	4b52      	ldr	r3, [pc, #328]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	091b      	lsrs	r3, r3, #4
 80044d0:	f003 030f 	and.w	r3, r3, #15
 80044d4:	4950      	ldr	r1, [pc, #320]	@ (8004618 <HAL_RCC_OscConfig+0x274>)
 80044d6:	5ccb      	ldrb	r3, [r1, r3]
 80044d8:	f003 031f 	and.w	r3, r3, #31
 80044dc:	fa22 f303 	lsr.w	r3, r2, r3
 80044e0:	4a4e      	ldr	r2, [pc, #312]	@ (800461c <HAL_RCC_OscConfig+0x278>)
 80044e2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80044e4:	4b4e      	ldr	r3, [pc, #312]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fe fbfd 	bl	8002ce8 <HAL_InitTick>
 80044ee:	4603      	mov	r3, r0
 80044f0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d052      	beq.n	800459e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
 80044fa:	e327      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d032      	beq.n	800456a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004504:	4b43      	ldr	r3, [pc, #268]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a42      	ldr	r2, [pc, #264]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800450a:	f043 0301 	orr.w	r3, r3, #1
 800450e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004510:	f7fe fc3a 	bl	8002d88 <HAL_GetTick>
 8004514:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004516:	e008      	b.n	800452a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004518:	f7fe fc36 	bl	8002d88 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	2b02      	cmp	r3, #2
 8004524:	d901      	bls.n	800452a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e310      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800452a:	4b3a      	ldr	r3, [pc, #232]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d0f0      	beq.n	8004518 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004536:	4b37      	ldr	r3, [pc, #220]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a36      	ldr	r2, [pc, #216]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800453c:	f043 0308 	orr.w	r3, r3, #8
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	4b34      	ldr	r3, [pc, #208]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	4931      	ldr	r1, [pc, #196]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004550:	4313      	orrs	r3, r2
 8004552:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004554:	4b2f      	ldr	r3, [pc, #188]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	021b      	lsls	r3, r3, #8
 8004562:	492c      	ldr	r1, [pc, #176]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004564:	4313      	orrs	r3, r2
 8004566:	604b      	str	r3, [r1, #4]
 8004568:	e01a      	b.n	80045a0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800456a:	4b2a      	ldr	r3, [pc, #168]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a29      	ldr	r2, [pc, #164]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004570:	f023 0301 	bic.w	r3, r3, #1
 8004574:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004576:	f7fe fc07 	bl	8002d88 <HAL_GetTick>
 800457a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800457c:	e008      	b.n	8004590 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800457e:	f7fe fc03 	bl	8002d88 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d901      	bls.n	8004590 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e2dd      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004590:	4b20      	ldr	r3, [pc, #128]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1f0      	bne.n	800457e <HAL_RCC_OscConfig+0x1da>
 800459c:	e000      	b.n	80045a0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800459e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d074      	beq.n	8004696 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	2b08      	cmp	r3, #8
 80045b0:	d005      	beq.n	80045be <HAL_RCC_OscConfig+0x21a>
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	2b0c      	cmp	r3, #12
 80045b6:	d10e      	bne.n	80045d6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2b03      	cmp	r3, #3
 80045bc:	d10b      	bne.n	80045d6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045be:	4b15      	ldr	r3, [pc, #84]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d064      	beq.n	8004694 <HAL_RCC_OscConfig+0x2f0>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d160      	bne.n	8004694 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e2ba      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045de:	d106      	bne.n	80045ee <HAL_RCC_OscConfig+0x24a>
 80045e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80045e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ea:	6013      	str	r3, [r2, #0]
 80045ec:	e026      	b.n	800463c <HAL_RCC_OscConfig+0x298>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045f6:	d115      	bne.n	8004624 <HAL_RCC_OscConfig+0x280>
 80045f8:	4b06      	ldr	r3, [pc, #24]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a05      	ldr	r2, [pc, #20]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 80045fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	4b03      	ldr	r3, [pc, #12]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a02      	ldr	r2, [pc, #8]	@ (8004614 <HAL_RCC_OscConfig+0x270>)
 800460a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800460e:	6013      	str	r3, [r2, #0]
 8004610:	e014      	b.n	800463c <HAL_RCC_OscConfig+0x298>
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000
 8004618:	0800bda4 	.word	0x0800bda4
 800461c:	20000034 	.word	0x20000034
 8004620:	20000038 	.word	0x20000038
 8004624:	4ba0      	ldr	r3, [pc, #640]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a9f      	ldr	r2, [pc, #636]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800462a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800462e:	6013      	str	r3, [r2, #0]
 8004630:	4b9d      	ldr	r3, [pc, #628]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a9c      	ldr	r2, [pc, #624]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004636:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800463a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d013      	beq.n	800466c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004644:	f7fe fba0 	bl	8002d88 <HAL_GetTick>
 8004648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800464a:	e008      	b.n	800465e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800464c:	f7fe fb9c 	bl	8002d88 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	2b64      	cmp	r3, #100	@ 0x64
 8004658:	d901      	bls.n	800465e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e276      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800465e:	4b92      	ldr	r3, [pc, #584]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d0f0      	beq.n	800464c <HAL_RCC_OscConfig+0x2a8>
 800466a:	e014      	b.n	8004696 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800466c:	f7fe fb8c 	bl	8002d88 <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004674:	f7fe fb88 	bl	8002d88 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b64      	cmp	r3, #100	@ 0x64
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e262      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004686:	4b88      	ldr	r3, [pc, #544]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f0      	bne.n	8004674 <HAL_RCC_OscConfig+0x2d0>
 8004692:	e000      	b.n	8004696 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d060      	beq.n	8004764 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	2b04      	cmp	r3, #4
 80046a6:	d005      	beq.n	80046b4 <HAL_RCC_OscConfig+0x310>
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	2b0c      	cmp	r3, #12
 80046ac:	d119      	bne.n	80046e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d116      	bne.n	80046e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046b4:	4b7c      	ldr	r3, [pc, #496]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d005      	beq.n	80046cc <HAL_RCC_OscConfig+0x328>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e23f      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046cc:	4b76      	ldr	r3, [pc, #472]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	061b      	lsls	r3, r3, #24
 80046da:	4973      	ldr	r1, [pc, #460]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046e0:	e040      	b.n	8004764 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d023      	beq.n	8004732 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046ea:	4b6f      	ldr	r3, [pc, #444]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a6e      	ldr	r2, [pc, #440]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80046f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f6:	f7fe fb47 	bl	8002d88 <HAL_GetTick>
 80046fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046fc:	e008      	b.n	8004710 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046fe:	f7fe fb43 	bl	8002d88 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	2b02      	cmp	r3, #2
 800470a:	d901      	bls.n	8004710 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e21d      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004710:	4b65      	ldr	r3, [pc, #404]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0f0      	beq.n	80046fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800471c:	4b62      	ldr	r3, [pc, #392]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	061b      	lsls	r3, r3, #24
 800472a:	495f      	ldr	r1, [pc, #380]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800472c:	4313      	orrs	r3, r2
 800472e:	604b      	str	r3, [r1, #4]
 8004730:	e018      	b.n	8004764 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004732:	4b5d      	ldr	r3, [pc, #372]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a5c      	ldr	r2, [pc, #368]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004738:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800473c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800473e:	f7fe fb23 	bl	8002d88 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004746:	f7fe fb1f 	bl	8002d88 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e1f9      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004758:	4b53      	ldr	r3, [pc, #332]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1f0      	bne.n	8004746 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	d03c      	beq.n	80047ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d01c      	beq.n	80047b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004778:	4b4b      	ldr	r3, [pc, #300]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800477a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800477e:	4a4a      	ldr	r2, [pc, #296]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004780:	f043 0301 	orr.w	r3, r3, #1
 8004784:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004788:	f7fe fafe 	bl	8002d88 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004790:	f7fe fafa 	bl	8002d88 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e1d4      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047a2:	4b41      	ldr	r3, [pc, #260]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80047a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0ef      	beq.n	8004790 <HAL_RCC_OscConfig+0x3ec>
 80047b0:	e01b      	b.n	80047ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047b2:	4b3d      	ldr	r3, [pc, #244]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80047b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047b8:	4a3b      	ldr	r2, [pc, #236]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80047ba:	f023 0301 	bic.w	r3, r3, #1
 80047be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c2:	f7fe fae1 	bl	8002d88 <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047c8:	e008      	b.n	80047dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ca:	f7fe fadd 	bl	8002d88 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e1b7      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047dc:	4b32      	ldr	r3, [pc, #200]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80047de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1ef      	bne.n	80047ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0304 	and.w	r3, r3, #4
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 80a6 	beq.w	8004944 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047f8:	2300      	movs	r3, #0
 80047fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80047fc:	4b2a      	ldr	r3, [pc, #168]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 80047fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10d      	bne.n	8004824 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004808:	4b27      	ldr	r3, [pc, #156]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800480a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800480c:	4a26      	ldr	r2, [pc, #152]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800480e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004812:	6593      	str	r3, [r2, #88]	@ 0x58
 8004814:	4b24      	ldr	r3, [pc, #144]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004820:	2301      	movs	r3, #1
 8004822:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004824:	4b21      	ldr	r3, [pc, #132]	@ (80048ac <HAL_RCC_OscConfig+0x508>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800482c:	2b00      	cmp	r3, #0
 800482e:	d118      	bne.n	8004862 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004830:	4b1e      	ldr	r3, [pc, #120]	@ (80048ac <HAL_RCC_OscConfig+0x508>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a1d      	ldr	r2, [pc, #116]	@ (80048ac <HAL_RCC_OscConfig+0x508>)
 8004836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800483a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800483c:	f7fe faa4 	bl	8002d88 <HAL_GetTick>
 8004840:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004844:	f7fe faa0 	bl	8002d88 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e17a      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004856:	4b15      	ldr	r3, [pc, #84]	@ (80048ac <HAL_RCC_OscConfig+0x508>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800485e:	2b00      	cmp	r3, #0
 8004860:	d0f0      	beq.n	8004844 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d108      	bne.n	800487c <HAL_RCC_OscConfig+0x4d8>
 800486a:	4b0f      	ldr	r3, [pc, #60]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800486c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004870:	4a0d      	ldr	r2, [pc, #52]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004872:	f043 0301 	orr.w	r3, r3, #1
 8004876:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800487a:	e029      	b.n	80048d0 <HAL_RCC_OscConfig+0x52c>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	2b05      	cmp	r3, #5
 8004882:	d115      	bne.n	80048b0 <HAL_RCC_OscConfig+0x50c>
 8004884:	4b08      	ldr	r3, [pc, #32]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800488a:	4a07      	ldr	r2, [pc, #28]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800488c:	f043 0304 	orr.w	r3, r3, #4
 8004890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004894:	4b04      	ldr	r3, [pc, #16]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 8004896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800489a:	4a03      	ldr	r2, [pc, #12]	@ (80048a8 <HAL_RCC_OscConfig+0x504>)
 800489c:	f043 0301 	orr.w	r3, r3, #1
 80048a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048a4:	e014      	b.n	80048d0 <HAL_RCC_OscConfig+0x52c>
 80048a6:	bf00      	nop
 80048a8:	40021000 	.word	0x40021000
 80048ac:	40007000 	.word	0x40007000
 80048b0:	4b9c      	ldr	r3, [pc, #624]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80048b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048b6:	4a9b      	ldr	r2, [pc, #620]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80048b8:	f023 0301 	bic.w	r3, r3, #1
 80048bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048c0:	4b98      	ldr	r3, [pc, #608]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80048c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c6:	4a97      	ldr	r2, [pc, #604]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80048c8:	f023 0304 	bic.w	r3, r3, #4
 80048cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d016      	beq.n	8004906 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d8:	f7fe fa56 	bl	8002d88 <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048de:	e00a      	b.n	80048f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048e0:	f7fe fa52 	bl	8002d88 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e12a      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048f6:	4b8b      	ldr	r3, [pc, #556]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80048f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d0ed      	beq.n	80048e0 <HAL_RCC_OscConfig+0x53c>
 8004904:	e015      	b.n	8004932 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004906:	f7fe fa3f 	bl	8002d88 <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800490c:	e00a      	b.n	8004924 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800490e:	f7fe fa3b 	bl	8002d88 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800491c:	4293      	cmp	r3, r2
 800491e:	d901      	bls.n	8004924 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e113      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004924:	4b7f      	ldr	r3, [pc, #508]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1ed      	bne.n	800490e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004932:	7ffb      	ldrb	r3, [r7, #31]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d105      	bne.n	8004944 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004938:	4b7a      	ldr	r3, [pc, #488]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 800493a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800493c:	4a79      	ldr	r2, [pc, #484]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 800493e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004942:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	2b00      	cmp	r3, #0
 800494a:	f000 80fe 	beq.w	8004b4a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004952:	2b02      	cmp	r3, #2
 8004954:	f040 80d0 	bne.w	8004af8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004958:	4b72      	ldr	r3, [pc, #456]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f003 0203 	and.w	r2, r3, #3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004968:	429a      	cmp	r2, r3
 800496a:	d130      	bne.n	80049ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004976:	3b01      	subs	r3, #1
 8004978:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800497a:	429a      	cmp	r2, r3
 800497c:	d127      	bne.n	80049ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004988:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800498a:	429a      	cmp	r2, r3
 800498c:	d11f      	bne.n	80049ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004998:	2a07      	cmp	r2, #7
 800499a:	bf14      	ite	ne
 800499c:	2201      	movne	r2, #1
 800499e:	2200      	moveq	r2, #0
 80049a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d113      	bne.n	80049ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b0:	085b      	lsrs	r3, r3, #1
 80049b2:	3b01      	subs	r3, #1
 80049b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d109      	bne.n	80049ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c4:	085b      	lsrs	r3, r3, #1
 80049c6:	3b01      	subs	r3, #1
 80049c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d06e      	beq.n	8004aac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	2b0c      	cmp	r3, #12
 80049d2:	d069      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80049d4:	4b53      	ldr	r3, [pc, #332]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d105      	bne.n	80049ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80049e0:	4b50      	ldr	r3, [pc, #320]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e0ad      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80049f0:	4b4c      	ldr	r3, [pc, #304]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 80049f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80049fc:	f7fe f9c4 	bl	8002d88 <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a04:	f7fe f9c0 	bl	8002d88 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e09a      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a16:	4b43      	ldr	r3, [pc, #268]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f0      	bne.n	8004a04 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a22:	4b40      	ldr	r3, [pc, #256]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a24:	68da      	ldr	r2, [r3, #12]
 8004a26:	4b40      	ldr	r3, [pc, #256]	@ (8004b28 <HAL_RCC_OscConfig+0x784>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004a32:	3a01      	subs	r2, #1
 8004a34:	0112      	lsls	r2, r2, #4
 8004a36:	4311      	orrs	r1, r2
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a3c:	0212      	lsls	r2, r2, #8
 8004a3e:	4311      	orrs	r1, r2
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a44:	0852      	lsrs	r2, r2, #1
 8004a46:	3a01      	subs	r2, #1
 8004a48:	0552      	lsls	r2, r2, #21
 8004a4a:	4311      	orrs	r1, r2
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004a50:	0852      	lsrs	r2, r2, #1
 8004a52:	3a01      	subs	r2, #1
 8004a54:	0652      	lsls	r2, r2, #25
 8004a56:	4311      	orrs	r1, r2
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a5c:	0912      	lsrs	r2, r2, #4
 8004a5e:	0452      	lsls	r2, r2, #17
 8004a60:	430a      	orrs	r2, r1
 8004a62:	4930      	ldr	r1, [pc, #192]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004a68:	4b2e      	ldr	r3, [pc, #184]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a72:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a74:	4b2b      	ldr	r3, [pc, #172]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	4a2a      	ldr	r2, [pc, #168]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a7e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a80:	f7fe f982 	bl	8002d88 <HAL_GetTick>
 8004a84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a86:	e008      	b.n	8004a9a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a88:	f7fe f97e 	bl	8002d88 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e058      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a9a:	4b22      	ldr	r3, [pc, #136]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0f0      	beq.n	8004a88 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004aa6:	e050      	b.n	8004b4a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e04f      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aac:	4b1d      	ldr	r3, [pc, #116]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d148      	bne.n	8004b4a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a19      	ldr	r2, [pc, #100]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004abe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ac2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ac4:	4b17      	ldr	r3, [pc, #92]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	4a16      	ldr	r2, [pc, #88]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004aca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ace:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ad0:	f7fe f95a 	bl	8002d88 <HAL_GetTick>
 8004ad4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ad6:	e008      	b.n	8004aea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ad8:	f7fe f956 	bl	8002d88 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e030      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aea:	4b0e      	ldr	r3, [pc, #56]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d0f0      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x734>
 8004af6:	e028      	b.n	8004b4a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	2b0c      	cmp	r3, #12
 8004afc:	d023      	beq.n	8004b46 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004afe:	4b09      	ldr	r3, [pc, #36]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a08      	ldr	r2, [pc, #32]	@ (8004b24 <HAL_RCC_OscConfig+0x780>)
 8004b04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b0a:	f7fe f93d 	bl	8002d88 <HAL_GetTick>
 8004b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b10:	e00c      	b.n	8004b2c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b12:	f7fe f939 	bl	8002d88 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d905      	bls.n	8004b2c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e013      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
 8004b24:	40021000 	.word	0x40021000
 8004b28:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b2c:	4b09      	ldr	r3, [pc, #36]	@ (8004b54 <HAL_RCC_OscConfig+0x7b0>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1ec      	bne.n	8004b12 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004b38:	4b06      	ldr	r3, [pc, #24]	@ (8004b54 <HAL_RCC_OscConfig+0x7b0>)
 8004b3a:	68da      	ldr	r2, [r3, #12]
 8004b3c:	4905      	ldr	r1, [pc, #20]	@ (8004b54 <HAL_RCC_OscConfig+0x7b0>)
 8004b3e:	4b06      	ldr	r3, [pc, #24]	@ (8004b58 <HAL_RCC_OscConfig+0x7b4>)
 8004b40:	4013      	ands	r3, r2
 8004b42:	60cb      	str	r3, [r1, #12]
 8004b44:	e001      	b.n	8004b4a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e000      	b.n	8004b4c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3720      	adds	r7, #32
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40021000 	.word	0x40021000
 8004b58:	feeefffc 	.word	0xfeeefffc

08004b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e0e7      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b70:	4b75      	ldr	r3, [pc, #468]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d910      	bls.n	8004ba0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	4b72      	ldr	r3, [pc, #456]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f023 0207 	bic.w	r2, r3, #7
 8004b86:	4970      	ldr	r1, [pc, #448]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8e:	4b6e      	ldr	r3, [pc, #440]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0307 	and.w	r3, r3, #7
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e0cf      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d010      	beq.n	8004bce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689a      	ldr	r2, [r3, #8]
 8004bb0:	4b66      	ldr	r3, [pc, #408]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d908      	bls.n	8004bce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bbc:	4b63      	ldr	r3, [pc, #396]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	4960      	ldr	r1, [pc, #384]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d04c      	beq.n	8004c74 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	2b03      	cmp	r3, #3
 8004be0:	d107      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be2:	4b5a      	ldr	r3, [pc, #360]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d121      	bne.n	8004c32 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e0a6      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d107      	bne.n	8004c0a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bfa:	4b54      	ldr	r3, [pc, #336]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d115      	bne.n	8004c32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e09a      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d107      	bne.n	8004c22 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c12:	4b4e      	ldr	r3, [pc, #312]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d109      	bne.n	8004c32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e08e      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c22:	4b4a      	ldr	r3, [pc, #296]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e086      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c32:	4b46      	ldr	r3, [pc, #280]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f023 0203 	bic.w	r2, r3, #3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	4943      	ldr	r1, [pc, #268]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c44:	f7fe f8a0 	bl	8002d88 <HAL_GetTick>
 8004c48:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c4a:	e00a      	b.n	8004c62 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c4c:	f7fe f89c 	bl	8002d88 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d901      	bls.n	8004c62 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e06e      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c62:	4b3a      	ldr	r3, [pc, #232]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f003 020c 	and.w	r2, r3, #12
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d1eb      	bne.n	8004c4c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d010      	beq.n	8004ca2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	4b31      	ldr	r3, [pc, #196]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d208      	bcs.n	8004ca2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c90:	4b2e      	ldr	r3, [pc, #184]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	492b      	ldr	r1, [pc, #172]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ca2:	4b29      	ldr	r3, [pc, #164]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0307 	and.w	r3, r3, #7
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d210      	bcs.n	8004cd2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cb0:	4b25      	ldr	r3, [pc, #148]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f023 0207 	bic.w	r2, r3, #7
 8004cb8:	4923      	ldr	r1, [pc, #140]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cc0:	4b21      	ldr	r3, [pc, #132]	@ (8004d48 <HAL_RCC_ClockConfig+0x1ec>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0307 	and.w	r3, r3, #7
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d001      	beq.n	8004cd2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e036      	b.n	8004d40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0304 	and.w	r3, r3, #4
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d008      	beq.n	8004cf0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cde:	4b1b      	ldr	r3, [pc, #108]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	4918      	ldr	r1, [pc, #96]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0308 	and.w	r3, r3, #8
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d009      	beq.n	8004d10 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cfc:	4b13      	ldr	r3, [pc, #76]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	00db      	lsls	r3, r3, #3
 8004d0a:	4910      	ldr	r1, [pc, #64]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d10:	f000 f824 	bl	8004d5c <HAL_RCC_GetSysClockFreq>
 8004d14:	4602      	mov	r2, r0
 8004d16:	4b0d      	ldr	r3, [pc, #52]	@ (8004d4c <HAL_RCC_ClockConfig+0x1f0>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	091b      	lsrs	r3, r3, #4
 8004d1c:	f003 030f 	and.w	r3, r3, #15
 8004d20:	490b      	ldr	r1, [pc, #44]	@ (8004d50 <HAL_RCC_ClockConfig+0x1f4>)
 8004d22:	5ccb      	ldrb	r3, [r1, r3]
 8004d24:	f003 031f 	and.w	r3, r3, #31
 8004d28:	fa22 f303 	lsr.w	r3, r2, r3
 8004d2c:	4a09      	ldr	r2, [pc, #36]	@ (8004d54 <HAL_RCC_ClockConfig+0x1f8>)
 8004d2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d30:	4b09      	ldr	r3, [pc, #36]	@ (8004d58 <HAL_RCC_ClockConfig+0x1fc>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7fd ffd7 	bl	8002ce8 <HAL_InitTick>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	72fb      	strb	r3, [r7, #11]

  return status;
 8004d3e:	7afb      	ldrb	r3, [r7, #11]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40022000 	.word	0x40022000
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	0800bda4 	.word	0x0800bda4
 8004d54:	20000034 	.word	0x20000034
 8004d58:	20000038 	.word	0x20000038

08004d5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b089      	sub	sp, #36	@ 0x24
 8004d60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	61fb      	str	r3, [r7, #28]
 8004d66:	2300      	movs	r3, #0
 8004d68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 030c 	and.w	r3, r3, #12
 8004d72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d74:	4b3b      	ldr	r3, [pc, #236]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	f003 0303 	and.w	r3, r3, #3
 8004d7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_GetSysClockFreq+0x34>
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	2b0c      	cmp	r3, #12
 8004d88:	d121      	bne.n	8004dce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d11e      	bne.n	8004dce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d90:	4b34      	ldr	r3, [pc, #208]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0308 	and.w	r3, r3, #8
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d107      	bne.n	8004dac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d9c:	4b31      	ldr	r3, [pc, #196]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004da2:	0a1b      	lsrs	r3, r3, #8
 8004da4:	f003 030f 	and.w	r3, r3, #15
 8004da8:	61fb      	str	r3, [r7, #28]
 8004daa:	e005      	b.n	8004db8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004dac:	4b2d      	ldr	r3, [pc, #180]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	091b      	lsrs	r3, r3, #4
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004db8:	4a2b      	ldr	r2, [pc, #172]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dc0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10d      	bne.n	8004de4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dcc:	e00a      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	2b04      	cmp	r3, #4
 8004dd2:	d102      	bne.n	8004dda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004dd4:	4b25      	ldr	r3, [pc, #148]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x110>)
 8004dd6:	61bb      	str	r3, [r7, #24]
 8004dd8:	e004      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b08      	cmp	r3, #8
 8004dde:	d101      	bne.n	8004de4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004de0:	4b23      	ldr	r3, [pc, #140]	@ (8004e70 <HAL_RCC_GetSysClockFreq+0x114>)
 8004de2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	2b0c      	cmp	r3, #12
 8004de8:	d134      	bne.n	8004e54 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dea:	4b1e      	ldr	r3, [pc, #120]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	f003 0303 	and.w	r3, r3, #3
 8004df2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d003      	beq.n	8004e02 <HAL_RCC_GetSysClockFreq+0xa6>
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d003      	beq.n	8004e08 <HAL_RCC_GetSysClockFreq+0xac>
 8004e00:	e005      	b.n	8004e0e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e02:	4b1a      	ldr	r3, [pc, #104]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x110>)
 8004e04:	617b      	str	r3, [r7, #20]
      break;
 8004e06:	e005      	b.n	8004e14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e08:	4b19      	ldr	r3, [pc, #100]	@ (8004e70 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e0a:	617b      	str	r3, [r7, #20]
      break;
 8004e0c:	e002      	b.n	8004e14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	617b      	str	r3, [r7, #20]
      break;
 8004e12:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e14:	4b13      	ldr	r3, [pc, #76]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	091b      	lsrs	r3, r3, #4
 8004e1a:	f003 0307 	and.w	r3, r3, #7
 8004e1e:	3301      	adds	r3, #1
 8004e20:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e22:	4b10      	ldr	r3, [pc, #64]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	0a1b      	lsrs	r3, r3, #8
 8004e28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	fb03 f202 	mul.w	r2, r3, r2
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	0e5b      	lsrs	r3, r3, #25
 8004e40:	f003 0303 	and.w	r3, r3, #3
 8004e44:	3301      	adds	r3, #1
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e52:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004e54:	69bb      	ldr	r3, [r7, #24]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3724      	adds	r7, #36	@ 0x24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	40021000 	.word	0x40021000
 8004e68:	0800bdbc 	.word	0x0800bdbc
 8004e6c:	00f42400 	.word	0x00f42400
 8004e70:	007a1200 	.word	0x007a1200

08004e74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e74:	b480      	push	{r7}
 8004e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e78:	4b03      	ldr	r3, [pc, #12]	@ (8004e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	20000034 	.word	0x20000034

08004e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004e90:	f7ff fff0 	bl	8004e74 <HAL_RCC_GetHCLKFreq>
 8004e94:	4602      	mov	r2, r0
 8004e96:	4b06      	ldr	r3, [pc, #24]	@ (8004eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	0a1b      	lsrs	r3, r3, #8
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	4904      	ldr	r1, [pc, #16]	@ (8004eb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ea2:	5ccb      	ldrb	r3, [r1, r3]
 8004ea4:	f003 031f 	and.w	r3, r3, #31
 8004ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40021000 	.word	0x40021000
 8004eb4:	0800bdb4 	.word	0x0800bdb4

08004eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ebc:	f7ff ffda 	bl	8004e74 <HAL_RCC_GetHCLKFreq>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	0adb      	lsrs	r3, r3, #11
 8004ec8:	f003 0307 	and.w	r3, r3, #7
 8004ecc:	4904      	ldr	r1, [pc, #16]	@ (8004ee0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ece:	5ccb      	ldrb	r3, [r1, r3]
 8004ed0:	f003 031f 	and.w	r3, r3, #31
 8004ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	0800bdb4 	.word	0x0800bdb4

08004ee4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004eec:	2300      	movs	r3, #0
 8004eee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8004f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d003      	beq.n	8004f04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004efc:	f7ff f9ee 	bl	80042dc <HAL_PWREx_GetVoltageRange>
 8004f00:	6178      	str	r0, [r7, #20]
 8004f02:	e014      	b.n	8004f2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f04:	4b25      	ldr	r3, [pc, #148]	@ (8004f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f08:	4a24      	ldr	r2, [pc, #144]	@ (8004f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f10:	4b22      	ldr	r3, [pc, #136]	@ (8004f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f1c:	f7ff f9de 	bl	80042dc <HAL_PWREx_GetVoltageRange>
 8004f20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f22:	4b1e      	ldr	r3, [pc, #120]	@ (8004f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f26:	4a1d      	ldr	r2, [pc, #116]	@ (8004f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f34:	d10b      	bne.n	8004f4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2b80      	cmp	r3, #128	@ 0x80
 8004f3a:	d919      	bls.n	8004f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004f40:	d902      	bls.n	8004f48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f42:	2302      	movs	r3, #2
 8004f44:	613b      	str	r3, [r7, #16]
 8004f46:	e013      	b.n	8004f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f48:	2301      	movs	r3, #1
 8004f4a:	613b      	str	r3, [r7, #16]
 8004f4c:	e010      	b.n	8004f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2b80      	cmp	r3, #128	@ 0x80
 8004f52:	d902      	bls.n	8004f5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f54:	2303      	movs	r3, #3
 8004f56:	613b      	str	r3, [r7, #16]
 8004f58:	e00a      	b.n	8004f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b80      	cmp	r3, #128	@ 0x80
 8004f5e:	d102      	bne.n	8004f66 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f60:	2302      	movs	r3, #2
 8004f62:	613b      	str	r3, [r7, #16]
 8004f64:	e004      	b.n	8004f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b70      	cmp	r3, #112	@ 0x70
 8004f6a:	d101      	bne.n	8004f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f70:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f023 0207 	bic.w	r2, r3, #7
 8004f78:	4909      	ldr	r1, [pc, #36]	@ (8004fa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f80:	4b07      	ldr	r3, [pc, #28]	@ (8004fa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0307 	and.w	r3, r3, #7
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d001      	beq.n	8004f92 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e000      	b.n	8004f94 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3718      	adds	r7, #24
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	40022000 	.word	0x40022000

08004fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fac:	2300      	movs	r3, #0
 8004fae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d041      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fc4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004fc8:	d02a      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004fca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004fce:	d824      	bhi.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004fd0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fd4:	d008      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004fd6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fda:	d81e      	bhi.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004fe0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fe4:	d010      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004fe6:	e018      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004fe8:	4b86      	ldr	r3, [pc, #536]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4a85      	ldr	r2, [pc, #532]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ff2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ff4:	e015      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fabb 	bl	8005578 <RCCEx_PLLSAI1_Config>
 8005002:	4603      	mov	r3, r0
 8005004:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005006:	e00c      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	3320      	adds	r3, #32
 800500c:	2100      	movs	r1, #0
 800500e:	4618      	mov	r0, r3
 8005010:	f000 fba6 	bl	8005760 <RCCEx_PLLSAI2_Config>
 8005014:	4603      	mov	r3, r0
 8005016:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005018:	e003      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	74fb      	strb	r3, [r7, #19]
      break;
 800501e:	e000      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005020:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005022:	7cfb      	ldrb	r3, [r7, #19]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10b      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005028:	4b76      	ldr	r3, [pc, #472]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005036:	4973      	ldr	r1, [pc, #460]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800503e:	e001      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005040:	7cfb      	ldrb	r3, [r7, #19]
 8005042:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d041      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005054:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005058:	d02a      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800505a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800505e:	d824      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005060:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005064:	d008      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005066:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800506a:	d81e      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00a      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005074:	d010      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005076:	e018      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005078:	4b62      	ldr	r3, [pc, #392]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	4a61      	ldr	r2, [pc, #388]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800507e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005082:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005084:	e015      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	3304      	adds	r3, #4
 800508a:	2100      	movs	r1, #0
 800508c:	4618      	mov	r0, r3
 800508e:	f000 fa73 	bl	8005578 <RCCEx_PLLSAI1_Config>
 8005092:	4603      	mov	r3, r0
 8005094:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005096:	e00c      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	3320      	adds	r3, #32
 800509c:	2100      	movs	r1, #0
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 fb5e 	bl	8005760 <RCCEx_PLLSAI2_Config>
 80050a4:	4603      	mov	r3, r0
 80050a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050a8:	e003      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	74fb      	strb	r3, [r7, #19]
      break;
 80050ae:	e000      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80050b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050b2:	7cfb      	ldrb	r3, [r7, #19]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10b      	bne.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050b8:	4b52      	ldr	r3, [pc, #328]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050c6:	494f      	ldr	r1, [pc, #316]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80050ce:	e001      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050d0:	7cfb      	ldrb	r3, [r7, #19]
 80050d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 80a0 	beq.w	8005222 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050e2:	2300      	movs	r3, #0
 80050e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80050e6:	4b47      	ldr	r3, [pc, #284]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80050f2:	2301      	movs	r3, #1
 80050f4:	e000      	b.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80050f6:	2300      	movs	r3, #0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00d      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050fc:	4b41      	ldr	r3, [pc, #260]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005100:	4a40      	ldr	r2, [pc, #256]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005102:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005106:	6593      	str	r3, [r2, #88]	@ 0x58
 8005108:	4b3e      	ldr	r3, [pc, #248]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800510a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005110:	60bb      	str	r3, [r7, #8]
 8005112:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005114:	2301      	movs	r3, #1
 8005116:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005118:	4b3b      	ldr	r3, [pc, #236]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a3a      	ldr	r2, [pc, #232]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800511e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005122:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005124:	f7fd fe30 	bl	8002d88 <HAL_GetTick>
 8005128:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800512a:	e009      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800512c:	f7fd fe2c 	bl	8002d88 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d902      	bls.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	74fb      	strb	r3, [r7, #19]
        break;
 800513e:	e005      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005140:	4b31      	ldr	r3, [pc, #196]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005148:	2b00      	cmp	r3, #0
 800514a:	d0ef      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800514c:	7cfb      	ldrb	r3, [r7, #19]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d15c      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005152:	4b2c      	ldr	r3, [pc, #176]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005158:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800515c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d01f      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	429a      	cmp	r2, r3
 800516e:	d019      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005170:	4b24      	ldr	r3, [pc, #144]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800517a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800517c:	4b21      	ldr	r3, [pc, #132]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800517e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005182:	4a20      	ldr	r2, [pc, #128]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800518c:	4b1d      	ldr	r3, [pc, #116]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800518e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005192:	4a1c      	ldr	r2, [pc, #112]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800519c:	4a19      	ldr	r2, [pc, #100]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d016      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ae:	f7fd fdeb 	bl	8002d88 <HAL_GetTick>
 80051b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051b4:	e00b      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b6:	f7fd fde7 	bl	8002d88 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d902      	bls.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	74fb      	strb	r3, [r7, #19]
            break;
 80051cc:	e006      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0ec      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80051dc:	7cfb      	ldrb	r3, [r7, #19]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10c      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051e2:	4b08      	ldr	r3, [pc, #32]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051f2:	4904      	ldr	r1, [pc, #16]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80051fa:	e009      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	74bb      	strb	r3, [r7, #18]
 8005200:	e006      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005202:	bf00      	nop
 8005204:	40021000 	.word	0x40021000
 8005208:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520c:	7cfb      	ldrb	r3, [r7, #19]
 800520e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005210:	7c7b      	ldrb	r3, [r7, #17]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d105      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005216:	4b9e      	ldr	r3, [pc, #632]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800521a:	4a9d      	ldr	r2, [pc, #628]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800521c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005220:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00a      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800522e:	4b98      	ldr	r3, [pc, #608]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005234:	f023 0203 	bic.w	r2, r3, #3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523c:	4994      	ldr	r1, [pc, #592]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800523e:	4313      	orrs	r3, r2
 8005240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00a      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005250:	4b8f      	ldr	r3, [pc, #572]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005256:	f023 020c 	bic.w	r2, r3, #12
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525e:	498c      	ldr	r1, [pc, #560]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005260:	4313      	orrs	r3, r2
 8005262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0304 	and.w	r3, r3, #4
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005272:	4b87      	ldr	r3, [pc, #540]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005278:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005280:	4983      	ldr	r1, [pc, #524]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005282:	4313      	orrs	r3, r2
 8005284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0308 	and.w	r3, r3, #8
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00a      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005294:	4b7e      	ldr	r3, [pc, #504]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800529a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a2:	497b      	ldr	r1, [pc, #492]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0310 	and.w	r3, r3, #16
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052b6:	4b76      	ldr	r3, [pc, #472]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052c4:	4972      	ldr	r1, [pc, #456]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0320 	and.w	r3, r3, #32
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00a      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052d8:	4b6d      	ldr	r3, [pc, #436]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052de:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052e6:	496a      	ldr	r1, [pc, #424]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052e8:	4313      	orrs	r3, r2
 80052ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00a      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052fa:	4b65      	ldr	r3, [pc, #404]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005300:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005308:	4961      	ldr	r1, [pc, #388]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530a:	4313      	orrs	r3, r2
 800530c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00a      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800531c:	4b5c      	ldr	r3, [pc, #368]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800531e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005322:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800532a:	4959      	ldr	r1, [pc, #356]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800532c:	4313      	orrs	r3, r2
 800532e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00a      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800533e:	4b54      	ldr	r3, [pc, #336]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005344:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800534c:	4950      	ldr	r1, [pc, #320]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800534e:	4313      	orrs	r3, r2
 8005350:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00a      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005360:	4b4b      	ldr	r3, [pc, #300]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005366:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800536e:	4948      	ldr	r1, [pc, #288]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005370:	4313      	orrs	r3, r2
 8005372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00a      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005382:	4b43      	ldr	r3, [pc, #268]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005388:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005390:	493f      	ldr	r1, [pc, #252]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005392:	4313      	orrs	r3, r2
 8005394:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d028      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053a4:	4b3a      	ldr	r3, [pc, #232]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053b2:	4937      	ldr	r1, [pc, #220]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b4:	4313      	orrs	r3, r2
 80053b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053c2:	d106      	bne.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053c4:	4b32      	ldr	r3, [pc, #200]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	4a31      	ldr	r2, [pc, #196]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053ce:	60d3      	str	r3, [r2, #12]
 80053d0:	e011      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053da:	d10c      	bne.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3304      	adds	r3, #4
 80053e0:	2101      	movs	r1, #1
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 f8c8 	bl	8005578 <RCCEx_PLLSAI1_Config>
 80053e8:	4603      	mov	r3, r0
 80053ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80053ec:	7cfb      	ldrb	r3, [r7, #19]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80053f2:	7cfb      	ldrb	r3, [r7, #19]
 80053f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d028      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005402:	4b23      	ldr	r3, [pc, #140]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005408:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005410:	491f      	ldr	r1, [pc, #124]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005412:	4313      	orrs	r3, r2
 8005414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800541c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005420:	d106      	bne.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005422:	4b1b      	ldr	r3, [pc, #108]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	4a1a      	ldr	r2, [pc, #104]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005428:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800542c:	60d3      	str	r3, [r2, #12]
 800542e:	e011      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005434:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005438:	d10c      	bne.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	3304      	adds	r3, #4
 800543e:	2101      	movs	r1, #1
 8005440:	4618      	mov	r0, r3
 8005442:	f000 f899 	bl	8005578 <RCCEx_PLLSAI1_Config>
 8005446:	4603      	mov	r3, r0
 8005448:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800544a:	7cfb      	ldrb	r3, [r7, #19]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005450:	7cfb      	ldrb	r3, [r7, #19]
 8005452:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d02b      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005460:	4b0b      	ldr	r3, [pc, #44]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005466:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800546e:	4908      	ldr	r1, [pc, #32]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005470:	4313      	orrs	r3, r2
 8005472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800547a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800547e:	d109      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005480:	4b03      	ldr	r3, [pc, #12]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	4a02      	ldr	r2, [pc, #8]	@ (8005490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800548a:	60d3      	str	r3, [r2, #12]
 800548c:	e014      	b.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800548e:	bf00      	nop
 8005490:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005498:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800549c:	d10c      	bne.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	3304      	adds	r3, #4
 80054a2:	2101      	movs	r1, #1
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 f867 	bl	8005578 <RCCEx_PLLSAI1_Config>
 80054aa:	4603      	mov	r3, r0
 80054ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054ae:	7cfb      	ldrb	r3, [r7, #19]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d001      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80054b4:	7cfb      	ldrb	r3, [r7, #19]
 80054b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d02f      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054d2:	4928      	ldr	r1, [pc, #160]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054e2:	d10d      	bne.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3304      	adds	r3, #4
 80054e8:	2102      	movs	r1, #2
 80054ea:	4618      	mov	r0, r3
 80054ec:	f000 f844 	bl	8005578 <RCCEx_PLLSAI1_Config>
 80054f0:	4603      	mov	r3, r0
 80054f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054f4:	7cfb      	ldrb	r3, [r7, #19]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d014      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80054fa:	7cfb      	ldrb	r3, [r7, #19]
 80054fc:	74bb      	strb	r3, [r7, #18]
 80054fe:	e011      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005508:	d10c      	bne.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	3320      	adds	r3, #32
 800550e:	2102      	movs	r1, #2
 8005510:	4618      	mov	r0, r3
 8005512:	f000 f925 	bl	8005760 <RCCEx_PLLSAI2_Config>
 8005516:	4603      	mov	r3, r0
 8005518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800551a:	7cfb      	ldrb	r3, [r7, #19]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005520:	7cfb      	ldrb	r3, [r7, #19]
 8005522:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00a      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005530:	4b10      	ldr	r3, [pc, #64]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005536:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800553e:	490d      	ldr	r1, [pc, #52]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005540:	4313      	orrs	r3, r2
 8005542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00b      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005552:	4b08      	ldr	r3, [pc, #32]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005558:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005562:	4904      	ldr	r1, [pc, #16]	@ (8005574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800556a:	7cbb      	ldrb	r3, [r7, #18]
}
 800556c:	4618      	mov	r0, r3
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	40021000 	.word	0x40021000

08005578 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005586:	4b75      	ldr	r3, [pc, #468]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f003 0303 	and.w	r3, r3, #3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d018      	beq.n	80055c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005592:	4b72      	ldr	r3, [pc, #456]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f003 0203 	and.w	r2, r3, #3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d10d      	bne.n	80055be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
       ||
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d009      	beq.n	80055be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80055aa:	4b6c      	ldr	r3, [pc, #432]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	091b      	lsrs	r3, r3, #4
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	1c5a      	adds	r2, r3, #1
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
       ||
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d047      	beq.n	800564e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	73fb      	strb	r3, [r7, #15]
 80055c2:	e044      	b.n	800564e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b03      	cmp	r3, #3
 80055ca:	d018      	beq.n	80055fe <RCCEx_PLLSAI1_Config+0x86>
 80055cc:	2b03      	cmp	r3, #3
 80055ce:	d825      	bhi.n	800561c <RCCEx_PLLSAI1_Config+0xa4>
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d002      	beq.n	80055da <RCCEx_PLLSAI1_Config+0x62>
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d009      	beq.n	80055ec <RCCEx_PLLSAI1_Config+0x74>
 80055d8:	e020      	b.n	800561c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055da:	4b60      	ldr	r3, [pc, #384]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d11d      	bne.n	8005622 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055ea:	e01a      	b.n	8005622 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055ec:	4b5b      	ldr	r3, [pc, #364]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d116      	bne.n	8005626 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055fc:	e013      	b.n	8005626 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055fe:	4b57      	ldr	r3, [pc, #348]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10f      	bne.n	800562a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800560a:	4b54      	ldr	r3, [pc, #336]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d109      	bne.n	800562a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800561a:	e006      	b.n	800562a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	73fb      	strb	r3, [r7, #15]
      break;
 8005620:	e004      	b.n	800562c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005622:	bf00      	nop
 8005624:	e002      	b.n	800562c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005626:	bf00      	nop
 8005628:	e000      	b.n	800562c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800562a:	bf00      	nop
    }

    if(status == HAL_OK)
 800562c:	7bfb      	ldrb	r3, [r7, #15]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d10d      	bne.n	800564e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005632:	4b4a      	ldr	r3, [pc, #296]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6819      	ldr	r1, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	3b01      	subs	r3, #1
 8005644:	011b      	lsls	r3, r3, #4
 8005646:	430b      	orrs	r3, r1
 8005648:	4944      	ldr	r1, [pc, #272]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 800564a:	4313      	orrs	r3, r2
 800564c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800564e:	7bfb      	ldrb	r3, [r7, #15]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d17d      	bne.n	8005750 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005654:	4b41      	ldr	r3, [pc, #260]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a40      	ldr	r2, [pc, #256]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 800565a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800565e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005660:	f7fd fb92 	bl	8002d88 <HAL_GetTick>
 8005664:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005666:	e009      	b.n	800567c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005668:	f7fd fb8e 	bl	8002d88 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b02      	cmp	r3, #2
 8005674:	d902      	bls.n	800567c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	73fb      	strb	r3, [r7, #15]
        break;
 800567a:	e005      	b.n	8005688 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800567c:	4b37      	ldr	r3, [pc, #220]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1ef      	bne.n	8005668 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005688:	7bfb      	ldrb	r3, [r7, #15]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d160      	bne.n	8005750 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d111      	bne.n	80056b8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005694:	4b31      	ldr	r3, [pc, #196]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800569c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	6892      	ldr	r2, [r2, #8]
 80056a4:	0211      	lsls	r1, r2, #8
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	68d2      	ldr	r2, [r2, #12]
 80056aa:	0912      	lsrs	r2, r2, #4
 80056ac:	0452      	lsls	r2, r2, #17
 80056ae:	430a      	orrs	r2, r1
 80056b0:	492a      	ldr	r1, [pc, #168]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	610b      	str	r3, [r1, #16]
 80056b6:	e027      	b.n	8005708 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d112      	bne.n	80056e4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056be:	4b27      	ldr	r3, [pc, #156]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80056c6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6892      	ldr	r2, [r2, #8]
 80056ce:	0211      	lsls	r1, r2, #8
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	6912      	ldr	r2, [r2, #16]
 80056d4:	0852      	lsrs	r2, r2, #1
 80056d6:	3a01      	subs	r2, #1
 80056d8:	0552      	lsls	r2, r2, #21
 80056da:	430a      	orrs	r2, r1
 80056dc:	491f      	ldr	r1, [pc, #124]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	610b      	str	r3, [r1, #16]
 80056e2:	e011      	b.n	8005708 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056e4:	4b1d      	ldr	r3, [pc, #116]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80056ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6892      	ldr	r2, [r2, #8]
 80056f4:	0211      	lsls	r1, r2, #8
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	6952      	ldr	r2, [r2, #20]
 80056fa:	0852      	lsrs	r2, r2, #1
 80056fc:	3a01      	subs	r2, #1
 80056fe:	0652      	lsls	r2, r2, #25
 8005700:	430a      	orrs	r2, r1
 8005702:	4916      	ldr	r1, [pc, #88]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005704:	4313      	orrs	r3, r2
 8005706:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005708:	4b14      	ldr	r3, [pc, #80]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a13      	ldr	r2, [pc, #76]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 800570e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005712:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005714:	f7fd fb38 	bl	8002d88 <HAL_GetTick>
 8005718:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800571a:	e009      	b.n	8005730 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800571c:	f7fd fb34 	bl	8002d88 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d902      	bls.n	8005730 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	73fb      	strb	r3, [r7, #15]
          break;
 800572e:	e005      	b.n	800573c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005730:	4b0a      	ldr	r3, [pc, #40]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d0ef      	beq.n	800571c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800573c:	7bfb      	ldrb	r3, [r7, #15]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d106      	bne.n	8005750 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005742:	4b06      	ldr	r3, [pc, #24]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005744:	691a      	ldr	r2, [r3, #16]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	4904      	ldr	r1, [pc, #16]	@ (800575c <RCCEx_PLLSAI1_Config+0x1e4>)
 800574c:	4313      	orrs	r3, r2
 800574e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005750:	7bfb      	ldrb	r3, [r7, #15]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	40021000 	.word	0x40021000

08005760 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800576e:	4b6a      	ldr	r3, [pc, #424]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f003 0303 	and.w	r3, r3, #3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d018      	beq.n	80057ac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800577a:	4b67      	ldr	r3, [pc, #412]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	f003 0203 	and.w	r2, r3, #3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	429a      	cmp	r2, r3
 8005788:	d10d      	bne.n	80057a6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
       ||
 800578e:	2b00      	cmp	r3, #0
 8005790:	d009      	beq.n	80057a6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005792:	4b61      	ldr	r3, [pc, #388]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	091b      	lsrs	r3, r3, #4
 8005798:	f003 0307 	and.w	r3, r3, #7
 800579c:	1c5a      	adds	r2, r3, #1
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685b      	ldr	r3, [r3, #4]
       ||
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d047      	beq.n	8005836 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	73fb      	strb	r3, [r7, #15]
 80057aa:	e044      	b.n	8005836 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b03      	cmp	r3, #3
 80057b2:	d018      	beq.n	80057e6 <RCCEx_PLLSAI2_Config+0x86>
 80057b4:	2b03      	cmp	r3, #3
 80057b6:	d825      	bhi.n	8005804 <RCCEx_PLLSAI2_Config+0xa4>
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d002      	beq.n	80057c2 <RCCEx_PLLSAI2_Config+0x62>
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d009      	beq.n	80057d4 <RCCEx_PLLSAI2_Config+0x74>
 80057c0:	e020      	b.n	8005804 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80057c2:	4b55      	ldr	r3, [pc, #340]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d11d      	bne.n	800580a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057d2:	e01a      	b.n	800580a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80057d4:	4b50      	ldr	r3, [pc, #320]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d116      	bne.n	800580e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057e4:	e013      	b.n	800580e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80057e6:	4b4c      	ldr	r3, [pc, #304]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10f      	bne.n	8005812 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80057f2:	4b49      	ldr	r3, [pc, #292]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d109      	bne.n	8005812 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005802:	e006      	b.n	8005812 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	73fb      	strb	r3, [r7, #15]
      break;
 8005808:	e004      	b.n	8005814 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800580a:	bf00      	nop
 800580c:	e002      	b.n	8005814 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800580e:	bf00      	nop
 8005810:	e000      	b.n	8005814 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005812:	bf00      	nop
    }

    if(status == HAL_OK)
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10d      	bne.n	8005836 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800581a:	4b3f      	ldr	r3, [pc, #252]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6819      	ldr	r1, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	3b01      	subs	r3, #1
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	430b      	orrs	r3, r1
 8005830:	4939      	ldr	r1, [pc, #228]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005832:	4313      	orrs	r3, r2
 8005834:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005836:	7bfb      	ldrb	r3, [r7, #15]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d167      	bne.n	800590c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800583c:	4b36      	ldr	r3, [pc, #216]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a35      	ldr	r2, [pc, #212]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005846:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005848:	f7fd fa9e 	bl	8002d88 <HAL_GetTick>
 800584c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800584e:	e009      	b.n	8005864 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005850:	f7fd fa9a 	bl	8002d88 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b02      	cmp	r3, #2
 800585c:	d902      	bls.n	8005864 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	73fb      	strb	r3, [r7, #15]
        break;
 8005862:	e005      	b.n	8005870 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005864:	4b2c      	ldr	r3, [pc, #176]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1ef      	bne.n	8005850 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005870:	7bfb      	ldrb	r3, [r7, #15]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d14a      	bne.n	800590c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d111      	bne.n	80058a0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800587c:	4b26      	ldr	r3, [pc, #152]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6892      	ldr	r2, [r2, #8]
 800588c:	0211      	lsls	r1, r2, #8
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	68d2      	ldr	r2, [r2, #12]
 8005892:	0912      	lsrs	r2, r2, #4
 8005894:	0452      	lsls	r2, r2, #17
 8005896:	430a      	orrs	r2, r1
 8005898:	491f      	ldr	r1, [pc, #124]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800589a:	4313      	orrs	r3, r2
 800589c:	614b      	str	r3, [r1, #20]
 800589e:	e011      	b.n	80058c4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80058a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	6892      	ldr	r2, [r2, #8]
 80058b0:	0211      	lsls	r1, r2, #8
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	6912      	ldr	r2, [r2, #16]
 80058b6:	0852      	lsrs	r2, r2, #1
 80058b8:	3a01      	subs	r2, #1
 80058ba:	0652      	lsls	r2, r2, #25
 80058bc:	430a      	orrs	r2, r1
 80058be:	4916      	ldr	r1, [pc, #88]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80058c4:	4b14      	ldr	r3, [pc, #80]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a13      	ldr	r2, [pc, #76]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d0:	f7fd fa5a 	bl	8002d88 <HAL_GetTick>
 80058d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80058d6:	e009      	b.n	80058ec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80058d8:	f7fd fa56 	bl	8002d88 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d902      	bls.n	80058ec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	73fb      	strb	r3, [r7, #15]
          break;
 80058ea:	e005      	b.n	80058f8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80058ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d0ef      	beq.n	80058d8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80058f8:	7bfb      	ldrb	r3, [r7, #15]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d106      	bne.n	800590c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80058fe:	4b06      	ldr	r3, [pc, #24]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005900:	695a      	ldr	r2, [r3, #20]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	4904      	ldr	r1, [pc, #16]	@ (8005918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005908:	4313      	orrs	r3, r2
 800590a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800590c:	7bfb      	ldrb	r3, [r7, #15]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	40021000 	.word	0x40021000

0800591c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e040      	b.n	80059b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fb ff4a 	bl	80017d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2224      	movs	r2, #36	@ 0x24
 8005948:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 0201 	bic.w	r2, r2, #1
 8005958:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595e:	2b00      	cmp	r3, #0
 8005960:	d002      	beq.n	8005968 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 fb6a 	bl	800603c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f8af 	bl	8005acc <UART_SetConfig>
 800596e:	4603      	mov	r3, r0
 8005970:	2b01      	cmp	r3, #1
 8005972:	d101      	bne.n	8005978 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e01b      	b.n	80059b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	685a      	ldr	r2, [r3, #4]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005986:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	689a      	ldr	r2, [r3, #8]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005996:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0201 	orr.w	r2, r2, #1
 80059a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 fbe9 	bl	8006180 <UART_CheckIdleState>
 80059ae:	4603      	mov	r3, r0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08a      	sub	sp, #40	@ 0x28
 80059bc:	af02      	add	r7, sp, #8
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	603b      	str	r3, [r7, #0]
 80059c4:	4613      	mov	r3, r2
 80059c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059cc:	2b20      	cmp	r3, #32
 80059ce:	d177      	bne.n	8005ac0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d002      	beq.n	80059dc <HAL_UART_Transmit+0x24>
 80059d6:	88fb      	ldrh	r3, [r7, #6]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d101      	bne.n	80059e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e070      	b.n	8005ac2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2221      	movs	r2, #33	@ 0x21
 80059ec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059ee:	f7fd f9cb 	bl	8002d88 <HAL_GetTick>
 80059f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	88fa      	ldrh	r2, [r7, #6]
 80059f8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	88fa      	ldrh	r2, [r7, #6]
 8005a00:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a0c:	d108      	bne.n	8005a20 <HAL_UART_Transmit+0x68>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d104      	bne.n	8005a20 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005a16:	2300      	movs	r3, #0
 8005a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	61bb      	str	r3, [r7, #24]
 8005a1e:	e003      	b.n	8005a28 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a24:	2300      	movs	r3, #0
 8005a26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a28:	e02f      	b.n	8005a8a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2200      	movs	r2, #0
 8005a32:	2180      	movs	r1, #128	@ 0x80
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f000 fc4b 	bl	80062d0 <UART_WaitOnFlagUntilTimeout>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d004      	beq.n	8005a4a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2220      	movs	r2, #32
 8005a44:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e03b      	b.n	8005ac2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d10b      	bne.n	8005a68 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	881a      	ldrh	r2, [r3, #0]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a5c:	b292      	uxth	r2, r2
 8005a5e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005a60:	69bb      	ldr	r3, [r7, #24]
 8005a62:	3302      	adds	r3, #2
 8005a64:	61bb      	str	r3, [r7, #24]
 8005a66:	e007      	b.n	8005a78 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	781a      	ldrb	r2, [r3, #0]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	3301      	adds	r3, #1
 8005a76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	3b01      	subs	r3, #1
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1c9      	bne.n	8005a2a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	9300      	str	r3, [sp, #0]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	2140      	movs	r1, #64	@ 0x40
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f000 fc15 	bl	80062d0 <UART_WaitOnFlagUntilTimeout>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d004      	beq.n	8005ab6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e005      	b.n	8005ac2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2220      	movs	r2, #32
 8005aba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005abc:	2300      	movs	r3, #0
 8005abe:	e000      	b.n	8005ac2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005ac0:	2302      	movs	r3, #2
  }
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3720      	adds	r7, #32
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
	...

08005acc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ad0:	b08a      	sub	sp, #40	@ 0x28
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	431a      	orrs	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	4ba4      	ldr	r3, [pc, #656]	@ (8005d8c <UART_SetConfig+0x2c0>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	6812      	ldr	r2, [r2, #0]
 8005b02:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b04:	430b      	orrs	r3, r1
 8005b06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	68da      	ldr	r2, [r3, #12]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	430a      	orrs	r2, r1
 8005b1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a99      	ldr	r2, [pc, #612]	@ (8005d90 <UART_SetConfig+0x2c4>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d004      	beq.n	8005b38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b34:	4313      	orrs	r3, r2
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a90      	ldr	r2, [pc, #576]	@ (8005d94 <UART_SetConfig+0x2c8>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d126      	bne.n	8005ba4 <UART_SetConfig+0xd8>
 8005b56:	4b90      	ldr	r3, [pc, #576]	@ (8005d98 <UART_SetConfig+0x2cc>)
 8005b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b5c:	f003 0303 	and.w	r3, r3, #3
 8005b60:	2b03      	cmp	r3, #3
 8005b62:	d81b      	bhi.n	8005b9c <UART_SetConfig+0xd0>
 8005b64:	a201      	add	r2, pc, #4	@ (adr r2, 8005b6c <UART_SetConfig+0xa0>)
 8005b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6a:	bf00      	nop
 8005b6c:	08005b7d 	.word	0x08005b7d
 8005b70:	08005b8d 	.word	0x08005b8d
 8005b74:	08005b85 	.word	0x08005b85
 8005b78:	08005b95 	.word	0x08005b95
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b82:	e116      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005b84:	2302      	movs	r3, #2
 8005b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b8a:	e112      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005b8c:	2304      	movs	r3, #4
 8005b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b92:	e10e      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005b94:	2308      	movs	r3, #8
 8005b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b9a:	e10a      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005b9c:	2310      	movs	r3, #16
 8005b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ba2:	e106      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a7c      	ldr	r2, [pc, #496]	@ (8005d9c <UART_SetConfig+0x2d0>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d138      	bne.n	8005c20 <UART_SetConfig+0x154>
 8005bae:	4b7a      	ldr	r3, [pc, #488]	@ (8005d98 <UART_SetConfig+0x2cc>)
 8005bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb4:	f003 030c 	and.w	r3, r3, #12
 8005bb8:	2b0c      	cmp	r3, #12
 8005bba:	d82d      	bhi.n	8005c18 <UART_SetConfig+0x14c>
 8005bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8005bc4 <UART_SetConfig+0xf8>)
 8005bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc2:	bf00      	nop
 8005bc4:	08005bf9 	.word	0x08005bf9
 8005bc8:	08005c19 	.word	0x08005c19
 8005bcc:	08005c19 	.word	0x08005c19
 8005bd0:	08005c19 	.word	0x08005c19
 8005bd4:	08005c09 	.word	0x08005c09
 8005bd8:	08005c19 	.word	0x08005c19
 8005bdc:	08005c19 	.word	0x08005c19
 8005be0:	08005c19 	.word	0x08005c19
 8005be4:	08005c01 	.word	0x08005c01
 8005be8:	08005c19 	.word	0x08005c19
 8005bec:	08005c19 	.word	0x08005c19
 8005bf0:	08005c19 	.word	0x08005c19
 8005bf4:	08005c11 	.word	0x08005c11
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bfe:	e0d8      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c00:	2302      	movs	r3, #2
 8005c02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c06:	e0d4      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c08:	2304      	movs	r3, #4
 8005c0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c0e:	e0d0      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c10:	2308      	movs	r3, #8
 8005c12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c16:	e0cc      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c18:	2310      	movs	r3, #16
 8005c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c1e:	e0c8      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a5e      	ldr	r2, [pc, #376]	@ (8005da0 <UART_SetConfig+0x2d4>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d125      	bne.n	8005c76 <UART_SetConfig+0x1aa>
 8005c2a:	4b5b      	ldr	r3, [pc, #364]	@ (8005d98 <UART_SetConfig+0x2cc>)
 8005c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c30:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c34:	2b30      	cmp	r3, #48	@ 0x30
 8005c36:	d016      	beq.n	8005c66 <UART_SetConfig+0x19a>
 8005c38:	2b30      	cmp	r3, #48	@ 0x30
 8005c3a:	d818      	bhi.n	8005c6e <UART_SetConfig+0x1a2>
 8005c3c:	2b20      	cmp	r3, #32
 8005c3e:	d00a      	beq.n	8005c56 <UART_SetConfig+0x18a>
 8005c40:	2b20      	cmp	r3, #32
 8005c42:	d814      	bhi.n	8005c6e <UART_SetConfig+0x1a2>
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <UART_SetConfig+0x182>
 8005c48:	2b10      	cmp	r3, #16
 8005c4a:	d008      	beq.n	8005c5e <UART_SetConfig+0x192>
 8005c4c:	e00f      	b.n	8005c6e <UART_SetConfig+0x1a2>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c54:	e0ad      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c56:	2302      	movs	r3, #2
 8005c58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c5c:	e0a9      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c5e:	2304      	movs	r3, #4
 8005c60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c64:	e0a5      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c66:	2308      	movs	r3, #8
 8005c68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c6c:	e0a1      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c6e:	2310      	movs	r3, #16
 8005c70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c74:	e09d      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a4a      	ldr	r2, [pc, #296]	@ (8005da4 <UART_SetConfig+0x2d8>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d125      	bne.n	8005ccc <UART_SetConfig+0x200>
 8005c80:	4b45      	ldr	r3, [pc, #276]	@ (8005d98 <UART_SetConfig+0x2cc>)
 8005c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c86:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c8c:	d016      	beq.n	8005cbc <UART_SetConfig+0x1f0>
 8005c8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c90:	d818      	bhi.n	8005cc4 <UART_SetConfig+0x1f8>
 8005c92:	2b80      	cmp	r3, #128	@ 0x80
 8005c94:	d00a      	beq.n	8005cac <UART_SetConfig+0x1e0>
 8005c96:	2b80      	cmp	r3, #128	@ 0x80
 8005c98:	d814      	bhi.n	8005cc4 <UART_SetConfig+0x1f8>
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d002      	beq.n	8005ca4 <UART_SetConfig+0x1d8>
 8005c9e:	2b40      	cmp	r3, #64	@ 0x40
 8005ca0:	d008      	beq.n	8005cb4 <UART_SetConfig+0x1e8>
 8005ca2:	e00f      	b.n	8005cc4 <UART_SetConfig+0x1f8>
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005caa:	e082      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005cac:	2302      	movs	r3, #2
 8005cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cb2:	e07e      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005cb4:	2304      	movs	r3, #4
 8005cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cba:	e07a      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005cbc:	2308      	movs	r3, #8
 8005cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cc2:	e076      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005cc4:	2310      	movs	r3, #16
 8005cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cca:	e072      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a35      	ldr	r2, [pc, #212]	@ (8005da8 <UART_SetConfig+0x2dc>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d12a      	bne.n	8005d2c <UART_SetConfig+0x260>
 8005cd6:	4b30      	ldr	r3, [pc, #192]	@ (8005d98 <UART_SetConfig+0x2cc>)
 8005cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ce0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ce4:	d01a      	beq.n	8005d1c <UART_SetConfig+0x250>
 8005ce6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cea:	d81b      	bhi.n	8005d24 <UART_SetConfig+0x258>
 8005cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cf0:	d00c      	beq.n	8005d0c <UART_SetConfig+0x240>
 8005cf2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cf6:	d815      	bhi.n	8005d24 <UART_SetConfig+0x258>
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d003      	beq.n	8005d04 <UART_SetConfig+0x238>
 8005cfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d00:	d008      	beq.n	8005d14 <UART_SetConfig+0x248>
 8005d02:	e00f      	b.n	8005d24 <UART_SetConfig+0x258>
 8005d04:	2300      	movs	r3, #0
 8005d06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d0a:	e052      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d12:	e04e      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d14:	2304      	movs	r3, #4
 8005d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d1a:	e04a      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d1c:	2308      	movs	r3, #8
 8005d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d22:	e046      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d24:	2310      	movs	r3, #16
 8005d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d2a:	e042      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a17      	ldr	r2, [pc, #92]	@ (8005d90 <UART_SetConfig+0x2c4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d13a      	bne.n	8005dac <UART_SetConfig+0x2e0>
 8005d36:	4b18      	ldr	r3, [pc, #96]	@ (8005d98 <UART_SetConfig+0x2cc>)
 8005d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d3c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d40:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d44:	d01a      	beq.n	8005d7c <UART_SetConfig+0x2b0>
 8005d46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d4a:	d81b      	bhi.n	8005d84 <UART_SetConfig+0x2b8>
 8005d4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d50:	d00c      	beq.n	8005d6c <UART_SetConfig+0x2a0>
 8005d52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d56:	d815      	bhi.n	8005d84 <UART_SetConfig+0x2b8>
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d003      	beq.n	8005d64 <UART_SetConfig+0x298>
 8005d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d60:	d008      	beq.n	8005d74 <UART_SetConfig+0x2a8>
 8005d62:	e00f      	b.n	8005d84 <UART_SetConfig+0x2b8>
 8005d64:	2300      	movs	r3, #0
 8005d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d6a:	e022      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d72:	e01e      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d74:	2304      	movs	r3, #4
 8005d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d7a:	e01a      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d7c:	2308      	movs	r3, #8
 8005d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d82:	e016      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d84:	2310      	movs	r3, #16
 8005d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d8a:	e012      	b.n	8005db2 <UART_SetConfig+0x2e6>
 8005d8c:	efff69f3 	.word	0xefff69f3
 8005d90:	40008000 	.word	0x40008000
 8005d94:	40013800 	.word	0x40013800
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	40004400 	.word	0x40004400
 8005da0:	40004800 	.word	0x40004800
 8005da4:	40004c00 	.word	0x40004c00
 8005da8:	40005000 	.word	0x40005000
 8005dac:	2310      	movs	r3, #16
 8005dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a9f      	ldr	r2, [pc, #636]	@ (8006034 <UART_SetConfig+0x568>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d17a      	bne.n	8005eb2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005dbc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dc0:	2b08      	cmp	r3, #8
 8005dc2:	d824      	bhi.n	8005e0e <UART_SetConfig+0x342>
 8005dc4:	a201      	add	r2, pc, #4	@ (adr r2, 8005dcc <UART_SetConfig+0x300>)
 8005dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dca:	bf00      	nop
 8005dcc:	08005df1 	.word	0x08005df1
 8005dd0:	08005e0f 	.word	0x08005e0f
 8005dd4:	08005df9 	.word	0x08005df9
 8005dd8:	08005e0f 	.word	0x08005e0f
 8005ddc:	08005dff 	.word	0x08005dff
 8005de0:	08005e0f 	.word	0x08005e0f
 8005de4:	08005e0f 	.word	0x08005e0f
 8005de8:	08005e0f 	.word	0x08005e0f
 8005dec:	08005e07 	.word	0x08005e07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005df0:	f7ff f84c 	bl	8004e8c <HAL_RCC_GetPCLK1Freq>
 8005df4:	61f8      	str	r0, [r7, #28]
        break;
 8005df6:	e010      	b.n	8005e1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005df8:	4b8f      	ldr	r3, [pc, #572]	@ (8006038 <UART_SetConfig+0x56c>)
 8005dfa:	61fb      	str	r3, [r7, #28]
        break;
 8005dfc:	e00d      	b.n	8005e1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dfe:	f7fe ffad 	bl	8004d5c <HAL_RCC_GetSysClockFreq>
 8005e02:	61f8      	str	r0, [r7, #28]
        break;
 8005e04:	e009      	b.n	8005e1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e0a:	61fb      	str	r3, [r7, #28]
        break;
 8005e0c:	e005      	b.n	8005e1a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e18:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 80fb 	beq.w	8006018 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	685a      	ldr	r2, [r3, #4]
 8005e26:	4613      	mov	r3, r2
 8005e28:	005b      	lsls	r3, r3, #1
 8005e2a:	4413      	add	r3, r2
 8005e2c:	69fa      	ldr	r2, [r7, #28]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d305      	bcc.n	8005e3e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d903      	bls.n	8005e46 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005e44:	e0e8      	b.n	8006018 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	461c      	mov	r4, r3
 8005e4c:	4615      	mov	r5, r2
 8005e4e:	f04f 0200 	mov.w	r2, #0
 8005e52:	f04f 0300 	mov.w	r3, #0
 8005e56:	022b      	lsls	r3, r5, #8
 8005e58:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005e5c:	0222      	lsls	r2, r4, #8
 8005e5e:	68f9      	ldr	r1, [r7, #12]
 8005e60:	6849      	ldr	r1, [r1, #4]
 8005e62:	0849      	lsrs	r1, r1, #1
 8005e64:	2000      	movs	r0, #0
 8005e66:	4688      	mov	r8, r1
 8005e68:	4681      	mov	r9, r0
 8005e6a:	eb12 0a08 	adds.w	sl, r2, r8
 8005e6e:	eb43 0b09 	adc.w	fp, r3, r9
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	603b      	str	r3, [r7, #0]
 8005e7a:	607a      	str	r2, [r7, #4]
 8005e7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e80:	4650      	mov	r0, sl
 8005e82:	4659      	mov	r1, fp
 8005e84:	f7fa fe90 	bl	8000ba8 <__aeabi_uldivmod>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e96:	d308      	bcc.n	8005eaa <UART_SetConfig+0x3de>
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e9e:	d204      	bcs.n	8005eaa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	69ba      	ldr	r2, [r7, #24]
 8005ea6:	60da      	str	r2, [r3, #12]
 8005ea8:	e0b6      	b.n	8006018 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005eb0:	e0b2      	b.n	8006018 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005eba:	d15e      	bne.n	8005f7a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ebc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ec0:	2b08      	cmp	r3, #8
 8005ec2:	d828      	bhi.n	8005f16 <UART_SetConfig+0x44a>
 8005ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8005ecc <UART_SetConfig+0x400>)
 8005ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eca:	bf00      	nop
 8005ecc:	08005ef1 	.word	0x08005ef1
 8005ed0:	08005ef9 	.word	0x08005ef9
 8005ed4:	08005f01 	.word	0x08005f01
 8005ed8:	08005f17 	.word	0x08005f17
 8005edc:	08005f07 	.word	0x08005f07
 8005ee0:	08005f17 	.word	0x08005f17
 8005ee4:	08005f17 	.word	0x08005f17
 8005ee8:	08005f17 	.word	0x08005f17
 8005eec:	08005f0f 	.word	0x08005f0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ef0:	f7fe ffcc 	bl	8004e8c <HAL_RCC_GetPCLK1Freq>
 8005ef4:	61f8      	str	r0, [r7, #28]
        break;
 8005ef6:	e014      	b.n	8005f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ef8:	f7fe ffde 	bl	8004eb8 <HAL_RCC_GetPCLK2Freq>
 8005efc:	61f8      	str	r0, [r7, #28]
        break;
 8005efe:	e010      	b.n	8005f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f00:	4b4d      	ldr	r3, [pc, #308]	@ (8006038 <UART_SetConfig+0x56c>)
 8005f02:	61fb      	str	r3, [r7, #28]
        break;
 8005f04:	e00d      	b.n	8005f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f06:	f7fe ff29 	bl	8004d5c <HAL_RCC_GetSysClockFreq>
 8005f0a:	61f8      	str	r0, [r7, #28]
        break;
 8005f0c:	e009      	b.n	8005f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f12:	61fb      	str	r3, [r7, #28]
        break;
 8005f14:	e005      	b.n	8005f22 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005f16:	2300      	movs	r3, #0
 8005f18:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d077      	beq.n	8006018 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	005a      	lsls	r2, r3, #1
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	085b      	lsrs	r3, r3, #1
 8005f32:	441a      	add	r2, r3
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f3c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	2b0f      	cmp	r3, #15
 8005f42:	d916      	bls.n	8005f72 <UART_SetConfig+0x4a6>
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f4a:	d212      	bcs.n	8005f72 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	f023 030f 	bic.w	r3, r3, #15
 8005f54:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	085b      	lsrs	r3, r3, #1
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	f003 0307 	and.w	r3, r3, #7
 8005f60:	b29a      	uxth	r2, r3
 8005f62:	8afb      	ldrh	r3, [r7, #22]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	8afa      	ldrh	r2, [r7, #22]
 8005f6e:	60da      	str	r2, [r3, #12]
 8005f70:	e052      	b.n	8006018 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005f78:	e04e      	b.n	8006018 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005f7e:	2b08      	cmp	r3, #8
 8005f80:	d827      	bhi.n	8005fd2 <UART_SetConfig+0x506>
 8005f82:	a201      	add	r2, pc, #4	@ (adr r2, 8005f88 <UART_SetConfig+0x4bc>)
 8005f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f88:	08005fad 	.word	0x08005fad
 8005f8c:	08005fb5 	.word	0x08005fb5
 8005f90:	08005fbd 	.word	0x08005fbd
 8005f94:	08005fd3 	.word	0x08005fd3
 8005f98:	08005fc3 	.word	0x08005fc3
 8005f9c:	08005fd3 	.word	0x08005fd3
 8005fa0:	08005fd3 	.word	0x08005fd3
 8005fa4:	08005fd3 	.word	0x08005fd3
 8005fa8:	08005fcb 	.word	0x08005fcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fac:	f7fe ff6e 	bl	8004e8c <HAL_RCC_GetPCLK1Freq>
 8005fb0:	61f8      	str	r0, [r7, #28]
        break;
 8005fb2:	e014      	b.n	8005fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fb4:	f7fe ff80 	bl	8004eb8 <HAL_RCC_GetPCLK2Freq>
 8005fb8:	61f8      	str	r0, [r7, #28]
        break;
 8005fba:	e010      	b.n	8005fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8006038 <UART_SetConfig+0x56c>)
 8005fbe:	61fb      	str	r3, [r7, #28]
        break;
 8005fc0:	e00d      	b.n	8005fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fc2:	f7fe fecb 	bl	8004d5c <HAL_RCC_GetSysClockFreq>
 8005fc6:	61f8      	str	r0, [r7, #28]
        break;
 8005fc8:	e009      	b.n	8005fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fce:	61fb      	str	r3, [r7, #28]
        break;
 8005fd0:	e005      	b.n	8005fde <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005fdc:	bf00      	nop
    }

    if (pclk != 0U)
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d019      	beq.n	8006018 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	085a      	lsrs	r2, r3, #1
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	441a      	add	r2, r3
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ff6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	2b0f      	cmp	r3, #15
 8005ffc:	d909      	bls.n	8006012 <UART_SetConfig+0x546>
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006004:	d205      	bcs.n	8006012 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	60da      	str	r2, [r3, #12]
 8006010:	e002      	b.n	8006018 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006024:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006028:	4618      	mov	r0, r3
 800602a:	3728      	adds	r7, #40	@ 0x28
 800602c:	46bd      	mov	sp, r7
 800602e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006032:	bf00      	nop
 8006034:	40008000 	.word	0x40008000
 8006038:	00f42400 	.word	0x00f42400

0800603c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006048:	f003 0308 	and.w	r3, r3, #8
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00a      	beq.n	8006066 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	430a      	orrs	r2, r1
 8006064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608c:	f003 0302 	and.w	r3, r3, #2
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ae:	f003 0304 	and.w	r3, r3, #4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	f003 0310 	and.w	r3, r3, #16
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00a      	beq.n	80060ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f2:	f003 0320 	and.w	r3, r3, #32
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	430a      	orrs	r2, r1
 800610e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006118:	2b00      	cmp	r3, #0
 800611a:	d01a      	beq.n	8006152 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800613a:	d10a      	bne.n	8006152 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	430a      	orrs	r2, r1
 8006150:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	430a      	orrs	r2, r1
 8006172:	605a      	str	r2, [r3, #4]
  }
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b098      	sub	sp, #96	@ 0x60
 8006184:	af02      	add	r7, sp, #8
 8006186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006190:	f7fc fdfa 	bl	8002d88 <HAL_GetTick>
 8006194:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0308 	and.w	r3, r3, #8
 80061a0:	2b08      	cmp	r3, #8
 80061a2:	d12e      	bne.n	8006202 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061ac:	2200      	movs	r2, #0
 80061ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 f88c 	bl	80062d0 <UART_WaitOnFlagUntilTimeout>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d021      	beq.n	8006202 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c6:	e853 3f00 	ldrex	r3, [r3]
 80061ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	461a      	mov	r2, r3
 80061da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80061de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061e4:	e841 2300 	strex	r3, r2, [r1]
 80061e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1e6      	bne.n	80061be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2220      	movs	r2, #32
 80061f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e062      	b.n	80062c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	2b04      	cmp	r3, #4
 800620e:	d149      	bne.n	80062a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006210:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006218:	2200      	movs	r2, #0
 800621a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f856 	bl	80062d0 <UART_WaitOnFlagUntilTimeout>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d03c      	beq.n	80062a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006232:	e853 3f00 	ldrex	r3, [r3]
 8006236:	623b      	str	r3, [r7, #32]
   return(result);
 8006238:	6a3b      	ldr	r3, [r7, #32]
 800623a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800623e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	461a      	mov	r2, r3
 8006246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006248:	633b      	str	r3, [r7, #48]	@ 0x30
 800624a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800624e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006250:	e841 2300 	strex	r3, r2, [r1]
 8006254:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1e6      	bne.n	800622a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	3308      	adds	r3, #8
 8006262:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	e853 3f00 	ldrex	r3, [r3]
 800626a:	60fb      	str	r3, [r7, #12]
   return(result);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f023 0301 	bic.w	r3, r3, #1
 8006272:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	3308      	adds	r3, #8
 800627a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800627c:	61fa      	str	r2, [r7, #28]
 800627e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006280:	69b9      	ldr	r1, [r7, #24]
 8006282:	69fa      	ldr	r2, [r7, #28]
 8006284:	e841 2300 	strex	r3, r2, [r1]
 8006288:	617b      	str	r3, [r7, #20]
   return(result);
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1e5      	bne.n	800625c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2220      	movs	r2, #32
 8006294:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062a0:	2303      	movs	r3, #3
 80062a2:	e011      	b.n	80062c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2220      	movs	r2, #32
 80062a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2220      	movs	r2, #32
 80062ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3758      	adds	r7, #88	@ 0x58
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	603b      	str	r3, [r7, #0]
 80062dc:	4613      	mov	r3, r2
 80062de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062e0:	e04f      	b.n	8006382 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062e8:	d04b      	beq.n	8006382 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ea:	f7fc fd4d 	bl	8002d88 <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	69ba      	ldr	r2, [r7, #24]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d302      	bcc.n	8006300 <UART_WaitOnFlagUntilTimeout+0x30>
 80062fa:	69bb      	ldr	r3, [r7, #24]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d101      	bne.n	8006304 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e04e      	b.n	80063a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0304 	and.w	r3, r3, #4
 800630e:	2b00      	cmp	r3, #0
 8006310:	d037      	beq.n	8006382 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2b80      	cmp	r3, #128	@ 0x80
 8006316:	d034      	beq.n	8006382 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	2b40      	cmp	r3, #64	@ 0x40
 800631c:	d031      	beq.n	8006382 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	69db      	ldr	r3, [r3, #28]
 8006324:	f003 0308 	and.w	r3, r3, #8
 8006328:	2b08      	cmp	r3, #8
 800632a:	d110      	bne.n	800634e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2208      	movs	r2, #8
 8006332:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f000 f838 	bl	80063aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2208      	movs	r2, #8
 800633e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e029      	b.n	80063a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006358:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800635c:	d111      	bne.n	8006382 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006366:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 f81e 	bl	80063aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2220      	movs	r2, #32
 8006372:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e00f      	b.n	80063a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	69da      	ldr	r2, [r3, #28]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	4013      	ands	r3, r2
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	429a      	cmp	r2, r3
 8006390:	bf0c      	ite	eq
 8006392:	2301      	moveq	r3, #1
 8006394:	2300      	movne	r3, #0
 8006396:	b2db      	uxtb	r3, r3
 8006398:	461a      	mov	r2, r3
 800639a:	79fb      	ldrb	r3, [r7, #7]
 800639c:	429a      	cmp	r2, r3
 800639e:	d0a0      	beq.n	80062e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063aa:	b480      	push	{r7}
 80063ac:	b095      	sub	sp, #84	@ 0x54
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ba:	e853 3f00 	ldrex	r3, [r3]
 80063be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	461a      	mov	r2, r3
 80063ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80063d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063d8:	e841 2300 	strex	r3, r2, [r1]
 80063dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d1e6      	bne.n	80063b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3308      	adds	r3, #8
 80063ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	e853 3f00 	ldrex	r3, [r3]
 80063f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	f023 0301 	bic.w	r3, r3, #1
 80063fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	3308      	adds	r3, #8
 8006402:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006404:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006406:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006408:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800640a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800640c:	e841 2300 	strex	r3, r2, [r1]
 8006410:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1e5      	bne.n	80063e4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800641c:	2b01      	cmp	r3, #1
 800641e:	d118      	bne.n	8006452 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	e853 3f00 	ldrex	r3, [r3]
 800642c:	60bb      	str	r3, [r7, #8]
   return(result);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f023 0310 	bic.w	r3, r3, #16
 8006434:	647b      	str	r3, [r7, #68]	@ 0x44
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800643e:	61bb      	str	r3, [r7, #24]
 8006440:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	6979      	ldr	r1, [r7, #20]
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	613b      	str	r3, [r7, #16]
   return(result);
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e6      	bne.n	8006420 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2220      	movs	r2, #32
 8006456:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006466:	bf00      	nop
 8006468:	3754      	adds	r7, #84	@ 0x54
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
	...

08006474 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	2101      	movs	r1, #1
 8006482:	4858      	ldr	r0, [pc, #352]	@ (80065e4 <network_configure_activations+0x170>)
 8006484:	f000 fb9c 	bl	8006bc0 <ai_platform_get_activations_map>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 80a0 	beq.w	80065d0 <network_configure_activations+0x15c>
    /* Updating activations (byte) offsets */
    
    input_layer_output_array.data = AI_PTR(g_network_activations_map[0] + 192);
 8006490:	4b54      	ldr	r3, [pc, #336]	@ (80065e4 <network_configure_activations+0x170>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	33c0      	adds	r3, #192	@ 0xc0
 8006496:	4a54      	ldr	r2, [pc, #336]	@ (80065e8 <network_configure_activations+0x174>)
 8006498:	6093      	str	r3, [r2, #8]
    input_layer_output_array.data_start = AI_PTR(g_network_activations_map[0] + 192);
 800649a:	4b52      	ldr	r3, [pc, #328]	@ (80065e4 <network_configure_activations+0x170>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	33c0      	adds	r3, #192	@ 0xc0
 80064a0:	4a51      	ldr	r2, [pc, #324]	@ (80065e8 <network_configure_activations+0x174>)
 80064a2:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 172);
 80064a4:	4b4f      	ldr	r3, [pc, #316]	@ (80065e4 <network_configure_activations+0x170>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	33ac      	adds	r3, #172	@ 0xac
 80064aa:	4a50      	ldr	r2, [pc, #320]	@ (80065ec <network_configure_activations+0x178>)
 80064ac:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 172);
 80064ae:	4b4d      	ldr	r3, [pc, #308]	@ (80065e4 <network_configure_activations+0x170>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	33ac      	adds	r3, #172	@ 0xac
 80064b4:	4a4d      	ldr	r2, [pc, #308]	@ (80065ec <network_configure_activations+0x178>)
 80064b6:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 768);
 80064b8:	4b4a      	ldr	r3, [pc, #296]	@ (80065e4 <network_configure_activations+0x170>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80064c0:	4a4b      	ldr	r2, [pc, #300]	@ (80065f0 <network_configure_activations+0x17c>)
 80064c2:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 768);
 80064c4:	4b47      	ldr	r3, [pc, #284]	@ (80065e4 <network_configure_activations+0x170>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80064cc:	4a48      	ldr	r2, [pc, #288]	@ (80065f0 <network_configure_activations+0x17c>)
 80064ce:	60d3      	str	r3, [r2, #12]
    conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 768);
 80064d0:	4b44      	ldr	r3, [pc, #272]	@ (80065e4 <network_configure_activations+0x170>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80064d8:	4a46      	ldr	r2, [pc, #280]	@ (80065f4 <network_configure_activations+0x180>)
 80064da:	6093      	str	r3, [r2, #8]
    conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 768);
 80064dc:	4b41      	ldr	r3, [pc, #260]	@ (80065e4 <network_configure_activations+0x170>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80064e4:	4a43      	ldr	r2, [pc, #268]	@ (80065f4 <network_configure_activations+0x180>)
 80064e6:	60d3      	str	r3, [r2, #12]
    conv2d_1_conv2d_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 17664);
 80064e8:	4b3e      	ldr	r3, [pc, #248]	@ (80065e4 <network_configure_activations+0x170>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f503 438a 	add.w	r3, r3, #17664	@ 0x4500
 80064f0:	4a41      	ldr	r2, [pc, #260]	@ (80065f8 <network_configure_activations+0x184>)
 80064f2:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 17664);
 80064f4:	4b3b      	ldr	r3, [pc, #236]	@ (80065e4 <network_configure_activations+0x170>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f503 438a 	add.w	r3, r3, #17664	@ 0x4500
 80064fc:	4a3e      	ldr	r2, [pc, #248]	@ (80065f8 <network_configure_activations+0x184>)
 80064fe:	60d3      	str	r3, [r2, #12]
    conv2d_1_conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 384);
 8006500:	4b38      	ldr	r3, [pc, #224]	@ (80065e4 <network_configure_activations+0x170>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006508:	4a3c      	ldr	r2, [pc, #240]	@ (80065fc <network_configure_activations+0x188>)
 800650a:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 384);
 800650c:	4b35      	ldr	r3, [pc, #212]	@ (80065e4 <network_configure_activations+0x170>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006514:	4a39      	ldr	r2, [pc, #228]	@ (80065fc <network_configure_activations+0x188>)
 8006516:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 15744);
 8006518:	4b32      	ldr	r3, [pc, #200]	@ (80065e4 <network_configure_activations+0x170>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f503 5376 	add.w	r3, r3, #15744	@ 0x3d80
 8006520:	4a37      	ldr	r2, [pc, #220]	@ (8006600 <network_configure_activations+0x18c>)
 8006522:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 15744);
 8006524:	4b2f      	ldr	r3, [pc, #188]	@ (80065e4 <network_configure_activations+0x170>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f503 5376 	add.w	r3, r3, #15744	@ 0x3d80
 800652c:	4a34      	ldr	r2, [pc, #208]	@ (8006600 <network_configure_activations+0x18c>)
 800652e:	60d3      	str	r3, [r2, #12]
    conv2d_2_conv2d_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 31104);
 8006530:	4b2c      	ldr	r3, [pc, #176]	@ (80065e4 <network_configure_activations+0x170>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f503 43f3 	add.w	r3, r3, #31104	@ 0x7980
 8006538:	4a32      	ldr	r2, [pc, #200]	@ (8006604 <network_configure_activations+0x190>)
 800653a:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 31104);
 800653c:	4b29      	ldr	r3, [pc, #164]	@ (80065e4 <network_configure_activations+0x170>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f503 43f3 	add.w	r3, r3, #31104	@ 0x7980
 8006544:	4a2f      	ldr	r2, [pc, #188]	@ (8006604 <network_configure_activations+0x190>)
 8006546:	60d3      	str	r3, [r2, #12]
    conv2d_2_conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8006548:	4b26      	ldr	r3, [pc, #152]	@ (80065e4 <network_configure_activations+0x170>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a2e      	ldr	r2, [pc, #184]	@ (8006608 <network_configure_activations+0x194>)
 800654e:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8006550:	4b24      	ldr	r3, [pc, #144]	@ (80065e4 <network_configure_activations+0x170>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a2c      	ldr	r2, [pc, #176]	@ (8006608 <network_configure_activations+0x194>)
 8006556:	60d3      	str	r3, [r2, #12]
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8006558:	4b22      	ldr	r3, [pc, #136]	@ (80065e4 <network_configure_activations+0x170>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a2b      	ldr	r2, [pc, #172]	@ (800660c <network_configure_activations+0x198>)
 800655e:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8006560:	4b20      	ldr	r3, [pc, #128]	@ (80065e4 <network_configure_activations+0x170>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a29      	ldr	r2, [pc, #164]	@ (800660c <network_configure_activations+0x198>)
 8006566:	60d3      	str	r3, [r2, #12]
    global_average_pooling2d_pool_output_array.data = AI_PTR(g_network_activations_map[0] + 29184);
 8006568:	4b1e      	ldr	r3, [pc, #120]	@ (80065e4 <network_configure_activations+0x170>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f503 43e4 	add.w	r3, r3, #29184	@ 0x7200
 8006570:	4a27      	ldr	r2, [pc, #156]	@ (8006610 <network_configure_activations+0x19c>)
 8006572:	6093      	str	r3, [r2, #8]
    global_average_pooling2d_pool_output_array.data_start = AI_PTR(g_network_activations_map[0] + 29184);
 8006574:	4b1b      	ldr	r3, [pc, #108]	@ (80065e4 <network_configure_activations+0x170>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f503 43e4 	add.w	r3, r3, #29184	@ 0x7200
 800657c:	4a24      	ldr	r2, [pc, #144]	@ (8006610 <network_configure_activations+0x19c>)
 800657e:	60d3      	str	r3, [r2, #12]
    dense_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8006580:	4b18      	ldr	r3, [pc, #96]	@ (80065e4 <network_configure_activations+0x170>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a23      	ldr	r2, [pc, #140]	@ (8006614 <network_configure_activations+0x1a0>)
 8006586:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8006588:	4b16      	ldr	r3, [pc, #88]	@ (80065e4 <network_configure_activations+0x170>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a21      	ldr	r2, [pc, #132]	@ (8006614 <network_configure_activations+0x1a0>)
 800658e:	60d3      	str	r3, [r2, #12]
    dense_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8006590:	4b14      	ldr	r3, [pc, #80]	@ (80065e4 <network_configure_activations+0x170>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006598:	4a1f      	ldr	r2, [pc, #124]	@ (8006618 <network_configure_activations+0x1a4>)
 800659a:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 800659c:	4b11      	ldr	r3, [pc, #68]	@ (80065e4 <network_configure_activations+0x170>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80065a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006618 <network_configure_activations+0x1a4>)
 80065a6:	60d3      	str	r3, [r2, #12]
    dense_1_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80065a8:	4b0e      	ldr	r3, [pc, #56]	@ (80065e4 <network_configure_activations+0x170>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a1b      	ldr	r2, [pc, #108]	@ (800661c <network_configure_activations+0x1a8>)
 80065ae:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80065b0:	4b0c      	ldr	r3, [pc, #48]	@ (80065e4 <network_configure_activations+0x170>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a19      	ldr	r2, [pc, #100]	@ (800661c <network_configure_activations+0x1a8>)
 80065b6:	60d3      	str	r3, [r2, #12]
    activation_output_array.data = AI_PTR(g_network_activations_map[0] + 52);
 80065b8:	4b0a      	ldr	r3, [pc, #40]	@ (80065e4 <network_configure_activations+0x170>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3334      	adds	r3, #52	@ 0x34
 80065be:	4a18      	ldr	r2, [pc, #96]	@ (8006620 <network_configure_activations+0x1ac>)
 80065c0:	6093      	str	r3, [r2, #8]
    activation_output_array.data_start = AI_PTR(g_network_activations_map[0] + 52);
 80065c2:	4b08      	ldr	r3, [pc, #32]	@ (80065e4 <network_configure_activations+0x170>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	3334      	adds	r3, #52	@ 0x34
 80065c8:	4a15      	ldr	r2, [pc, #84]	@ (8006620 <network_configure_activations+0x1ac>)
 80065ca:	60d3      	str	r3, [r2, #12]
    return true;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e005      	b.n	80065dc <network_configure_activations+0x168>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80065d0:	2213      	movs	r2, #19
 80065d2:	2130      	movs	r1, #48	@ 0x30
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 fb75 	bl	8006cc4 <ai_platform_network_set_error>
  return false;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3708      	adds	r7, #8
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	20008dfc 	.word	0x20008dfc
 80065e8:	20000040 	.word	0x20000040
 80065ec:	200001a0 	.word	0x200001a0
 80065f0:	20000050 	.word	0x20000050
 80065f4:	20000060 	.word	0x20000060
 80065f8:	200001b0 	.word	0x200001b0
 80065fc:	20000070 	.word	0x20000070
 8006600:	20000080 	.word	0x20000080
 8006604:	200001c0 	.word	0x200001c0
 8006608:	20000090 	.word	0x20000090
 800660c:	200000a0 	.word	0x200000a0
 8006610:	200000b0 	.word	0x200000b0
 8006614:	200000c0 	.word	0x200000c0
 8006618:	200000d0 	.word	0x200000d0
 800661c:	200000e0 	.word	0x200000e0
 8006620:	200000f0 	.word	0x200000f0

08006624 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b082      	sub	sp, #8
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	2101      	movs	r1, #1
 8006632:	4866      	ldr	r0, [pc, #408]	@ (80067cc <network_configure_weights+0x1a8>)
 8006634:	f000 fa72 	bl	8006b1c <ai_platform_get_weights_map>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 80bc 	beq.w	80067b8 <network_configure_weights+0x194>
    /* Updating weights (byte) offsets */
    
    conv2d_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8006640:	4b63      	ldr	r3, [pc, #396]	@ (80067d0 <network_configure_weights+0x1ac>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006648:	4a61      	ldr	r2, [pc, #388]	@ (80067d0 <network_configure_weights+0x1ac>)
 800664a:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 800664c:	4b5f      	ldr	r3, [pc, #380]	@ (80067cc <network_configure_weights+0x1a8>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a5f      	ldr	r2, [pc, #380]	@ (80067d0 <network_configure_weights+0x1ac>)
 8006652:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8006654:	4b5d      	ldr	r3, [pc, #372]	@ (80067cc <network_configure_weights+0x1a8>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a5d      	ldr	r2, [pc, #372]	@ (80067d0 <network_configure_weights+0x1ac>)
 800665a:	60d3      	str	r3, [r2, #12]
    conv2d_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 800665c:	4b5d      	ldr	r3, [pc, #372]	@ (80067d4 <network_configure_weights+0x1b0>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006664:	4a5b      	ldr	r2, [pc, #364]	@ (80067d4 <network_configure_weights+0x1b0>)
 8006666:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_bias_array.data = AI_PTR(g_network_weights_map[0] + 640);
 8006668:	4b58      	ldr	r3, [pc, #352]	@ (80067cc <network_configure_weights+0x1a8>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8006670:	4a58      	ldr	r2, [pc, #352]	@ (80067d4 <network_configure_weights+0x1b0>)
 8006672:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 640);
 8006674:	4b55      	ldr	r3, [pc, #340]	@ (80067cc <network_configure_weights+0x1a8>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800667c:	4a55      	ldr	r2, [pc, #340]	@ (80067d4 <network_configure_weights+0x1b0>)
 800667e:	60d3      	str	r3, [r2, #12]
    conv2d_1_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8006680:	4b55      	ldr	r3, [pc, #340]	@ (80067d8 <network_configure_weights+0x1b4>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006688:	4a53      	ldr	r2, [pc, #332]	@ (80067d8 <network_configure_weights+0x1b4>)
 800668a:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_weights_array.data = AI_PTR(g_network_weights_map[0] + 768);
 800668c:	4b4f      	ldr	r3, [pc, #316]	@ (80067cc <network_configure_weights+0x1a8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8006694:	4a50      	ldr	r2, [pc, #320]	@ (80067d8 <network_configure_weights+0x1b4>)
 8006696:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 768);
 8006698:	4b4c      	ldr	r3, [pc, #304]	@ (80067cc <network_configure_weights+0x1a8>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80066a0:	4a4d      	ldr	r2, [pc, #308]	@ (80067d8 <network_configure_weights+0x1b4>)
 80066a2:	60d3      	str	r3, [r2, #12]
    conv2d_1_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80066a4:	4b4d      	ldr	r3, [pc, #308]	@ (80067dc <network_configure_weights+0x1b8>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066ac:	4a4b      	ldr	r2, [pc, #300]	@ (80067dc <network_configure_weights+0x1b8>)
 80066ae:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_bias_array.data = AI_PTR(g_network_weights_map[0] + 21248);
 80066b0:	4b46      	ldr	r3, [pc, #280]	@ (80067cc <network_configure_weights+0x1a8>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f503 43a6 	add.w	r3, r3, #21248	@ 0x5300
 80066b8:	4a48      	ldr	r2, [pc, #288]	@ (80067dc <network_configure_weights+0x1b8>)
 80066ba:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 21248);
 80066bc:	4b43      	ldr	r3, [pc, #268]	@ (80067cc <network_configure_weights+0x1a8>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f503 43a6 	add.w	r3, r3, #21248	@ 0x5300
 80066c4:	4a45      	ldr	r2, [pc, #276]	@ (80067dc <network_configure_weights+0x1b8>)
 80066c6:	60d3      	str	r3, [r2, #12]
    conv2d_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80066c8:	4b45      	ldr	r3, [pc, #276]	@ (80067e0 <network_configure_weights+0x1bc>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066d0:	4a43      	ldr	r2, [pc, #268]	@ (80067e0 <network_configure_weights+0x1bc>)
 80066d2:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_weights_array.data = AI_PTR(g_network_weights_map[0] + 21376);
 80066d4:	4b3d      	ldr	r3, [pc, #244]	@ (80067cc <network_configure_weights+0x1a8>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f503 43a7 	add.w	r3, r3, #21376	@ 0x5380
 80066dc:	4a40      	ldr	r2, [pc, #256]	@ (80067e0 <network_configure_weights+0x1bc>)
 80066de:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 21376);
 80066e0:	4b3a      	ldr	r3, [pc, #232]	@ (80067cc <network_configure_weights+0x1a8>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f503 43a7 	add.w	r3, r3, #21376	@ 0x5380
 80066e8:	4a3d      	ldr	r2, [pc, #244]	@ (80067e0 <network_configure_weights+0x1bc>)
 80066ea:	60d3      	str	r3, [r2, #12]
    conv2d_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80066ec:	4b3d      	ldr	r3, [pc, #244]	@ (80067e4 <network_configure_weights+0x1c0>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066f4:	4a3b      	ldr	r2, [pc, #236]	@ (80067e4 <network_configure_weights+0x1c0>)
 80066f6:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_bias_array.data = AI_PTR(g_network_weights_map[0] + 45952);
 80066f8:	4b34      	ldr	r3, [pc, #208]	@ (80067cc <network_configure_weights+0x1a8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f503 4333 	add.w	r3, r3, #45824	@ 0xb300
 8006700:	3380      	adds	r3, #128	@ 0x80
 8006702:	4a38      	ldr	r2, [pc, #224]	@ (80067e4 <network_configure_weights+0x1c0>)
 8006704:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 45952);
 8006706:	4b31      	ldr	r3, [pc, #196]	@ (80067cc <network_configure_weights+0x1a8>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f503 4333 	add.w	r3, r3, #45824	@ 0xb300
 800670e:	3380      	adds	r3, #128	@ 0x80
 8006710:	4a34      	ldr	r2, [pc, #208]	@ (80067e4 <network_configure_weights+0x1c0>)
 8006712:	60d3      	str	r3, [r2, #12]
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8006714:	4b34      	ldr	r3, [pc, #208]	@ (80067e8 <network_configure_weights+0x1c4>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800671c:	4a32      	ldr	r2, [pc, #200]	@ (80067e8 <network_configure_weights+0x1c4>)
 800671e:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 46208);
 8006720:	4b2a      	ldr	r3, [pc, #168]	@ (80067cc <network_configure_weights+0x1a8>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f503 4334 	add.w	r3, r3, #46080	@ 0xb400
 8006728:	3380      	adds	r3, #128	@ 0x80
 800672a:	4a2f      	ldr	r2, [pc, #188]	@ (80067e8 <network_configure_weights+0x1c4>)
 800672c:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 46208);
 800672e:	4b27      	ldr	r3, [pc, #156]	@ (80067cc <network_configure_weights+0x1a8>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f503 4334 	add.w	r3, r3, #46080	@ 0xb400
 8006736:	3380      	adds	r3, #128	@ 0x80
 8006738:	4a2b      	ldr	r2, [pc, #172]	@ (80067e8 <network_configure_weights+0x1c4>)
 800673a:	60d3      	str	r3, [r2, #12]
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800673c:	4b2b      	ldr	r3, [pc, #172]	@ (80067ec <network_configure_weights+0x1c8>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006744:	4a29      	ldr	r2, [pc, #164]	@ (80067ec <network_configure_weights+0x1c8>)
 8006746:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 62592);
 8006748:	4b20      	ldr	r3, [pc, #128]	@ (80067cc <network_configure_weights+0x1a8>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f503 4374 	add.w	r3, r3, #62464	@ 0xf400
 8006750:	3380      	adds	r3, #128	@ 0x80
 8006752:	4a26      	ldr	r2, [pc, #152]	@ (80067ec <network_configure_weights+0x1c8>)
 8006754:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 62592);
 8006756:	4b1d      	ldr	r3, [pc, #116]	@ (80067cc <network_configure_weights+0x1a8>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f503 4374 	add.w	r3, r3, #62464	@ 0xf400
 800675e:	3380      	adds	r3, #128	@ 0x80
 8006760:	4a22      	ldr	r2, [pc, #136]	@ (80067ec <network_configure_weights+0x1c8>)
 8006762:	60d3      	str	r3, [r2, #12]
    dense_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8006764:	4b22      	ldr	r3, [pc, #136]	@ (80067f0 <network_configure_weights+0x1cc>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800676c:	4a20      	ldr	r2, [pc, #128]	@ (80067f0 <network_configure_weights+0x1cc>)
 800676e:	6013      	str	r3, [r2, #0]
    dense_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 62848);
 8006770:	4b16      	ldr	r3, [pc, #88]	@ (80067cc <network_configure_weights+0x1a8>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f503 4375 	add.w	r3, r3, #62720	@ 0xf500
 8006778:	3380      	adds	r3, #128	@ 0x80
 800677a:	4a1d      	ldr	r2, [pc, #116]	@ (80067f0 <network_configure_weights+0x1cc>)
 800677c:	6093      	str	r3, [r2, #8]
    dense_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 62848);
 800677e:	4b13      	ldr	r3, [pc, #76]	@ (80067cc <network_configure_weights+0x1a8>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f503 4375 	add.w	r3, r3, #62720	@ 0xf500
 8006786:	3380      	adds	r3, #128	@ 0x80
 8006788:	4a19      	ldr	r2, [pc, #100]	@ (80067f0 <network_configure_weights+0x1cc>)
 800678a:	60d3      	str	r3, [r2, #12]
    dense_1_bias_array.format |= AI_FMT_FLAG_CONST;
 800678c:	4b19      	ldr	r3, [pc, #100]	@ (80067f4 <network_configure_weights+0x1d0>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006794:	4a17      	ldr	r2, [pc, #92]	@ (80067f4 <network_configure_weights+0x1d0>)
 8006796:	6013      	str	r3, [r2, #0]
    dense_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 66176);
 8006798:	4b0c      	ldr	r3, [pc, #48]	@ (80067cc <network_configure_weights+0x1a8>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f503 3381 	add.w	r3, r3, #66048	@ 0x10200
 80067a0:	3380      	adds	r3, #128	@ 0x80
 80067a2:	4a14      	ldr	r2, [pc, #80]	@ (80067f4 <network_configure_weights+0x1d0>)
 80067a4:	6093      	str	r3, [r2, #8]
    dense_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 66176);
 80067a6:	4b09      	ldr	r3, [pc, #36]	@ (80067cc <network_configure_weights+0x1a8>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f503 3381 	add.w	r3, r3, #66048	@ 0x10200
 80067ae:	3380      	adds	r3, #128	@ 0x80
 80067b0:	4a10      	ldr	r2, [pc, #64]	@ (80067f4 <network_configure_weights+0x1d0>)
 80067b2:	60d3      	str	r3, [r2, #12]
    return true;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e005      	b.n	80067c4 <network_configure_weights+0x1a0>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80067b8:	2212      	movs	r2, #18
 80067ba:	2130      	movs	r1, #48	@ 0x30
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fa81 	bl	8006cc4 <ai_platform_network_set_error>
  return false;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3708      	adds	r7, #8
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	20008e00 	.word	0x20008e00
 80067d0:	20000100 	.word	0x20000100
 80067d4:	20000110 	.word	0x20000110
 80067d8:	20000120 	.word	0x20000120
 80067dc:	20000130 	.word	0x20000130
 80067e0:	20000140 	.word	0x20000140
 80067e4:	20000150 	.word	0x20000150
 80067e8:	20000160 	.word	0x20000160
 80067ec:	20000170 	.word	0x20000170
 80067f0:	20000180 	.word	0x20000180
 80067f4:	20000190 	.word	0x20000190

080067f8 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 fa53 	bl	8006cac <ai_platform_network_get_error>
 8006806:	4603      	mov	r3, r0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3708      	adds	r7, #8
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af02      	add	r7, sp, #8
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800681a:	2300      	movs	r3, #0
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	2305      	movs	r3, #5
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	2301      	movs	r3, #1
 8006824:	4a04      	ldr	r2, [pc, #16]	@ (8006838 <ai_network_create+0x28>)
 8006826:	6839      	ldr	r1, [r7, #0]
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fb39 	bl	8006ea0 <ai_platform_network_create>
 800682e:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8006830:	4618      	mov	r0, r3
 8006832:	3708      	adds	r7, #8
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	20000cd0 	.word	0x20000cd0

0800683c <ai_network_create_and_init>:


AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b094      	sub	sp, #80	@ 0x50
 8006840:	af00      	add	r7, sp, #0
 8006842:	60f8      	str	r0, [r7, #12]
 8006844:	60b9      	str	r1, [r7, #8]
 8006846:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8006848:	2100      	movs	r1, #0
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f7ff ffe0 	bl	8006810 <ai_network_create>
 8006850:	4603      	mov	r3, r0
 8006852:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8006854:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <ai_network_create_and_init+0x24>
    return err;
 800685c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800685e:	e067      	b.n	8006930 <ai_network_create_and_init+0xf4>
  }
  
  if (ai_network_data_params_get(&params) != true) {
 8006860:	f107 0310 	add.w	r3, r7, #16
 8006864:	4618      	mov	r0, r3
 8006866:	f000 f8e7 	bl	8006a38 <ai_network_data_params_get>
 800686a:	4603      	mov	r3, r0
 800686c:	f083 0301 	eor.w	r3, r3, #1
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d008      	beq.n	8006888 <ai_network_create_and_init+0x4c>
    err = ai_network_get_error(*network);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4618      	mov	r0, r3
 800687c:	f7ff ffbc 	bl	80067f8 <ai_network_get_error>
 8006880:	4603      	mov	r3, r0
 8006882:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8006884:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006886:	e053      	b.n	8006930 <ai_network_create_and_init+0xf4>
  }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8006888:	2300      	movs	r3, #0
 800688a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800688e:	e012      	b.n	80068b6 <ai_network_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8006890:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8006894:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	4413      	add	r3, r2
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	f107 0310 	add.w	r3, r7, #16
 80068a4:	330c      	adds	r3, #12
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 f92a 	bl	8006b00 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 80068ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80068b0:	3301      	adds	r3, #1
 80068b2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d004      	beq.n	80068c6 <ai_network_create_and_init+0x8a>
 80068bc:	8bfb      	ldrh	r3, [r7, #30]
 80068be:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d3e4      	bcc.n	8006890 <ai_network_create_and_init+0x54>
  }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 80068c6:	2300      	movs	r3, #0
 80068c8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80068cc:	e012      	b.n	80068f4 <ai_network_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 80068ce:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 80068d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	4413      	add	r3, r2
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	f107 0310 	add.w	r3, r7, #16
 80068e2:	3304      	adds	r3, #4
 80068e4:	4618      	mov	r0, r3
 80068e6:	f000 f90b 	bl	8006b00 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 80068ea:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80068ee:	3301      	adds	r3, #1
 80068f0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d004      	beq.n	8006904 <ai_network_create_and_init+0xc8>
 80068fa:	8afb      	ldrh	r3, [r7, #22]
 80068fc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8006900:	429a      	cmp	r2, r3
 8006902:	d3e4      	bcc.n	80068ce <ai_network_create_and_init+0x92>
  }
#endif
  if (ai_network_init(*network, &params) != true) {
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f107 0210 	add.w	r2, r7, #16
 800690c:	4611      	mov	r1, r2
 800690e:	4618      	mov	r0, r3
 8006910:	f000 f846 	bl	80069a0 <ai_network_init>
 8006914:	4603      	mov	r3, r0
 8006916:	f083 0301 	eor.w	r3, r3, #1
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b00      	cmp	r3, #0
 800691e:	d006      	beq.n	800692e <ai_network_create_and_init+0xf2>
    err = ai_network_get_error(*network);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4618      	mov	r0, r3
 8006926:	f7ff ff67 	bl	80067f8 <ai_network_get_error>
 800692a:	4603      	mov	r3, r0
 800692c:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 800692e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006930:	4618      	mov	r0, r3
 8006932:	3750      	adds	r7, #80	@ 0x50
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <ai_network_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b082      	sub	sp, #8
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d104      	bne.n	8006952 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8006948:	4b06      	ldr	r3, [pc, #24]	@ (8006964 <ai_network_inputs_get+0x2c>)
 800694a:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a06      	ldr	r2, [pc, #24]	@ (8006968 <ai_network_inputs_get+0x30>)
 8006950:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8006952:	6839      	ldr	r1, [r7, #0]
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 f9bb 	bl	8006cd0 <ai_platform_inputs_get>
 800695a:	4603      	mov	r3, r0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3708      	adds	r7, #8
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	20000cd0 	.word	0x20000cd0
 8006968:	a1c00100 	.word	0xa1c00100

0800696c <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d104      	bne.n	8006986 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800697c:	4b06      	ldr	r3, [pc, #24]	@ (8006998 <ai_network_outputs_get+0x2c>)
 800697e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a06      	ldr	r2, [pc, #24]	@ (800699c <ai_network_outputs_get+0x30>)
 8006984:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8006986:	6839      	ldr	r1, [r7, #0]
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 fa17 	bl	8006dbc <ai_platform_outputs_get>
 800698e:	4603      	mov	r3, r0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	20000cd0 	.word	0x20000cd0
 800699c:	a1c00100 	.word	0xa1c00100

080069a0 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 80069aa:	6839      	ldr	r1, [r7, #0]
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 fab9 	bl	8006f24 <ai_platform_network_init>
 80069b2:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 80069b4:	2301      	movs	r3, #1
 80069b6:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d101      	bne.n	80069c2 <ai_network_init+0x22>
 80069be:	2300      	movs	r3, #0
 80069c0:	e026      	b.n	8006a10 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 80069c2:	6839      	ldr	r1, [r7, #0]
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f7ff fe2d 	bl	8006624 <network_configure_weights>
 80069ca:	4603      	mov	r3, r0
 80069cc:	461a      	mov	r2, r3
 80069ce:	7afb      	ldrb	r3, [r7, #11]
 80069d0:	4013      	ands	r3, r2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	bf14      	ite	ne
 80069d6:	2301      	movne	r3, #1
 80069d8:	2300      	moveq	r3, #0
 80069da:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 80069dc:	6839      	ldr	r1, [r7, #0]
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f7ff fd48 	bl	8006474 <network_configure_activations>
 80069e4:	4603      	mov	r3, r0
 80069e6:	461a      	mov	r2, r3
 80069e8:	7afb      	ldrb	r3, [r7, #11]
 80069ea:	4013      	ands	r3, r2
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	bf14      	ite	ne
 80069f0:	2301      	movne	r3, #1
 80069f2:	2300      	moveq	r3, #0
 80069f4:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 fb2c 	bl	8007054 <ai_platform_network_post_init>
 80069fc:	4603      	mov	r3, r0
 80069fe:	461a      	mov	r2, r3
 8006a00:	7afb      	ldrb	r3, [r7, #11]
 8006a02:	4013      	ands	r3, r2
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bf14      	ite	ne
 8006a08:	2301      	movne	r3, #1
 8006a0a:	2300      	moveq	r3, #0
 8006a0c:	72fb      	strb	r3, [r7, #11]

  return ok;
 8006a0e:	7afb      	ldrb	r3, [r7, #11]
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3710      	adds	r7, #16
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	68b9      	ldr	r1, [r7, #8]
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 fb41 	bl	80070b0 <ai_platform_network_process>
 8006a2e:	4603      	mov	r3, r0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3710      	adds	r7, #16
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b086      	sub	sp, #24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <ai_network_data_params_get+0x12>
 8006a46:	2300      	movs	r3, #0
 8006a48:	e016      	b.n	8006a78 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8006a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8006a80 <ai_network_data_params_get+0x48>)
 8006a4c:	f107 0310 	add.w	r3, r7, #16
 8006a50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a54:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8006a58:	4a0a      	ldr	r2, [pc, #40]	@ (8006a84 <ai_network_data_params_get+0x4c>)
 8006a5a:	f107 0308 	add.w	r3, r7, #8
 8006a5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a62:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8006a66:	f107 0210 	add.w	r2, r7, #16
 8006a6a:	f107 0308 	add.w	r3, r7, #8
 8006a6e:	4619      	mov	r1, r3
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f000 f8f9 	bl	8006c68 <ai_platform_bind_network_params>
 8006a76:	4603      	mov	r3, r0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	0800bd94 	.word	0x0800bd94
 8006a84:	0800bd9c 	.word	0x0800bd9c

08006a88 <ai_buffer_get_size>:
 8006a88:	b360      	cbz	r0, 8006ae4 <ai_buffer_get_size+0x5c>
 8006a8a:	b430      	push	{r4, r5}
 8006a8c:	6803      	ldr	r3, [r0, #0]
 8006a8e:	4d16      	ldr	r5, [pc, #88]	@ (8006ae8 <ai_buffer_get_size+0x60>)
 8006a90:	6984      	ldr	r4, [r0, #24]
 8006a92:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8006a96:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006a9a:	42ab      	cmp	r3, r5
 8006a9c:	6862      	ldr	r2, [r4, #4]
 8006a9e:	d01b      	beq.n	8006ad8 <ai_buffer_get_size+0x50>
 8006aa0:	7d03      	ldrb	r3, [r0, #20]
 8006aa2:	6941      	ldr	r1, [r0, #20]
 8006aa4:	f1a3 0301 	sub.w	r3, r3, #1
 8006aa8:	fab3 f383 	clz	r3, r3
 8006aac:	095b      	lsrs	r3, r3, #5
 8006aae:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8006ab2:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8006ab6:	da0b      	bge.n	8006ad0 <ai_buffer_get_size+0x48>
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d102      	bne.n	8006ac2 <ai_buffer_get_size+0x3a>
 8006abc:	2802      	cmp	r0, #2
 8006abe:	d007      	beq.n	8006ad0 <ai_buffer_get_size+0x48>
 8006ac0:	2302      	movs	r3, #2
 8006ac2:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	4298      	cmp	r0, r3
 8006aca:	fb01 f202 	mul.w	r2, r1, r2
 8006ace:	d1f3      	bne.n	8006ab8 <ai_buffer_get_size+0x30>
 8006ad0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8006ad4:	bc30      	pop	{r4, r5}
 8006ad6:	4770      	bx	lr
 8006ad8:	2900      	cmp	r1, #0
 8006ada:	d0e1      	beq.n	8006aa0 <ai_buffer_get_size+0x18>
 8006adc:	321f      	adds	r2, #31
 8006ade:	f022 021f 	bic.w	r2, r2, #31
 8006ae2:	e7dd      	b.n	8006aa0 <ai_buffer_get_size+0x18>
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	000400c0 	.word	0x000400c0

08006aec <ai_buffer_array_sane>:
 8006aec:	b138      	cbz	r0, 8006afe <ai_buffer_array_sane+0x12>
 8006aee:	6843      	ldr	r3, [r0, #4]
 8006af0:	b123      	cbz	r3, 8006afc <ai_buffer_array_sane+0x10>
 8006af2:	8840      	ldrh	r0, [r0, #2]
 8006af4:	3800      	subs	r0, #0
 8006af6:	bf18      	it	ne
 8006af8:	2001      	movne	r0, #1
 8006afa:	4770      	bx	lr
 8006afc:	4618      	mov	r0, r3
 8006afe:	4770      	bx	lr

08006b00 <ai_buffer_array_item_set_address>:
 8006b00:	b158      	cbz	r0, 8006b1a <ai_buffer_array_item_set_address+0x1a>
 8006b02:	6843      	ldr	r3, [r0, #4]
 8006b04:	b143      	cbz	r3, 8006b18 <ai_buffer_array_item_set_address+0x18>
 8006b06:	8840      	ldrh	r0, [r0, #2]
 8006b08:	b138      	cbz	r0, 8006b1a <ai_buffer_array_item_set_address+0x1a>
 8006b0a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006b0e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006b12:	2001      	movs	r0, #1
 8006b14:	605a      	str	r2, [r3, #4]
 8006b16:	4770      	bx	lr
 8006b18:	4618      	mov	r0, r3
 8006b1a:	4770      	bx	lr

08006b1c <ai_platform_get_weights_map>:
 8006b1c:	b1f2      	cbz	r2, 8006b5c <ai_platform_get_weights_map+0x40>
 8006b1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b20:	4605      	mov	r5, r0
 8006b22:	b1c8      	cbz	r0, 8006b58 <ai_platform_get_weights_map+0x3c>
 8006b24:	460c      	mov	r4, r1
 8006b26:	b1b9      	cbz	r1, 8006b58 <ai_platform_get_weights_map+0x3c>
 8006b28:	4b24      	ldr	r3, [pc, #144]	@ (8006bbc <ai_platform_get_weights_map+0xa0>)
 8006b2a:	6811      	ldr	r1, [r2, #0]
 8006b2c:	4299      	cmp	r1, r3
 8006b2e:	4616      	mov	r6, r2
 8006b30:	d00b      	beq.n	8006b4a <ai_platform_get_weights_map+0x2e>
 8006b32:	6856      	ldr	r6, [r2, #4]
 8006b34:	b186      	cbz	r6, 8006b58 <ai_platform_get_weights_map+0x3c>
 8006b36:	6837      	ldr	r7, [r6, #0]
 8006b38:	429f      	cmp	r7, r3
 8006b3a:	d011      	beq.n	8006b60 <ai_platform_get_weights_map+0x44>
 8006b3c:	6006      	str	r6, [r0, #0]
 8006b3e:	f1a4 0001 	sub.w	r0, r4, #1
 8006b42:	fab0 f080 	clz	r0, r0
 8006b46:	0940      	lsrs	r0, r0, #5
 8006b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b4a:	1d10      	adds	r0, r2, #4
 8006b4c:	f7ff ffce 	bl	8006aec <ai_buffer_array_sane>
 8006b50:	b110      	cbz	r0, 8006b58 <ai_platform_get_weights_map+0x3c>
 8006b52:	88f3      	ldrh	r3, [r6, #6]
 8006b54:	429c      	cmp	r4, r3
 8006b56:	d01b      	beq.n	8006b90 <ai_platform_get_weights_map+0x74>
 8006b58:	2000      	movs	r0, #0
 8006b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b5c:	2000      	movs	r0, #0
 8006b5e:	4770      	bx	lr
 8006b60:	4631      	mov	r1, r6
 8006b62:	3804      	subs	r0, #4
 8006b64:	2300      	movs	r3, #0
 8006b66:	e004      	b.n	8006b72 <ai_platform_get_weights_map+0x56>
 8006b68:	3301      	adds	r3, #1
 8006b6a:	429c      	cmp	r4, r3
 8006b6c:	f840 2f04 	str.w	r2, [r0, #4]!
 8006b70:	d005      	beq.n	8006b7e <ai_platform_get_weights_map+0x62>
 8006b72:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8006b76:	42ba      	cmp	r2, r7
 8006b78:	d1f6      	bne.n	8006b68 <ai_platform_get_weights_map+0x4c>
 8006b7a:	429c      	cmp	r4, r3
 8006b7c:	d1ec      	bne.n	8006b58 <ai_platform_get_weights_map+0x3c>
 8006b7e:	3401      	adds	r4, #1
 8006b80:	4b0e      	ldr	r3, [pc, #56]	@ (8006bbc <ai_platform_get_weights_map+0xa0>)
 8006b82:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006b86:	1ac0      	subs	r0, r0, r3
 8006b88:	fab0 f080 	clz	r0, r0
 8006b8c:	0940      	lsrs	r0, r0, #5
 8006b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b90:	2100      	movs	r1, #0
 8006b92:	1f28      	subs	r0, r5, #4
 8006b94:	468c      	mov	ip, r1
 8006b96:	e005      	b.n	8006ba4 <ai_platform_get_weights_map+0x88>
 8006b98:	f10c 0c01 	add.w	ip, ip, #1
 8006b9c:	4564      	cmp	r4, ip
 8006b9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006ba2:	d005      	beq.n	8006bb0 <ai_platform_get_weights_map+0x94>
 8006ba4:	68b3      	ldr	r3, [r6, #8]
 8006ba6:	440b      	add	r3, r1
 8006ba8:	311c      	adds	r1, #28
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1f3      	bne.n	8006b98 <ai_platform_get_weights_map+0x7c>
 8006bb0:	eba4 000c 	sub.w	r0, r4, ip
 8006bb4:	fab0 f080 	clz	r0, r0
 8006bb8:	0940      	lsrs	r0, r0, #5
 8006bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bbc:	a1facade 	.word	0xa1facade

08006bc0 <ai_platform_get_activations_map>:
 8006bc0:	b1fa      	cbz	r2, 8006c02 <ai_platform_get_activations_map+0x42>
 8006bc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bc4:	4605      	mov	r5, r0
 8006bc6:	b1d0      	cbz	r0, 8006bfe <ai_platform_get_activations_map+0x3e>
 8006bc8:	460c      	mov	r4, r1
 8006bca:	b1c1      	cbz	r1, 8006bfe <ai_platform_get_activations_map+0x3e>
 8006bcc:	4b25      	ldr	r3, [pc, #148]	@ (8006c64 <ai_platform_get_activations_map+0xa4>)
 8006bce:	6811      	ldr	r1, [r2, #0]
 8006bd0:	4299      	cmp	r1, r3
 8006bd2:	4616      	mov	r6, r2
 8006bd4:	d00b      	beq.n	8006bee <ai_platform_get_activations_map+0x2e>
 8006bd6:	6a16      	ldr	r6, [r2, #32]
 8006bd8:	b18e      	cbz	r6, 8006bfe <ai_platform_get_activations_map+0x3e>
 8006bda:	6837      	ldr	r7, [r6, #0]
 8006bdc:	429f      	cmp	r7, r3
 8006bde:	d012      	beq.n	8006c06 <ai_platform_get_activations_map+0x46>
 8006be0:	6006      	str	r6, [r0, #0]
 8006be2:	f1a4 0001 	sub.w	r0, r4, #1
 8006be6:	fab0 f080 	clz	r0, r0
 8006bea:	0940      	lsrs	r0, r0, #5
 8006bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bee:	f102 000c 	add.w	r0, r2, #12
 8006bf2:	f7ff ff7b 	bl	8006aec <ai_buffer_array_sane>
 8006bf6:	b110      	cbz	r0, 8006bfe <ai_platform_get_activations_map+0x3e>
 8006bf8:	89f3      	ldrh	r3, [r6, #14]
 8006bfa:	429c      	cmp	r4, r3
 8006bfc:	d01b      	beq.n	8006c36 <ai_platform_get_activations_map+0x76>
 8006bfe:	2000      	movs	r0, #0
 8006c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c02:	2000      	movs	r0, #0
 8006c04:	4770      	bx	lr
 8006c06:	4631      	mov	r1, r6
 8006c08:	3804      	subs	r0, #4
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e004      	b.n	8006c18 <ai_platform_get_activations_map+0x58>
 8006c0e:	3301      	adds	r3, #1
 8006c10:	429c      	cmp	r4, r3
 8006c12:	f840 2f04 	str.w	r2, [r0, #4]!
 8006c16:	d005      	beq.n	8006c24 <ai_platform_get_activations_map+0x64>
 8006c18:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8006c1c:	42ba      	cmp	r2, r7
 8006c1e:	d1f6      	bne.n	8006c0e <ai_platform_get_activations_map+0x4e>
 8006c20:	429c      	cmp	r4, r3
 8006c22:	d1ec      	bne.n	8006bfe <ai_platform_get_activations_map+0x3e>
 8006c24:	3401      	adds	r4, #1
 8006c26:	4b0f      	ldr	r3, [pc, #60]	@ (8006c64 <ai_platform_get_activations_map+0xa4>)
 8006c28:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006c2c:	1ac0      	subs	r0, r0, r3
 8006c2e:	fab0 f080 	clz	r0, r0
 8006c32:	0940      	lsrs	r0, r0, #5
 8006c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c36:	2100      	movs	r1, #0
 8006c38:	1f28      	subs	r0, r5, #4
 8006c3a:	468c      	mov	ip, r1
 8006c3c:	e005      	b.n	8006c4a <ai_platform_get_activations_map+0x8a>
 8006c3e:	f10c 0c01 	add.w	ip, ip, #1
 8006c42:	4564      	cmp	r4, ip
 8006c44:	f840 3f04 	str.w	r3, [r0, #4]!
 8006c48:	d005      	beq.n	8006c56 <ai_platform_get_activations_map+0x96>
 8006c4a:	6933      	ldr	r3, [r6, #16]
 8006c4c:	440b      	add	r3, r1
 8006c4e:	311c      	adds	r1, #28
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1f3      	bne.n	8006c3e <ai_platform_get_activations_map+0x7e>
 8006c56:	eba4 000c 	sub.w	r0, r4, ip
 8006c5a:	fab0 f080 	clz	r0, r0
 8006c5e:	0940      	lsrs	r0, r0, #5
 8006c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c62:	bf00      	nop
 8006c64:	a1facade 	.word	0xa1facade

08006c68 <ai_platform_bind_network_params>:
 8006c68:	b1a0      	cbz	r0, 8006c94 <ai_platform_bind_network_params+0x2c>
 8006c6a:	b1b1      	cbz	r1, 8006c9a <ai_platform_bind_network_params+0x32>
 8006c6c:	b1c2      	cbz	r2, 8006ca0 <ai_platform_bind_network_params+0x38>
 8006c6e:	b410      	push	{r4}
 8006c70:	4603      	mov	r3, r0
 8006c72:	4c0d      	ldr	r4, [pc, #52]	@ (8006ca8 <ai_platform_bind_network_params+0x40>)
 8006c74:	f843 4b04 	str.w	r4, [r3], #4
 8006c78:	f100 0c0c 	add.w	ip, r0, #12
 8006c7c:	c903      	ldmia	r1, {r0, r1}
 8006c7e:	e883 0003 	stmia.w	r3, {r0, r1}
 8006c82:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006c86:	e88c 0003 	stmia.w	ip, {r0, r1}
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c92:	4770      	bx	lr
 8006c94:	4603      	mov	r3, r0
 8006c96:	4618      	mov	r0, r3
 8006c98:	4770      	bx	lr
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	4770      	bx	lr
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	4770      	bx	lr
 8006ca6:	bf00      	nop
 8006ca8:	a1facade 	.word	0xa1facade

08006cac <ai_platform_network_get_error>:
 8006cac:	4b04      	ldr	r3, [pc, #16]	@ (8006cc0 <ai_platform_network_get_error+0x14>)
 8006cae:	6802      	ldr	r2, [r0, #0]
 8006cb0:	4393      	bics	r3, r2
 8006cb2:	d102      	bne.n	8006cba <ai_platform_network_get_error+0xe>
 8006cb4:	300c      	adds	r0, #12
 8006cb6:	f000 bc19 	b.w	80074ec <core_get_error>
 8006cba:	f241 0010 	movw	r0, #4112	@ 0x1010
 8006cbe:	4770      	bx	lr
 8006cc0:	a1c00100 	.word	0xa1c00100

08006cc4 <ai_platform_network_set_error>:
 8006cc4:	b110      	cbz	r0, 8006ccc <ai_platform_network_set_error+0x8>
 8006cc6:	300c      	adds	r0, #12
 8006cc8:	f000 bc16 	b.w	80074f8 <core_set_error>
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop

08006cd0 <ai_platform_inputs_get>:
 8006cd0:	4b39      	ldr	r3, [pc, #228]	@ (8006db8 <ai_platform_inputs_get+0xe8>)
 8006cd2:	6802      	ldr	r2, [r0, #0]
 8006cd4:	4393      	bics	r3, r2
 8006cd6:	d163      	bne.n	8006da0 <ai_platform_inputs_get+0xd0>
 8006cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cdc:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006cde:	b085      	sub	sp, #20
 8006ce0:	4605      	mov	r5, r0
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d04e      	beq.n	8006d86 <ai_platform_inputs_get+0xb6>
 8006ce8:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8006cea:	2f00      	cmp	r7, #0
 8006cec:	d04b      	beq.n	8006d86 <ai_platform_inputs_get+0xb6>
 8006cee:	f04f 0b00 	mov.w	fp, #0
 8006cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cf6:	465e      	mov	r6, fp
 8006cf8:	46ba      	mov	sl, r7
 8006cfa:	e016      	b.n	8006d2a <ai_platform_inputs_get+0x5a>
 8006cfc:	9901      	ldr	r1, [sp, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	507a      	str	r2, [r7, r1]
 8006d02:	69a1      	ldr	r1, [r4, #24]
 8006d04:	684c      	ldr	r4, [r1, #4]
 8006d06:	6028      	str	r0, [r5, #0]
 8006d08:	f04f 0201 	mov.w	r2, #1
 8006d0c:	752a      	strb	r2, [r5, #20]
 8006d0e:	6968      	ldr	r0, [r5, #20]
 8006d10:	60ab      	str	r3, [r5, #8]
 8006d12:	f368 201f 	bfi	r0, r8, #8, #24
 8006d16:	2300      	movs	r3, #0
 8006d18:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8006d1c:	e9c5 0905 	strd	r0, r9, [r5, #20]
 8006d20:	f8c5 c004 	str.w	ip, [r5, #4]
 8006d24:	3601      	adds	r6, #1
 8006d26:	f10b 0b1c 	add.w	fp, fp, #28
 8006d2a:	f8ba 3000 	ldrh.w	r3, [sl]
 8006d2e:	00f2      	lsls	r2, r6, #3
 8006d30:	42b3      	cmp	r3, r6
 8006d32:	9201      	str	r2, [sp, #4]
 8006d34:	d936      	bls.n	8006da4 <ai_platform_inputs_get+0xd4>
 8006d36:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d032      	beq.n	8006da4 <ai_platform_inputs_get+0xd4>
 8006d3e:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8006d42:	b37c      	cbz	r4, 8006da4 <ai_platform_inputs_get+0xd4>
 8006d44:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006d48:	69a2      	ldr	r2, [r4, #24]
 8006d4a:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8006d4e:	6810      	ldr	r0, [r2, #0]
 8006d50:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8006d54:	68a3      	ldr	r3, [r4, #8]
 8006d56:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8006d5a:	f002 f89b 	bl	8008e94 <ai_array_to_buffer_fmt>
 8006d5e:	69a1      	ldr	r1, [r4, #24]
 8006d60:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8006d64:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8006d68:	445d      	add	r5, fp
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d0ca      	beq.n	8006d04 <ai_platform_inputs_get+0x34>
 8006d6e:	2100      	movs	r1, #0
 8006d70:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8006d74:	6821      	ldr	r1, [r4, #0]
 8006d76:	6059      	str	r1, [r3, #4]
 8006d78:	b111      	cbz	r1, 8006d80 <ai_platform_inputs_get+0xb0>
 8006d7a:	8849      	ldrh	r1, [r1, #2]
 8006d7c:	2900      	cmp	r1, #0
 8006d7e:	d1bd      	bne.n	8006cfc <ai_platform_inputs_get+0x2c>
 8006d80:	69a1      	ldr	r1, [r4, #24]
 8006d82:	2300      	movs	r3, #0
 8006d84:	e7be      	b.n	8006d04 <ai_platform_inputs_get+0x34>
 8006d86:	2218      	movs	r2, #24
 8006d88:	2111      	movs	r1, #17
 8006d8a:	f105 000c 	add.w	r0, r5, #12
 8006d8e:	2600      	movs	r6, #0
 8006d90:	f000 fbb2 	bl	80074f8 <core_set_error>
 8006d94:	4630      	mov	r0, r6
 8006d96:	b104      	cbz	r4, 8006d9a <ai_platform_inputs_get+0xca>
 8006d98:	8026      	strh	r6, [r4, #0]
 8006d9a:	b005      	add	sp, #20
 8006d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da0:	2000      	movs	r0, #0
 8006da2:	4770      	bx	lr
 8006da4:	b2b6      	uxth	r6, r6
 8006da6:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8006daa:	2e00      	cmp	r6, #0
 8006dac:	d0eb      	beq.n	8006d86 <ai_platform_inputs_get+0xb6>
 8006dae:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006db2:	6858      	ldr	r0, [r3, #4]
 8006db4:	e7ef      	b.n	8006d96 <ai_platform_inputs_get+0xc6>
 8006db6:	bf00      	nop
 8006db8:	a1c00100 	.word	0xa1c00100

08006dbc <ai_platform_outputs_get>:
 8006dbc:	4b37      	ldr	r3, [pc, #220]	@ (8006e9c <ai_platform_outputs_get+0xe0>)
 8006dbe:	6802      	ldr	r2, [r0, #0]
 8006dc0:	4393      	bics	r3, r2
 8006dc2:	d169      	bne.n	8006e98 <ai_platform_outputs_get+0xdc>
 8006dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc8:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	b085      	sub	sp, #20
 8006dce:	4605      	mov	r5, r0
 8006dd0:	460c      	mov	r4, r1
 8006dd2:	d94b      	bls.n	8006e6c <ai_platform_outputs_get+0xb0>
 8006dd4:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8006dd6:	f04f 0b00 	mov.w	fp, #0
 8006dda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dde:	465e      	mov	r6, fp
 8006de0:	46d8      	mov	r8, fp
 8006de2:	46ba      	mov	sl, r7
 8006de4:	e016      	b.n	8006e14 <ai_platform_outputs_get+0x58>
 8006de6:	9901      	ldr	r1, [sp, #4]
 8006de8:	2201      	movs	r2, #1
 8006dea:	507a      	str	r2, [r7, r1]
 8006dec:	69a9      	ldr	r1, [r5, #24]
 8006dee:	684d      	ldr	r5, [r1, #4]
 8006df0:	6020      	str	r0, [r4, #0]
 8006df2:	f04f 0201 	mov.w	r2, #1
 8006df6:	7522      	strb	r2, [r4, #20]
 8006df8:	6960      	ldr	r0, [r4, #20]
 8006dfa:	f8c4 c004 	str.w	ip, [r4, #4]
 8006dfe:	f369 201f 	bfi	r0, r9, #8, #24
 8006e02:	e9c4 5004 	strd	r5, r0, [r4, #16]
 8006e06:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8006e0a:	9b00      	ldr	r3, [sp, #0]
 8006e0c:	61a3      	str	r3, [r4, #24]
 8006e0e:	3601      	adds	r6, #1
 8006e10:	f10b 0b1c 	add.w	fp, fp, #28
 8006e14:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006e18:	00f2      	lsls	r2, r6, #3
 8006e1a:	42b3      	cmp	r3, r6
 8006e1c:	9201      	str	r2, [sp, #4]
 8006e1e:	d932      	bls.n	8006e86 <ai_platform_outputs_get+0xca>
 8006e20:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006e24:	b37b      	cbz	r3, 8006e86 <ai_platform_outputs_get+0xca>
 8006e26:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8006e2a:	b365      	cbz	r5, 8006e86 <ai_platform_outputs_get+0xca>
 8006e2c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006e30:	69aa      	ldr	r2, [r5, #24]
 8006e32:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8006e36:	68ab      	ldr	r3, [r5, #8]
 8006e38:	6810      	ldr	r0, [r2, #0]
 8006e3a:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8006e3e:	68eb      	ldr	r3, [r5, #12]
 8006e40:	9300      	str	r3, [sp, #0]
 8006e42:	f002 f827 	bl	8008e94 <ai_array_to_buffer_fmt>
 8006e46:	69a9      	ldr	r1, [r5, #24]
 8006e48:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8006e4c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8006e50:	445c      	add	r4, fp
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0cb      	beq.n	8006dee <ai_platform_outputs_get+0x32>
 8006e56:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 8006e5a:	6829      	ldr	r1, [r5, #0]
 8006e5c:	6059      	str	r1, [r3, #4]
 8006e5e:	b111      	cbz	r1, 8006e66 <ai_platform_outputs_get+0xaa>
 8006e60:	8849      	ldrh	r1, [r1, #2]
 8006e62:	2900      	cmp	r1, #0
 8006e64:	d1bf      	bne.n	8006de6 <ai_platform_outputs_get+0x2a>
 8006e66:	69a9      	ldr	r1, [r5, #24]
 8006e68:	2300      	movs	r3, #0
 8006e6a:	e7c0      	b.n	8006dee <ai_platform_outputs_get+0x32>
 8006e6c:	2218      	movs	r2, #24
 8006e6e:	2111      	movs	r1, #17
 8006e70:	f105 000c 	add.w	r0, r5, #12
 8006e74:	2600      	movs	r6, #0
 8006e76:	f000 fb3f 	bl	80074f8 <core_set_error>
 8006e7a:	4630      	mov	r0, r6
 8006e7c:	b104      	cbz	r4, 8006e80 <ai_platform_outputs_get+0xc4>
 8006e7e:	8026      	strh	r6, [r4, #0]
 8006e80:	b005      	add	sp, #20
 8006e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e86:	b2b6      	uxth	r6, r6
 8006e88:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8006e8c:	2e00      	cmp	r6, #0
 8006e8e:	d0ed      	beq.n	8006e6c <ai_platform_outputs_get+0xb0>
 8006e90:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006e94:	6858      	ldr	r0, [r3, #4]
 8006e96:	e7f1      	b.n	8006e7c <ai_platform_outputs_get+0xc0>
 8006e98:	2000      	movs	r0, #0
 8006e9a:	4770      	bx	lr
 8006e9c:	a1c00100 	.word	0xa1c00100

08006ea0 <ai_platform_network_create>:
 8006ea0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ea4:	b083      	sub	sp, #12
 8006ea6:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8006eaa:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8006eae:	b320      	cbz	r0, 8006efa <ai_platform_network_create+0x5a>
 8006eb0:	6002      	str	r2, [r0, #0]
 8006eb2:	4616      	mov	r6, r2
 8006eb4:	461f      	mov	r7, r3
 8006eb6:	4604      	mov	r4, r0
 8006eb8:	f000 fb16 	bl	80074e8 <core_init>
 8006ebc:	b970      	cbnz	r0, 8006edc <ai_platform_network_create+0x3c>
 8006ebe:	2530      	movs	r5, #48	@ 0x30
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	6023      	str	r3, [r4, #0]
 8006ec4:	2410      	movs	r4, #16
 8006ec6:	464a      	mov	r2, r9
 8006ec8:	4641      	mov	r1, r8
 8006eca:	4638      	mov	r0, r7
 8006ecc:	f002 f864 	bl	8008f98 <ai_version_get>
 8006ed0:	60b0      	str	r0, [r6, #8]
 8006ed2:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006ed6:	b003      	add	sp, #12
 8006ed8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006edc:	2200      	movs	r2, #0
 8006ede:	4641      	mov	r1, r8
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	f002 f859 	bl	8008f98 <ai_version_get>
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	4605      	mov	r5, r0
 8006eea:	2105      	movs	r1, #5
 8006eec:	2001      	movs	r0, #1
 8006eee:	f002 f853 	bl	8008f98 <ai_version_get>
 8006ef2:	4285      	cmp	r5, r0
 8006ef4:	d008      	beq.n	8006f08 <ai_platform_network_create+0x68>
 8006ef6:	2501      	movs	r5, #1
 8006ef8:	e7e2      	b.n	8006ec0 <ai_platform_network_create+0x20>
 8006efa:	2510      	movs	r5, #16
 8006efc:	462c      	mov	r4, r5
 8006efe:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8006f02:	b003      	add	sp, #12
 8006f04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f08:	4b05      	ldr	r3, [pc, #20]	@ (8006f20 <ai_platform_network_create+0x80>)
 8006f0a:	9301      	str	r3, [sp, #4]
 8006f0c:	a801      	add	r0, sp, #4
 8006f0e:	f000 faff 	bl	8007510 <ai_check_custom_types>
 8006f12:	b110      	cbz	r0, 8006f1a <ai_platform_network_create+0x7a>
 8006f14:	2400      	movs	r4, #0
 8006f16:	4625      	mov	r5, r4
 8006f18:	e7d5      	b.n	8006ec6 <ai_platform_network_create+0x26>
 8006f1a:	2502      	movs	r5, #2
 8006f1c:	e7d0      	b.n	8006ec0 <ai_platform_network_create+0x20>
 8006f1e:	bf00      	nop
 8006f20:	84048403 	.word	0x84048403

08006f24 <ai_platform_network_init>:
 8006f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f28:	4a48      	ldr	r2, [pc, #288]	@ (800704c <ai_platform_network_init+0x128>)
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	6800      	ldr	r0, [r0, #0]
 8006f2e:	460b      	mov	r3, r1
 8006f30:	ea00 0102 	and.w	r1, r0, r2
 8006f34:	4382      	bics	r2, r0
 8006f36:	d13b      	bne.n	8006fb0 <ai_platform_network_init+0x8c>
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d078      	beq.n	800702e <ai_platform_network_init+0x10a>
 8006f3c:	4a44      	ldr	r2, [pc, #272]	@ (8007050 <ai_platform_network_init+0x12c>)
 8006f3e:	681d      	ldr	r5, [r3, #0]
 8006f40:	4295      	cmp	r5, r2
 8006f42:	d10a      	bne.n	8006f5a <ai_platform_network_init+0x36>
 8006f44:	4288      	cmp	r0, r1
 8006f46:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8006f4a:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8006f4e:	d03d      	beq.n	8006fcc <ai_platform_network_init+0xa8>
 8006f50:	2303      	movs	r3, #3
 8006f52:	6123      	str	r3, [r4, #16]
 8006f54:	4620      	mov	r0, r4
 8006f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	461d      	mov	r5, r3
 8006f60:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8006f64:	f7ff fd90 	bl	8006a88 <ai_buffer_get_size>
 8006f68:	f105 071c 	add.w	r7, r5, #28
 8006f6c:	4606      	mov	r6, r0
 8006f6e:	2101      	movs	r1, #1
 8006f70:	4638      	mov	r0, r7
 8006f72:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006f76:	f7ff fd87 	bl	8006a88 <ai_buffer_get_size>
 8006f7a:	2e00      	cmp	r6, #0
 8006f7c:	bf0a      	itet	eq
 8006f7e:	4631      	moveq	r1, r6
 8006f80:	2101      	movne	r1, #1
 8006f82:	4635      	moveq	r5, r6
 8006f84:	b1b0      	cbz	r0, 8006fb4 <ai_platform_network_init+0x90>
 8006f86:	f1b9 0f00 	cmp.w	r9, #0
 8006f8a:	d057      	beq.n	800703c <ai_platform_network_init+0x118>
 8006f8c:	f04f 0e01 	mov.w	lr, #1
 8006f90:	f1b8 0f00 	cmp.w	r8, #0
 8006f94:	d011      	beq.n	8006fba <ai_platform_network_init+0x96>
 8006f96:	4b2d      	ldr	r3, [pc, #180]	@ (800704c <ai_platform_network_init+0x128>)
 8006f98:	6822      	ldr	r2, [r4, #0]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d1d8      	bne.n	8006f50 <ai_platform_network_init+0x2c>
 8006f9e:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8006fa0:	428b      	cmp	r3, r1
 8006fa2:	d21b      	bcs.n	8006fdc <ai_platform_network_init+0xb8>
 8006fa4:	2212      	movs	r2, #18
 8006fa6:	2116      	movs	r1, #22
 8006fa8:	f104 000c 	add.w	r0, r4, #12
 8006fac:	f000 faa4 	bl	80074f8 <core_set_error>
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	e7d0      	b.n	8006f56 <ai_platform_network_init+0x32>
 8006fb4:	4607      	mov	r7, r0
 8006fb6:	4686      	mov	lr, r0
 8006fb8:	e7ea      	b.n	8006f90 <ai_platform_network_init+0x6c>
 8006fba:	2e00      	cmp	r6, #0
 8006fbc:	d0eb      	beq.n	8006f96 <ai_platform_network_init+0x72>
 8006fbe:	2212      	movs	r2, #18
 8006fc0:	2110      	movs	r1, #16
 8006fc2:	f104 000c 	add.w	r0, r4, #12
 8006fc6:	f000 fa97 	bl	80074f8 <core_set_error>
 8006fca:	e7f1      	b.n	8006fb0 <ai_platform_network_init+0x8c>
 8006fcc:	e9c4 6308 	strd	r6, r3, [r4, #32]
 8006fd0:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8006fd2:	62a2      	str	r2, [r4, #40]	@ 0x28
 8006fd4:	4620      	mov	r0, r4
 8006fd6:	f000 fac5 	bl	8007564 <ai_layers_init_all>
 8006fda:	e7b9      	b.n	8006f50 <ai_platform_network_init+0x2c>
 8006fdc:	b1e1      	cbz	r1, 8007018 <ai_platform_network_init+0xf4>
 8006fde:	46ac      	mov	ip, r5
 8006fe0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006fe4:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006fe6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006fe8:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8006fec:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8006ff0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006ff2:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8006ff6:	4573      	cmp	r3, lr
 8006ff8:	6226      	str	r6, [r4, #32]
 8006ffa:	d311      	bcc.n	8007020 <ai_platform_network_init+0xfc>
 8006ffc:	f1be 0f00 	cmp.w	lr, #0
 8007000:	d007      	beq.n	8007012 <ai_platform_network_init+0xee>
 8007002:	463e      	mov	r6, r7
 8007004:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007006:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8007008:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800700a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800700e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8007012:	ea4f 420e 	mov.w	r2, lr, lsl #16
 8007016:	e7dc      	b.n	8006fd2 <ai_platform_network_init+0xae>
 8007018:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800701a:	6221      	str	r1, [r4, #32]
 800701c:	4573      	cmp	r3, lr
 800701e:	d2ed      	bcs.n	8006ffc <ai_platform_network_init+0xd8>
 8007020:	2213      	movs	r2, #19
 8007022:	2116      	movs	r1, #22
 8007024:	f104 000c 	add.w	r0, r4, #12
 8007028:	f000 fa66 	bl	80074f8 <core_set_error>
 800702c:	e7c0      	b.n	8006fb0 <ai_platform_network_init+0x8c>
 800702e:	2211      	movs	r2, #17
 8007030:	2110      	movs	r1, #16
 8007032:	f104 000c 	add.w	r0, r4, #12
 8007036:	f000 fa5f 	bl	80074f8 <core_set_error>
 800703a:	e7b9      	b.n	8006fb0 <ai_platform_network_init+0x8c>
 800703c:	2213      	movs	r2, #19
 800703e:	2110      	movs	r1, #16
 8007040:	f104 000c 	add.w	r0, r4, #12
 8007044:	f000 fa58 	bl	80074f8 <core_set_error>
 8007048:	e7b2      	b.n	8006fb0 <ai_platform_network_init+0x8c>
 800704a:	bf00      	nop
 800704c:	a1c00100 	.word	0xa1c00100
 8007050:	a1facade 	.word	0xa1facade

08007054 <ai_platform_network_post_init>:
 8007054:	4b15      	ldr	r3, [pc, #84]	@ (80070ac <ai_platform_network_post_init+0x58>)
 8007056:	6802      	ldr	r2, [r0, #0]
 8007058:	ea02 0103 	and.w	r1, r2, r3
 800705c:	4393      	bics	r3, r2
 800705e:	d123      	bne.n	80070a8 <ai_platform_network_post_init+0x54>
 8007060:	b570      	push	{r4, r5, r6, lr}
 8007062:	6903      	ldr	r3, [r0, #16]
 8007064:	079b      	lsls	r3, r3, #30
 8007066:	4604      	mov	r4, r0
 8007068:	d503      	bpl.n	8007072 <ai_platform_network_post_init+0x1e>
 800706a:	428a      	cmp	r2, r1
 800706c:	d008      	beq.n	8007080 <ai_platform_network_post_init+0x2c>
 800706e:	2001      	movs	r0, #1
 8007070:	bd70      	pop	{r4, r5, r6, pc}
 8007072:	2210      	movs	r2, #16
 8007074:	2111      	movs	r1, #17
 8007076:	300c      	adds	r0, #12
 8007078:	f000 fa3e 	bl	80074f8 <core_set_error>
 800707c:	2000      	movs	r0, #0
 800707e:	bd70      	pop	{r4, r5, r6, pc}
 8007080:	f000 fa80 	bl	8007584 <ai_layers_post_init_all>
 8007084:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8007086:	2e00      	cmp	r6, #0
 8007088:	d0f1      	beq.n	800706e <ai_platform_network_post_init+0x1a>
 800708a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800708c:	2d00      	cmp	r5, #0
 800708e:	d0ee      	beq.n	800706e <ai_platform_network_post_init+0x1a>
 8007090:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007092:	4629      	mov	r1, r5
 8007094:	2000      	movs	r0, #0
 8007096:	47b0      	blx	r6
 8007098:	692b      	ldr	r3, [r5, #16]
 800709a:	42ab      	cmp	r3, r5
 800709c:	d0e7      	beq.n	800706e <ai_platform_network_post_init+0x1a>
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d0e5      	beq.n	800706e <ai_platform_network_post_init+0x1a>
 80070a2:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 80070a4:	461d      	mov	r5, r3
 80070a6:	e7f3      	b.n	8007090 <ai_platform_network_post_init+0x3c>
 80070a8:	2000      	movs	r0, #0
 80070aa:	4770      	bx	lr
 80070ac:	a1c00100 	.word	0xa1c00100

080070b0 <ai_platform_network_process>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	4bb7      	ldr	r3, [pc, #732]	@ (8007394 <ai_platform_network_process+0x2e4>)
 80070b6:	4607      	mov	r7, r0
 80070b8:	6800      	ldr	r0, [r0, #0]
 80070ba:	4383      	bics	r3, r0
 80070bc:	b085      	sub	sp, #20
 80070be:	f040 812d 	bne.w	800731c <ai_platform_network_process+0x26c>
 80070c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f000 811d 	beq.w	8007304 <ai_platform_network_process+0x254>
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80070d0:	f003 0303 	and.w	r3, r3, #3
 80070d4:	2600      	movs	r6, #0
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	61be      	str	r6, [r7, #24]
 80070da:	f040 8129 	bne.w	8007330 <ai_platform_network_process+0x280>
 80070de:	2900      	cmp	r1, #0
 80070e0:	f000 8116 	beq.w	8007310 <ai_platform_network_process+0x260>
 80070e4:	f1b9 0f00 	cmp.w	r9, #0
 80070e8:	f000 8112 	beq.w	8007310 <ai_platform_network_process+0x260>
 80070ec:	f8b9 3000 	ldrh.w	r3, [r9]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 810d 	beq.w	8007310 <ai_platform_network_process+0x260>
 80070f6:	698b      	ldr	r3, [r1, #24]
 80070f8:	e9cd 7202 	strd	r7, r2, [sp, #8]
 80070fc:	f8d3 b000 	ldr.w	fp, [r3]
 8007100:	460c      	mov	r4, r1
 8007102:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d072      	beq.n	80071f0 <ai_platform_network_process+0x140>
 800710a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800710e:	2d00      	cmp	r5, #0
 8007110:	d06e      	beq.n	80071f0 <ai_platform_network_process+0x140>
 8007112:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007116:	f8d3 a000 	ldr.w	sl, [r3]
 800711a:	0133      	lsls	r3, r6, #4
 800711c:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8007120:	9301      	str	r3, [sp, #4]
 8007122:	f000 81ba 	beq.w	800749a <ai_platform_network_process+0x3ea>
 8007126:	69ab      	ldr	r3, [r5, #24]
 8007128:	2101      	movs	r1, #1
 800712a:	4620      	mov	r0, r4
 800712c:	685f      	ldr	r7, [r3, #4]
 800712e:	f7ff fcab 	bl	8006a88 <ai_buffer_get_size>
 8007132:	4287      	cmp	r7, r0
 8007134:	f0c0 8103 	bcc.w	800733e <ai_platform_network_process+0x28e>
 8007138:	68e8      	ldr	r0, [r5, #12]
 800713a:	69a1      	ldr	r1, [r4, #24]
 800713c:	68c2      	ldr	r2, [r0, #12]
 800713e:	68cb      	ldr	r3, [r1, #12]
 8007140:	429a      	cmp	r2, r3
 8007142:	f040 80fc 	bne.w	800733e <ai_platform_network_process+0x28e>
 8007146:	6882      	ldr	r2, [r0, #8]
 8007148:	688b      	ldr	r3, [r1, #8]
 800714a:	429a      	cmp	r2, r3
 800714c:	f040 80f7 	bne.w	800733e <ai_platform_network_process+0x28e>
 8007150:	6842      	ldr	r2, [r0, #4]
 8007152:	684b      	ldr	r3, [r1, #4]
 8007154:	429a      	cmp	r2, r3
 8007156:	f040 80f2 	bne.w	800733e <ai_platform_network_process+0x28e>
 800715a:	69ab      	ldr	r3, [r5, #24]
 800715c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007160:	f001 ff08 	bl	8008f74 <ai_array_get_data_byte_size>
 8007164:	9001      	str	r0, [sp, #4]
 8007166:	4628      	mov	r0, r5
 8007168:	f001 ff1c 	bl	8008fa4 <get_tensor_byte_size>
 800716c:	9b01      	ldr	r3, [sp, #4]
 800716e:	4283      	cmp	r3, r0
 8007170:	f0c0 80e5 	bcc.w	800733e <ai_platform_network_process+0x28e>
 8007174:	69ab      	ldr	r3, [r5, #24]
 8007176:	6818      	ldr	r0, [r3, #0]
 8007178:	f001 fe8c 	bl	8008e94 <ai_array_to_buffer_fmt>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	4058      	eors	r0, r3
 8007180:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8007184:	f040 8193 	bne.w	80074ae <ai_platform_network_process+0x3fe>
 8007188:	6863      	ldr	r3, [r4, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	f000 8185 	beq.w	800749a <ai_platform_network_process+0x3ea>
 8007190:	69a3      	ldr	r3, [r4, #24]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 8182 	beq.w	800749e <ai_platform_network_process+0x3ee>
 800719a:	459b      	cmp	fp, r3
 800719c:	4628      	mov	r0, r5
 800719e:	bf38      	it	cc
 80071a0:	469b      	movcc	fp, r3
 80071a2:	f001 feff 	bl	8008fa4 <get_tensor_byte_size>
 80071a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80071aa:	69a3      	ldr	r3, [r4, #24]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	fb00 f303 	mul.w	r3, r0, r3
 80071b2:	f8c8 300c 	str.w	r3, [r8, #12]
 80071b6:	6861      	ldr	r1, [r4, #4]
 80071b8:	f8c8 1004 	str.w	r1, [r8, #4]
 80071bc:	0132      	lsls	r2, r6, #4
 80071be:	440b      	add	r3, r1
 80071c0:	f84a 3002 	str.w	r3, [sl, r2]
 80071c4:	69a8      	ldr	r0, [r5, #24]
 80071c6:	6803      	ldr	r3, [r0, #0]
 80071c8:	009a      	lsls	r2, r3, #2
 80071ca:	f106 0601 	add.w	r6, r6, #1
 80071ce:	f104 041c 	add.w	r4, r4, #28
 80071d2:	f100 80a7 	bmi.w	8007324 <ai_platform_network_process+0x274>
 80071d6:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80071da:	1a9b      	subs	r3, r3, r2
 80071dc:	4419      	add	r1, r3
 80071de:	6081      	str	r1, [r0, #8]
 80071e0:	69ab      	ldr	r3, [r5, #24]
 80071e2:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80071e6:	60da      	str	r2, [r3, #12]
 80071e8:	f8b9 3000 	ldrh.w	r3, [r9]
 80071ec:	42b3      	cmp	r3, r6
 80071ee:	d888      	bhi.n	8007102 <ai_platform_network_process+0x52>
 80071f0:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 80071f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80071f6:	f1b8 0f00 	cmp.w	r8, #0
 80071fa:	f000 80b5 	beq.w	8007368 <ai_platform_network_process+0x2b8>
 80071fe:	2b01      	cmp	r3, #1
 8007200:	f240 80a5 	bls.w	800734e <ai_platform_network_process+0x29e>
 8007204:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8007208:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 809e 	beq.w	800734e <ai_platform_network_process+0x29e>
 8007212:	4645      	mov	r5, r8
 8007214:	2600      	movs	r6, #0
 8007216:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	f000 80a3 	beq.w	8007366 <ai_platform_network_process+0x2b6>
 8007220:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8007224:	2c00      	cmp	r4, #0
 8007226:	f000 809e 	beq.w	8007366 <ai_platform_network_process+0x2b6>
 800722a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800722e:	f8d3 a000 	ldr.w	sl, [r3]
 8007232:	0133      	lsls	r3, r6, #4
 8007234:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8007238:	9301      	str	r3, [sp, #4]
 800723a:	f000 8140 	beq.w	80074be <ai_platform_network_process+0x40e>
 800723e:	69a3      	ldr	r3, [r4, #24]
 8007240:	2101      	movs	r1, #1
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	4628      	mov	r0, r5
 8007248:	f7ff fc1e 	bl	8006a88 <ai_buffer_get_size>
 800724c:	9b01      	ldr	r3, [sp, #4]
 800724e:	4283      	cmp	r3, r0
 8007250:	d37d      	bcc.n	800734e <ai_platform_network_process+0x29e>
 8007252:	68e0      	ldr	r0, [r4, #12]
 8007254:	69a9      	ldr	r1, [r5, #24]
 8007256:	68c2      	ldr	r2, [r0, #12]
 8007258:	68cb      	ldr	r3, [r1, #12]
 800725a:	429a      	cmp	r2, r3
 800725c:	d177      	bne.n	800734e <ai_platform_network_process+0x29e>
 800725e:	6882      	ldr	r2, [r0, #8]
 8007260:	688b      	ldr	r3, [r1, #8]
 8007262:	429a      	cmp	r2, r3
 8007264:	d173      	bne.n	800734e <ai_platform_network_process+0x29e>
 8007266:	6842      	ldr	r2, [r0, #4]
 8007268:	684b      	ldr	r3, [r1, #4]
 800726a:	429a      	cmp	r2, r3
 800726c:	d16f      	bne.n	800734e <ai_platform_network_process+0x29e>
 800726e:	69a3      	ldr	r3, [r4, #24]
 8007270:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007274:	f001 fe7e 	bl	8008f74 <ai_array_get_data_byte_size>
 8007278:	9001      	str	r0, [sp, #4]
 800727a:	4620      	mov	r0, r4
 800727c:	f001 fe92 	bl	8008fa4 <get_tensor_byte_size>
 8007280:	9b01      	ldr	r3, [sp, #4]
 8007282:	4283      	cmp	r3, r0
 8007284:	d363      	bcc.n	800734e <ai_platform_network_process+0x29e>
 8007286:	69a3      	ldr	r3, [r4, #24]
 8007288:	6818      	ldr	r0, [r3, #0]
 800728a:	f001 fe03 	bl	8008e94 <ai_array_to_buffer_fmt>
 800728e:	682b      	ldr	r3, [r5, #0]
 8007290:	4043      	eors	r3, r0
 8007292:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8007296:	f040 8119 	bne.w	80074cc <ai_platform_network_process+0x41c>
 800729a:	686b      	ldr	r3, [r5, #4]
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 810e 	beq.w	80074be <ai_platform_network_process+0x40e>
 80072a2:	69ab      	ldr	r3, [r5, #24]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	f000 8117 	beq.w	80074da <ai_platform_network_process+0x42a>
 80072ac:	459b      	cmp	fp, r3
 80072ae:	4620      	mov	r0, r4
 80072b0:	bf38      	it	cc
 80072b2:	469b      	movcc	fp, r3
 80072b4:	f001 fe76 	bl	8008fa4 <get_tensor_byte_size>
 80072b8:	f8c8 0008 	str.w	r0, [r8, #8]
 80072bc:	69aa      	ldr	r2, [r5, #24]
 80072be:	6812      	ldr	r2, [r2, #0]
 80072c0:	4603      	mov	r3, r0
 80072c2:	fb02 f303 	mul.w	r3, r2, r3
 80072c6:	f8c8 300c 	str.w	r3, [r8, #12]
 80072ca:	6869      	ldr	r1, [r5, #4]
 80072cc:	f8c8 1004 	str.w	r1, [r8, #4]
 80072d0:	0132      	lsls	r2, r6, #4
 80072d2:	440b      	add	r3, r1
 80072d4:	f84a 3002 	str.w	r3, [sl, r2]
 80072d8:	69a0      	ldr	r0, [r4, #24]
 80072da:	6803      	ldr	r3, [r0, #0]
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	f106 0601 	add.w	r6, r6, #1
 80072e2:	f105 051c 	add.w	r5, r5, #28
 80072e6:	d439      	bmi.n	800735c <ai_platform_network_process+0x2ac>
 80072e8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80072ec:	1a9b      	subs	r3, r3, r2
 80072ee:	4419      	add	r1, r3
 80072f0:	6081      	str	r1, [r0, #8]
 80072f2:	69a3      	ldr	r3, [r4, #24]
 80072f4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80072f8:	60da      	str	r2, [r3, #12]
 80072fa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80072fe:	429e      	cmp	r6, r3
 8007300:	d389      	bcc.n	8007216 <ai_platform_network_process+0x166>
 8007302:	e030      	b.n	8007366 <ai_platform_network_process+0x2b6>
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	61bb      	str	r3, [r7, #24]
 8007308:	f002 0203 	and.w	r2, r2, #3
 800730c:	2a03      	cmp	r2, #3
 800730e:	d10f      	bne.n	8007330 <ai_platform_network_process+0x280>
 8007310:	2217      	movs	r2, #23
 8007312:	2112      	movs	r1, #18
 8007314:	f107 000c 	add.w	r0, r7, #12
 8007318:	f000 f8ee 	bl	80074f8 <core_set_error>
 800731c:	2000      	movs	r0, #0
 800731e:	b005      	add	sp, #20
 8007320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007324:	f8b9 3000 	ldrh.w	r3, [r9]
 8007328:	429e      	cmp	r6, r3
 800732a:	f4ff aeea 	bcc.w	8007102 <ai_platform_network_process+0x52>
 800732e:	e75f      	b.n	80071f0 <ai_platform_network_process+0x140>
 8007330:	2230      	movs	r2, #48	@ 0x30
 8007332:	2111      	movs	r1, #17
 8007334:	f107 000c 	add.w	r0, r7, #12
 8007338:	f000 f8de 	bl	80074f8 <core_set_error>
 800733c:	e7ee      	b.n	800731c <ai_platform_network_process+0x26c>
 800733e:	9f02      	ldr	r7, [sp, #8]
 8007340:	2218      	movs	r2, #24
 8007342:	2112      	movs	r1, #18
 8007344:	f107 000c 	add.w	r0, r7, #12
 8007348:	f000 f8d6 	bl	80074f8 <core_set_error>
 800734c:	e7e6      	b.n	800731c <ai_platform_network_process+0x26c>
 800734e:	2218      	movs	r2, #24
 8007350:	2113      	movs	r1, #19
 8007352:	f107 000c 	add.w	r0, r7, #12
 8007356:	f000 f8cf 	bl	80074f8 <core_set_error>
 800735a:	e7df      	b.n	800731c <ai_platform_network_process+0x26c>
 800735c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007360:	429e      	cmp	r6, r3
 8007362:	f4ff af58 	bcc.w	8007216 <ai_platform_network_process+0x166>
 8007366:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007368:	fa1f fb8b 	uxth.w	fp, fp
 800736c:	f8a7 b018 	strh.w	fp, [r7, #24]
 8007370:	2b00      	cmp	r3, #0
 8007372:	f000 808c 	beq.w	800748e <ai_platform_network_process+0x3de>
 8007376:	2b01      	cmp	r3, #1
 8007378:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 800737a:	f000 808b 	beq.w	8007494 <ai_platform_network_process+0x3e4>
 800737e:	f106 080c 	add.w	r8, r6, #12
 8007382:	8b78      	ldrh	r0, [r7, #26]
 8007384:	4583      	cmp	fp, r0
 8007386:	d9ca      	bls.n	800731e <ai_platform_network_process+0x26e>
 8007388:	4645      	mov	r5, r8
 800738a:	46bb      	mov	fp, r7
 800738c:	f04f 0800 	mov.w	r8, #0
 8007390:	b9ae      	cbnz	r6, 80073be <ai_platform_network_process+0x30e>
 8007392:	e02d      	b.n	80073f0 <ai_platform_network_process+0x340>
 8007394:	a1c00100 	.word	0xa1c00100
 8007398:	68df      	ldr	r7, [r3, #12]
 800739a:	1bc9      	subs	r1, r1, r7
 800739c:	4408      	add	r0, r1
 800739e:	6098      	str	r0, [r3, #8]
 80073a0:	6993      	ldr	r3, [r2, #24]
 80073a2:	6862      	ldr	r2, [r4, #4]
 80073a4:	60da      	str	r2, [r3, #12]
 80073a6:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80073aa:	f859 200a 	ldr.w	r2, [r9, sl]
 80073ae:	440b      	add	r3, r1
 80073b0:	4293      	cmp	r3, r2
 80073b2:	bf24      	itt	cs
 80073b4:	68e3      	ldrcs	r3, [r4, #12]
 80073b6:	1ad3      	subcs	r3, r2, r3
 80073b8:	6063      	str	r3, [r4, #4]
 80073ba:	f108 0801 	add.w	r8, r8, #1
 80073be:	8833      	ldrh	r3, [r6, #0]
 80073c0:	4543      	cmp	r3, r8
 80073c2:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80073c6:	d913      	bls.n	80073f0 <ai_platform_network_process+0x340>
 80073c8:	6873      	ldr	r3, [r6, #4]
 80073ca:	b18b      	cbz	r3, 80073f0 <ai_platform_network_process+0x340>
 80073cc:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 80073d0:	b172      	cbz	r2, 80073f0 <ai_platform_network_process+0x340>
 80073d2:	68b1      	ldr	r1, [r6, #8]
 80073d4:	6993      	ldr	r3, [r2, #24]
 80073d6:	f8d1 9000 	ldr.w	r9, [r1]
 80073da:	681f      	ldr	r7, [r3, #0]
 80073dc:	6899      	ldr	r1, [r3, #8]
 80073de:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80073e2:	00bf      	lsls	r7, r7, #2
 80073e4:	6860      	ldr	r0, [r4, #4]
 80073e6:	d5d7      	bpl.n	8007398 <ai_platform_network_process+0x2e8>
 80073e8:	68a2      	ldr	r2, [r4, #8]
 80073ea:	f001 fcb5 	bl	8008d58 <st_int8_copy>
 80073ee:	e7da      	b.n	80073a6 <ai_platform_network_process+0x2f6>
 80073f0:	4658      	mov	r0, fp
 80073f2:	f000 f8e5 	bl	80075c0 <ai_layers_forward_all>
 80073f6:	2400      	movs	r4, #0
 80073f8:	b9b5      	cbnz	r5, 8007428 <ai_platform_network_process+0x378>
 80073fa:	e03b      	b.n	8007474 <ai_platform_network_process+0x3c4>
 80073fc:	f859 300a 	ldr.w	r3, [r9, sl]
 8007400:	eb01 020c 	add.w	r2, r1, ip
 8007404:	429a      	cmp	r2, r3
 8007406:	bf24      	itt	cs
 8007408:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 800740c:	1a9a      	subcs	r2, r3, r2
 800740e:	f8c8 2004 	str.w	r2, [r8, #4]
 8007412:	6981      	ldr	r1, [r0, #24]
 8007414:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8007418:	1bdb      	subs	r3, r3, r7
 800741a:	441a      	add	r2, r3
 800741c:	608a      	str	r2, [r1, #8]
 800741e:	6983      	ldr	r3, [r0, #24]
 8007420:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007424:	60da      	str	r2, [r3, #12]
 8007426:	3401      	adds	r4, #1
 8007428:	882b      	ldrh	r3, [r5, #0]
 800742a:	42a3      	cmp	r3, r4
 800742c:	d922      	bls.n	8007474 <ai_platform_network_process+0x3c4>
 800742e:	686b      	ldr	r3, [r5, #4]
 8007430:	b303      	cbz	r3, 8007474 <ai_platform_network_process+0x3c4>
 8007432:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007436:	b1e8      	cbz	r0, 8007474 <ai_platform_network_process+0x3c4>
 8007438:	68ab      	ldr	r3, [r5, #8]
 800743a:	6982      	ldr	r2, [r0, #24]
 800743c:	f8d3 9000 	ldr.w	r9, [r3]
 8007440:	6813      	ldr	r3, [r2, #0]
 8007442:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 800744c:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8007450:	d5d4      	bpl.n	80073fc <ai_platform_network_process+0x34c>
 8007452:	6890      	ldr	r0, [r2, #8]
 8007454:	4662      	mov	r2, ip
 8007456:	f001 fc7f 	bl	8008d58 <st_int8_copy>
 800745a:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800745e:	f859 200a 	ldr.w	r2, [r9, sl]
 8007462:	440b      	add	r3, r1
 8007464:	4293      	cmp	r3, r2
 8007466:	bf24      	itt	cs
 8007468:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800746c:	1ad3      	subcs	r3, r2, r3
 800746e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007472:	e7d8      	b.n	8007426 <ai_platform_network_process+0x376>
 8007474:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8007478:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 800747c:	3001      	adds	r0, #1
 800747e:	b280      	uxth	r0, r0
 8007480:	4283      	cmp	r3, r0
 8007482:	f8ab 001a 	strh.w	r0, [fp, #26]
 8007486:	d881      	bhi.n	800738c <ai_platform_network_process+0x2dc>
 8007488:	b005      	add	sp, #20
 800748a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800748e:	461e      	mov	r6, r3
 8007490:	4698      	mov	r8, r3
 8007492:	e776      	b.n	8007382 <ai_platform_network_process+0x2d2>
 8007494:	f04f 0800 	mov.w	r8, #0
 8007498:	e773      	b.n	8007382 <ai_platform_network_process+0x2d2>
 800749a:	9f02      	ldr	r7, [sp, #8]
 800749c:	e738      	b.n	8007310 <ai_platform_network_process+0x260>
 800749e:	9f02      	ldr	r7, [sp, #8]
 80074a0:	2221      	movs	r2, #33	@ 0x21
 80074a2:	2112      	movs	r1, #18
 80074a4:	f107 000c 	add.w	r0, r7, #12
 80074a8:	f000 f826 	bl	80074f8 <core_set_error>
 80074ac:	e736      	b.n	800731c <ai_platform_network_process+0x26c>
 80074ae:	9f02      	ldr	r7, [sp, #8]
 80074b0:	2219      	movs	r2, #25
 80074b2:	2112      	movs	r1, #18
 80074b4:	f107 000c 	add.w	r0, r7, #12
 80074b8:	f000 f81e 	bl	80074f8 <core_set_error>
 80074bc:	e72e      	b.n	800731c <ai_platform_network_process+0x26c>
 80074be:	2217      	movs	r2, #23
 80074c0:	2113      	movs	r1, #19
 80074c2:	f107 000c 	add.w	r0, r7, #12
 80074c6:	f000 f817 	bl	80074f8 <core_set_error>
 80074ca:	e727      	b.n	800731c <ai_platform_network_process+0x26c>
 80074cc:	2219      	movs	r2, #25
 80074ce:	2113      	movs	r1, #19
 80074d0:	f107 000c 	add.w	r0, r7, #12
 80074d4:	f000 f810 	bl	80074f8 <core_set_error>
 80074d8:	e720      	b.n	800731c <ai_platform_network_process+0x26c>
 80074da:	2221      	movs	r2, #33	@ 0x21
 80074dc:	2113      	movs	r1, #19
 80074de:	f107 000c 	add.w	r0, r7, #12
 80074e2:	f000 f809 	bl	80074f8 <core_set_error>
 80074e6:	e719      	b.n	800731c <ai_platform_network_process+0x26c>

080074e8 <core_init>:
 80074e8:	2001      	movs	r0, #1
 80074ea:	4770      	bx	lr

080074ec <core_get_error>:
 80074ec:	4603      	mov	r3, r0
 80074ee:	2200      	movs	r2, #0
 80074f0:	6800      	ldr	r0, [r0, #0]
 80074f2:	601a      	str	r2, [r3, #0]
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop

080074f8 <core_set_error>:
 80074f8:	4603      	mov	r3, r0
 80074fa:	7800      	ldrb	r0, [r0, #0]
 80074fc:	b108      	cbz	r0, 8007502 <core_set_error+0xa>
 80074fe:	2000      	movs	r0, #0
 8007500:	4770      	bx	lr
 8007502:	7019      	strb	r1, [r3, #0]
 8007504:	6819      	ldr	r1, [r3, #0]
 8007506:	f362 211f 	bfi	r1, r2, #8, #24
 800750a:	2001      	movs	r0, #1
 800750c:	6019      	str	r1, [r3, #0]
 800750e:	4770      	bx	lr

08007510 <ai_check_custom_types>:
 8007510:	b082      	sub	sp, #8
 8007512:	4b13      	ldr	r3, [pc, #76]	@ (8007560 <ai_check_custom_types+0x50>)
 8007514:	9301      	str	r3, [sp, #4]
 8007516:	b118      	cbz	r0, 8007520 <ai_check_custom_types+0x10>
 8007518:	7803      	ldrb	r3, [r0, #0]
 800751a:	2b03      	cmp	r3, #3
 800751c:	d002      	beq.n	8007524 <ai_check_custom_types+0x14>
 800751e:	2000      	movs	r0, #0
 8007520:	b002      	add	sp, #8
 8007522:	4770      	bx	lr
 8007524:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007528:	4293      	cmp	r3, r2
 800752a:	d004      	beq.n	8007536 <ai_check_custom_types+0x26>
 800752c:	2001      	movs	r0, #1
 800752e:	f080 0001 	eor.w	r0, r0, #1
 8007532:	b002      	add	sp, #8
 8007534:	4770      	bx	lr
 8007536:	7842      	ldrb	r2, [r0, #1]
 8007538:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800753c:	429a      	cmp	r2, r3
 800753e:	f100 0001 	add.w	r0, r0, #1
 8007542:	d1f3      	bne.n	800752c <ai_check_custom_types+0x1c>
 8007544:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8007548:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800754c:	429a      	cmp	r2, r3
 800754e:	d1ed      	bne.n	800752c <ai_check_custom_types+0x1c>
 8007550:	7842      	ldrb	r2, [r0, #1]
 8007552:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007556:	429a      	cmp	r2, r3
 8007558:	d1e8      	bne.n	800752c <ai_check_custom_types+0x1c>
 800755a:	2000      	movs	r0, #0
 800755c:	e7e7      	b.n	800752e <ai_check_custom_types+0x1e>
 800755e:	bf00      	nop
 8007560:	84048403 	.word	0x84048403

08007564 <ai_layers_init_all>:
 8007564:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007566:	4601      	mov	r1, r0
 8007568:	b153      	cbz	r3, 8007580 <ai_layers_init_all+0x1c>
 800756a:	2000      	movs	r0, #0
 800756c:	461a      	mov	r2, r3
 800756e:	60d9      	str	r1, [r3, #12]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	4293      	cmp	r3, r2
 8007574:	f100 0001 	add.w	r0, r0, #1
 8007578:	d003      	beq.n	8007582 <ai_layers_init_all+0x1e>
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1f6      	bne.n	800756c <ai_layers_init_all+0x8>
 800757e:	4770      	bx	lr
 8007580:	4618      	mov	r0, r3
 8007582:	4770      	bx	lr

08007584 <ai_layers_post_init_all>:
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8007588:	b1b4      	cbz	r4, 80075b8 <ai_layers_post_init_all+0x34>
 800758a:	6863      	ldr	r3, [r4, #4]
 800758c:	07db      	lsls	r3, r3, #31
 800758e:	f04f 0500 	mov.w	r5, #0
 8007592:	d504      	bpl.n	800759e <ai_layers_post_init_all+0x1a>
 8007594:	6a23      	ldr	r3, [r4, #32]
 8007596:	4620      	mov	r0, r4
 8007598:	b10b      	cbz	r3, 800759e <ai_layers_post_init_all+0x1a>
 800759a:	4798      	blx	r3
 800759c:	3501      	adds	r5, #1
 800759e:	6923      	ldr	r3, [r4, #16]
 80075a0:	42a3      	cmp	r3, r4
 80075a2:	d007      	beq.n	80075b4 <ai_layers_post_init_all+0x30>
 80075a4:	b133      	cbz	r3, 80075b4 <ai_layers_post_init_all+0x30>
 80075a6:	461c      	mov	r4, r3
 80075a8:	6863      	ldr	r3, [r4, #4]
 80075aa:	07db      	lsls	r3, r3, #31
 80075ac:	d4f2      	bmi.n	8007594 <ai_layers_post_init_all+0x10>
 80075ae:	6923      	ldr	r3, [r4, #16]
 80075b0:	42a3      	cmp	r3, r4
 80075b2:	d1f7      	bne.n	80075a4 <ai_layers_post_init_all+0x20>
 80075b4:	4628      	mov	r0, r5
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	4625      	mov	r5, r4
 80075ba:	4628      	mov	r0, r5
 80075bc:	bd38      	pop	{r3, r4, r5, pc}
 80075be:	bf00      	nop

080075c0 <ai_layers_forward_all>:
 80075c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c4:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 80075c8:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 80075ca:	63c5      	str	r5, [r0, #60]	@ 0x3c
 80075cc:	4604      	mov	r4, r0
 80075ce:	f1b8 0f00 	cmp.w	r8, #0
 80075d2:	d02a      	beq.n	800762a <ai_layers_forward_all+0x6a>
 80075d4:	b32d      	cbz	r5, 8007622 <ai_layers_forward_all+0x62>
 80075d6:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80075d8:	4629      	mov	r1, r5
 80075da:	2001      	movs	r0, #1
 80075dc:	47c0      	blx	r8
 80075de:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 80075e0:	b1fe      	cbz	r6, 8007622 <ai_layers_forward_all+0x62>
 80075e2:	2700      	movs	r7, #0
 80075e4:	4631      	mov	r1, r6
 80075e6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80075e8:	2002      	movs	r0, #2
 80075ea:	47c0      	blx	r8
 80075ec:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 80075ee:	4628      	mov	r0, r5
 80075f0:	696b      	ldr	r3, [r5, #20]
 80075f2:	4798      	blx	r3
 80075f4:	692e      	ldr	r6, [r5, #16]
 80075f6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80075f8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80075fa:	42b5      	cmp	r5, r6
 80075fc:	f04f 0003 	mov.w	r0, #3
 8007600:	d007      	beq.n	8007612 <ai_layers_forward_all+0x52>
 8007602:	47c0      	blx	r8
 8007604:	3701      	adds	r7, #1
 8007606:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8007608:	2e00      	cmp	r6, #0
 800760a:	d1eb      	bne.n	80075e4 <ai_layers_forward_all+0x24>
 800760c:	4638      	mov	r0, r7
 800760e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007612:	2003      	movs	r0, #3
 8007614:	47c0      	blx	r8
 8007616:	2300      	movs	r3, #0
 8007618:	3701      	adds	r7, #1
 800761a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800761c:	4638      	mov	r0, r7
 800761e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007622:	2700      	movs	r7, #0
 8007624:	4638      	mov	r0, r7
 8007626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800762a:	2d00      	cmp	r5, #0
 800762c:	d0f9      	beq.n	8007622 <ai_layers_forward_all+0x62>
 800762e:	4647      	mov	r7, r8
 8007630:	696b      	ldr	r3, [r5, #20]
 8007632:	4628      	mov	r0, r5
 8007634:	4798      	blx	r3
 8007636:	462b      	mov	r3, r5
 8007638:	692d      	ldr	r5, [r5, #16]
 800763a:	429d      	cmp	r5, r3
 800763c:	d004      	beq.n	8007648 <ai_layers_forward_all+0x88>
 800763e:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8007640:	3701      	adds	r7, #1
 8007642:	2d00      	cmp	r5, #0
 8007644:	d1f4      	bne.n	8007630 <ai_layers_forward_all+0x70>
 8007646:	e7e1      	b.n	800760c <ai_layers_forward_all+0x4c>
 8007648:	2300      	movs	r3, #0
 800764a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800764c:	3701      	adds	r7, #1
 800764e:	e7dd      	b.n	800760c <ai_layers_forward_all+0x4c>

08007650 <forward_conv2d_if32of32wf32>:
 8007650:	6982      	ldr	r2, [r0, #24]
 8007652:	8813      	ldrh	r3, [r2, #0]
 8007654:	b90b      	cbnz	r3, 800765a <forward_conv2d_if32of32wf32+0xa>
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	deff      	udf	#255	@ 0xff
 800765a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800765e:	6857      	ldr	r7, [r2, #4]
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	b0a3      	sub	sp, #140	@ 0x8c
 8007664:	4686      	mov	lr, r0
 8007666:	b102      	cbz	r2, 800766a <forward_conv2d_if32of32wf32+0x1a>
 8007668:	6812      	ldr	r2, [r2, #0]
 800766a:	2b01      	cmp	r3, #1
 800766c:	f000 80bf 	beq.w	80077ee <forward_conv2d_if32of32wf32+0x19e>
 8007670:	6938      	ldr	r0, [r7, #16]
 8007672:	b100      	cbz	r0, 8007676 <forward_conv2d_if32of32wf32+0x26>
 8007674:	6800      	ldr	r0, [r0, #0]
 8007676:	2b02      	cmp	r3, #2
 8007678:	f000 80b4 	beq.w	80077e4 <forward_conv2d_if32of32wf32+0x194>
 800767c:	69fe      	ldr	r6, [r7, #28]
 800767e:	2e00      	cmp	r6, #0
 8007680:	f000 80b3 	beq.w	80077ea <forward_conv2d_if32of32wf32+0x19a>
 8007684:	8b39      	ldrh	r1, [r7, #24]
 8007686:	6834      	ldr	r4, [r6, #0]
 8007688:	2901      	cmp	r1, #1
 800768a:	f240 80b3 	bls.w	80077f4 <forward_conv2d_if32of32wf32+0x1a4>
 800768e:	6876      	ldr	r6, [r6, #4]
 8007690:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8007694:	6992      	ldr	r2, [r2, #24]
 8007696:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800769a:	6892      	ldr	r2, [r2, #8]
 800769c:	68e1      	ldr	r1, [r4, #12]
 800769e:	9220      	str	r2, [sp, #128]	@ 0x80
 80076a0:	69a2      	ldr	r2, [r4, #24]
 80076a2:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80076a6:	9413      	str	r4, [sp, #76]	@ 0x4c
 80076a8:	f8d9 4004 	ldr.w	r4, [r9, #4]
 80076ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80076ae:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80076b2:	9416      	str	r4, [sp, #88]	@ 0x58
 80076b4:	f8d9 4008 	ldr.w	r4, [r9, #8]
 80076b8:	9417      	str	r4, [sp, #92]	@ 0x5c
 80076ba:	f8d8 400c 	ldr.w	r4, [r8, #12]
 80076be:	9418      	str	r4, [sp, #96]	@ 0x60
 80076c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076c4:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 80076c8:	9419      	str	r4, [sp, #100]	@ 0x64
 80076ca:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 80076ce:	941a      	str	r4, [sp, #104]	@ 0x68
 80076d0:	e9de 5a0c 	ldrd	r5, sl, [lr, #48]	@ 0x30
 80076d4:	f8de 401c 	ldr.w	r4, [lr, #28]
 80076d8:	941f      	str	r4, [sp, #124]	@ 0x7c
 80076da:	f8bc 4000 	ldrh.w	r4, [ip]
 80076de:	941b      	str	r4, [sp, #108]	@ 0x6c
 80076e0:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 80076e4:	941c      	str	r4, [sp, #112]	@ 0x70
 80076e6:	b2ac      	uxth	r4, r5
 80076e8:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 80076ec:	e9d1 9801 	ldrd	r9, r8, [r1, #4]
 80076f0:	941d      	str	r4, [sp, #116]	@ 0x74
 80076f2:	fa1f f48a 	uxth.w	r4, sl
 80076f6:	6891      	ldr	r1, [r2, #8]
 80076f8:	941e      	str	r4, [sp, #120]	@ 0x78
 80076fa:	b10e      	cbz	r6, 8007700 <forward_conv2d_if32of32wf32+0xb0>
 80076fc:	69b6      	ldr	r6, [r6, #24]
 80076fe:	68b6      	ldr	r6, [r6, #8]
 8007700:	6980      	ldr	r0, [r0, #24]
 8007702:	fa1f f48a 	uxth.w	r4, sl
 8007706:	6880      	ldr	r0, [r0, #8]
 8007708:	9014      	str	r0, [sp, #80]	@ 0x50
 800770a:	b2ad      	uxth	r5, r5
 800770c:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 8007710:	3c01      	subs	r4, #1
 8007712:	3d01      	subs	r5, #1
 8007714:	fb00 8404 	mla	r4, r0, r4, r8
 8007718:	2b03      	cmp	r3, #3
 800771a:	f109 30ff 	add.w	r0, r9, #4294967295	@ 0xffffffff
 800771e:	fb00 9505 	mla	r5, r0, r5, r9
 8007722:	d074      	beq.n	800780e <forward_conv2d_if32of32wf32+0x1be>
 8007724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007726:	2b00      	cmp	r3, #0
 8007728:	d03e      	beq.n	80077a8 <forward_conv2d_if32of32wf32+0x158>
 800772a:	f8d3 a000 	ldr.w	sl, [r3]
 800772e:	f1ba 0f00 	cmp.w	sl, #0
 8007732:	d003      	beq.n	800773c <forward_conv2d_if32of32wf32+0xec>
 8007734:	f8da 0018 	ldr.w	r0, [sl, #24]
 8007738:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800773c:	6858      	ldr	r0, [r3, #4]
 800773e:	2800      	cmp	r0, #0
 8007740:	d033      	beq.n	80077aa <forward_conv2d_if32of32wf32+0x15a>
 8007742:	6983      	ldr	r3, [r0, #24]
 8007744:	f8d2 c000 	ldr.w	ip, [r2]
 8007748:	689f      	ldr	r7, [r3, #8]
 800774a:	f3cc 4343 	ubfx	r3, ip, #17, #4
 800774e:	2b08      	cmp	r3, #8
 8007750:	d052      	beq.n	80077f8 <forward_conv2d_if32of32wf32+0x1a8>
 8007752:	2f00      	cmp	r7, #0
 8007754:	bf08      	it	eq
 8007756:	460f      	moveq	r7, r1
 8007758:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800775a:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800775c:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800775e:	940d      	str	r4, [sp, #52]	@ 0x34
 8007760:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 8007764:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007766:	930a      	str	r3, [sp, #40]	@ 0x28
 8007768:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800776a:	f8cd 901c 	str.w	r9, [sp, #28]
 800776e:	e9cd 8308 	strd	r8, r3, [sp, #32]
 8007772:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007774:	9306      	str	r3, [sp, #24]
 8007776:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007778:	9305      	str	r3, [sp, #20]
 800777a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800777c:	9304      	str	r3, [sp, #16]
 800777e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007780:	9303      	str	r3, [sp, #12]
 8007782:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007784:	9302      	str	r3, [sp, #8]
 8007786:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007788:	950e      	str	r5, [sp, #56]	@ 0x38
 800778a:	e9cd a300 	strd	sl, r3, [sp]
 800778e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8007790:	9311      	str	r3, [sp, #68]	@ 0x44
 8007792:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007794:	9310      	str	r3, [sp, #64]	@ 0x40
 8007796:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007798:	930f      	str	r3, [sp, #60]	@ 0x3c
 800779a:	463a      	mov	r2, r7
 800779c:	4633      	mov	r3, r6
 800779e:	f000 faa9 	bl	8007cf4 <forward_lite_conv2d_if32of32wf32>
 80077a2:	b023      	add	sp, #140	@ 0x8c
 80077a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a8:	469a      	mov	sl, r3
 80077aa:	6810      	ldr	r0, [r2, #0]
 80077ac:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80077b0:	2b08      	cmp	r3, #8
 80077b2:	d001      	beq.n	80077b8 <forward_conv2d_if32of32wf32+0x168>
 80077b4:	460f      	mov	r7, r1
 80077b6:	e7cf      	b.n	8007758 <forward_conv2d_if32of32wf32+0x108>
 80077b8:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80077bc:	68d2      	ldr	r2, [r2, #12]
 80077be:	f3c0 5041 	ubfx	r0, r0, #21, #2
 80077c2:	4103      	asrs	r3, r0
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	2a00      	cmp	r2, #0
 80077c8:	d0f4      	beq.n	80077b4 <forward_conv2d_if32of32wf32+0x164>
 80077ca:	2700      	movs	r7, #0
 80077cc:	4638      	mov	r0, r7
 80077ce:	6980      	ldr	r0, [r0, #24]
 80077d0:	9121      	str	r1, [sp, #132]	@ 0x84
 80077d2:	6840      	ldr	r0, [r0, #4]
 80077d4:	9001      	str	r0, [sp, #4]
 80077d6:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80077d8:	9000      	str	r0, [sp, #0]
 80077da:	4638      	mov	r0, r7
 80077dc:	f000 fe4e 	bl	800847c <lite_decompress_ilutof32>
 80077e0:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80077e2:	e7b6      	b.n	8007752 <forward_conv2d_if32of32wf32+0x102>
 80077e4:	2300      	movs	r3, #0
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	deff      	udf	#255	@ 0xff
 80077ea:	4634      	mov	r4, r6
 80077ec:	e750      	b.n	8007690 <forward_conv2d_if32of32wf32+0x40>
 80077ee:	2300      	movs	r3, #0
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	deff      	udf	#255	@ 0xff
 80077f4:	2600      	movs	r6, #0
 80077f6:	e74b      	b.n	8007690 <forward_conv2d_if32of32wf32+0x40>
 80077f8:	68d2      	ldr	r2, [r2, #12]
 80077fa:	2a00      	cmp	r2, #0
 80077fc:	d0a9      	beq.n	8007752 <forward_conv2d_if32of32wf32+0x102>
 80077fe:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 8007802:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 8007806:	fa43 f30c 	asr.w	r3, r3, ip
 800780a:	b29b      	uxth	r3, r3
 800780c:	e7df      	b.n	80077ce <forward_conv2d_if32of32wf32+0x17e>
 800780e:	2300      	movs	r3, #0
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	deff      	udf	#255	@ 0xff

08007814 <forward_dense>:
 8007814:	6982      	ldr	r2, [r0, #24]
 8007816:	8813      	ldrh	r3, [r2, #0]
 8007818:	b90b      	cbnz	r3, 800781e <forward_dense+0xa>
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	deff      	udf	#255	@ 0xff
 800781e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007822:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8007826:	f8da 0004 	ldr.w	r0, [sl, #4]
 800782a:	b08e      	sub	sp, #56	@ 0x38
 800782c:	b100      	cbz	r0, 8007830 <forward_dense+0x1c>
 800782e:	6800      	ldr	r0, [r0, #0]
 8007830:	2b01      	cmp	r3, #1
 8007832:	d061      	beq.n	80078f8 <forward_dense+0xe4>
 8007834:	f8da 2010 	ldr.w	r2, [sl, #16]
 8007838:	b102      	cbz	r2, 800783c <forward_dense+0x28>
 800783a:	6812      	ldr	r2, [r2, #0]
 800783c:	2b02      	cmp	r3, #2
 800783e:	d035      	beq.n	80078ac <forward_dense+0x98>
 8007840:	f8da 501c 	ldr.w	r5, [sl, #28]
 8007844:	2d00      	cmp	r5, #0
 8007846:	d055      	beq.n	80078f4 <forward_dense+0xe0>
 8007848:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 800784c:	6829      	ldr	r1, [r5, #0]
 800784e:	2c01      	cmp	r4, #1
 8007850:	d955      	bls.n	80078fe <forward_dense+0xea>
 8007852:	686d      	ldr	r5, [r5, #4]
 8007854:	698e      	ldr	r6, [r1, #24]
 8007856:	68c4      	ldr	r4, [r0, #12]
 8007858:	68d1      	ldr	r1, [r2, #12]
 800785a:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800785e:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8007862:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8007866:	6831      	ldr	r1, [r6, #0]
 8007868:	2b03      	cmp	r3, #3
 800786a:	fb07 f804 	mul.w	r8, r7, r4
 800786e:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8007872:	d046      	beq.n	8007902 <forward_dense+0xee>
 8007874:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8007878:	b11c      	cbz	r4, 8007882 <forward_dense+0x6e>
 800787a:	6824      	ldr	r4, [r4, #0]
 800787c:	b10c      	cbz	r4, 8007882 <forward_dense+0x6e>
 800787e:	69a3      	ldr	r3, [r4, #24]
 8007880:	689c      	ldr	r4, [r3, #8]
 8007882:	6983      	ldr	r3, [r0, #24]
 8007884:	6992      	ldr	r2, [r2, #24]
 8007886:	6899      	ldr	r1, [r3, #8]
 8007888:	6890      	ldr	r0, [r2, #8]
 800788a:	b10d      	cbz	r5, 8007890 <forward_dense+0x7c>
 800788c:	69ab      	ldr	r3, [r5, #24]
 800788e:	689d      	ldr	r5, [r3, #8]
 8007890:	4f1d      	ldr	r7, [pc, #116]	@ (8007908 <forward_dense+0xf4>)
 8007892:	45bc      	cmp	ip, r7
 8007894:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8007898:	d022      	beq.n	80078e0 <forward_dense+0xcc>
 800789a:	4e1c      	ldr	r6, [pc, #112]	@ (800790c <forward_dense+0xf8>)
 800789c:	45b4      	cmp	ip, r6
 800789e:	d015      	beq.n	80078cc <forward_dense+0xb8>
 80078a0:	4b1b      	ldr	r3, [pc, #108]	@ (8007910 <forward_dense+0xfc>)
 80078a2:	459c      	cmp	ip, r3
 80078a4:	d005      	beq.n	80078b2 <forward_dense+0x9e>
 80078a6:	b00e      	add	sp, #56	@ 0x38
 80078a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ac:	2300      	movs	r3, #0
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	deff      	udf	#255	@ 0xff
 80078b2:	e9cd 0107 	strd	r0, r1, [sp, #28]
 80078b6:	a807      	add	r0, sp, #28
 80078b8:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 80078bc:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 80078c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80078c2:	f000 fe31 	bl	8008528 <forward_lite_dense_if32of32wf32>
 80078c6:	b00e      	add	sp, #56	@ 0x38
 80078c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078cc:	e9cd 9803 	strd	r9, r8, [sp, #12]
 80078d0:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 80078d4:	9400      	str	r4, [sp, #0]
 80078d6:	f000 ff7d 	bl	80087d4 <forward_lite_dense_if32of32wf32_lut4>
 80078da:	b00e      	add	sp, #56	@ 0x38
 80078dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078e0:	e9cd 9803 	strd	r9, r8, [sp, #12]
 80078e4:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 80078e8:	9400      	str	r4, [sp, #0]
 80078ea:	f001 f8b7 	bl	8008a5c <forward_lite_dense_if32of32wf32_lut8>
 80078ee:	b00e      	add	sp, #56	@ 0x38
 80078f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078f4:	4629      	mov	r1, r5
 80078f6:	e7ad      	b.n	8007854 <forward_dense+0x40>
 80078f8:	2300      	movs	r3, #0
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	deff      	udf	#255	@ 0xff
 80078fe:	2500      	movs	r5, #0
 8007900:	e7a8      	b.n	8007854 <forward_dense+0x40>
 8007902:	2300      	movs	r3, #0
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	deff      	udf	#255	@ 0xff
 8007908:	00d01040 	.word	0x00d01040
 800790c:	00f01040 	.word	0x00f01040
 8007910:	00821040 	.word	0x00821040

08007914 <forward_relu>:
 8007914:	6982      	ldr	r2, [r0, #24]
 8007916:	8813      	ldrh	r3, [r2, #0]
 8007918:	b90b      	cbnz	r3, 800791e <forward_relu+0xa>
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	deff      	udf	#255	@ 0xff
 800791e:	b470      	push	{r4, r5, r6}
 8007920:	6852      	ldr	r2, [r2, #4]
 8007922:	6854      	ldr	r4, [r2, #4]
 8007924:	b104      	cbz	r4, 8007928 <forward_relu+0x14>
 8007926:	6824      	ldr	r4, [r4, #0]
 8007928:	2b01      	cmp	r3, #1
 800792a:	f000 8088 	beq.w	8007a3e <forward_relu+0x12a>
 800792e:	6913      	ldr	r3, [r2, #16]
 8007930:	b103      	cbz	r3, 8007934 <forward_relu+0x20>
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6999      	ldr	r1, [r3, #24]
 8007936:	69a2      	ldr	r2, [r4, #24]
 8007938:	68a3      	ldr	r3, [r4, #8]
 800793a:	69c6      	ldr	r6, [r0, #28]
 800793c:	6888      	ldr	r0, [r1, #8]
 800793e:	6891      	ldr	r1, [r2, #8]
 8007940:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8007944:	b196      	cbz	r6, 800796c <forward_relu+0x58>
 8007946:	6872      	ldr	r2, [r6, #4]
 8007948:	2a01      	cmp	r2, #1
 800794a:	d03b      	beq.n	80079c4 <forward_relu+0xb0>
 800794c:	2b00      	cmp	r3, #0
 800794e:	d06d      	beq.n	8007a2c <forward_relu+0x118>
 8007950:	68e5      	ldr	r5, [r4, #12]
 8007952:	2201      	movs	r2, #1
 8007954:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007958:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800795c:	429d      	cmp	r5, r3
 800795e:	fb04 f202 	mul.w	r2, r4, r2
 8007962:	d1f9      	bne.n	8007958 <forward_relu+0x44>
 8007964:	68b3      	ldr	r3, [r6, #8]
 8007966:	bc70      	pop	{r4, r5, r6}
 8007968:	f000 bd10 	b.w	800838c <forward_lite_nl_relu_generic_if32of32_kernel>
 800796c:	2b00      	cmp	r3, #0
 800796e:	d05f      	beq.n	8007a30 <forward_relu+0x11c>
 8007970:	68e5      	ldr	r5, [r4, #12]
 8007972:	2201      	movs	r2, #1
 8007974:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007978:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800797c:	429d      	cmp	r5, r3
 800797e:	fb04 f202 	mul.w	r2, r4, r2
 8007982:	d1f9      	bne.n	8007978 <forward_relu+0x64>
 8007984:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8007988:	3a01      	subs	r2, #1
 800798a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 800798e:	428c      	cmp	r4, r1
 8007990:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007994:	d314      	bcc.n	80079c0 <forward_relu+0xac>
 8007996:	1a61      	subs	r1, r4, r1
 8007998:	f021 0103 	bic.w	r1, r1, #3
 800799c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8007a44 <forward_relu+0x130>
 80079a0:	1d23      	adds	r3, r4, #4
 80079a2:	3004      	adds	r0, #4
 80079a4:	1a62      	subs	r2, r4, r1
 80079a6:	ed73 7a01 	vldmdb	r3!, {s15}
 80079aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80079ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b2:	bfb8      	it	lt
 80079b4:	eef0 7a47 	vmovlt.f32	s15, s14
 80079b8:	429a      	cmp	r2, r3
 80079ba:	ed60 7a01 	vstmdb	r0!, {s15}
 80079be:	d1f2      	bne.n	80079a6 <forward_relu+0x92>
 80079c0:	bc70      	pop	{r4, r5, r6}
 80079c2:	4770      	bx	lr
 80079c4:	b3b3      	cbz	r3, 8007a34 <forward_relu+0x120>
 80079c6:	68e5      	ldr	r5, [r4, #12]
 80079c8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80079cc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80079d0:	429d      	cmp	r5, r3
 80079d2:	fb04 f202 	mul.w	r2, r4, r2
 80079d6:	d1f9      	bne.n	80079cc <forward_relu+0xb8>
 80079d8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80079dc:	3a01      	subs	r2, #1
 80079de:	68b3      	ldr	r3, [r6, #8]
 80079e0:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 80079e4:	428c      	cmp	r4, r1
 80079e6:	ed93 7a00 	vldr	s14, [r3]
 80079ea:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80079ee:	d3e7      	bcc.n	80079c0 <forward_relu+0xac>
 80079f0:	1a61      	subs	r1, r4, r1
 80079f2:	f021 0103 	bic.w	r1, r1, #3
 80079f6:	2500      	movs	r5, #0
 80079f8:	1d23      	adds	r3, r4, #4
 80079fa:	1a62      	subs	r2, r4, r1
 80079fc:	3004      	adds	r0, #4
 80079fe:	ed73 7a01 	vldmdb	r3!, {s15}
 8007a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a0a:	d50a      	bpl.n	8007a22 <forward_relu+0x10e>
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	ed60 7a01 	vstmdb	r0!, {s15}
 8007a12:	d0d5      	beq.n	80079c0 <forward_relu+0xac>
 8007a14:	ed73 7a01 	vldmdb	r3!, {s15}
 8007a18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a20:	d4f4      	bmi.n	8007a0c <forward_relu+0xf8>
 8007a22:	429a      	cmp	r2, r3
 8007a24:	f840 5d04 	str.w	r5, [r0, #-4]!
 8007a28:	d1e9      	bne.n	80079fe <forward_relu+0xea>
 8007a2a:	e7c9      	b.n	80079c0 <forward_relu+0xac>
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	e799      	b.n	8007964 <forward_relu+0x50>
 8007a30:	460c      	mov	r4, r1
 8007a32:	e7b0      	b.n	8007996 <forward_relu+0x82>
 8007a34:	68b3      	ldr	r3, [r6, #8]
 8007a36:	460c      	mov	r4, r1
 8007a38:	ed93 7a00 	vldr	s14, [r3]
 8007a3c:	e7d8      	b.n	80079f0 <forward_relu+0xdc>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	deff      	udf	#255	@ 0xff
 8007a44:	00000000 	.word	0x00000000

08007a48 <forward_sm>:
 8007a48:	6982      	ldr	r2, [r0, #24]
 8007a4a:	8813      	ldrh	r3, [r2, #0]
 8007a4c:	b90b      	cbnz	r3, 8007a52 <forward_sm+0xa>
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	deff      	udf	#255	@ 0xff
 8007a52:	b570      	push	{r4, r5, r6, lr}
 8007a54:	6852      	ldr	r2, [r2, #4]
 8007a56:	6855      	ldr	r5, [r2, #4]
 8007a58:	b082      	sub	sp, #8
 8007a5a:	b105      	cbz	r5, 8007a5e <forward_sm+0x16>
 8007a5c:	682d      	ldr	r5, [r5, #0]
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d030      	beq.n	8007ac4 <forward_sm+0x7c>
 8007a62:	6916      	ldr	r6, [r2, #16]
 8007a64:	b106      	cbz	r6, 8007a68 <forward_sm+0x20>
 8007a66:	6836      	ldr	r6, [r6, #0]
 8007a68:	68ab      	ldr	r3, [r5, #8]
 8007a6a:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 8007a6e:	d027      	beq.n	8007ac0 <forward_sm+0x78>
 8007a70:	68ec      	ldr	r4, [r5, #12]
 8007a72:	2201      	movs	r2, #1
 8007a74:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8007a78:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a7c:	429c      	cmp	r4, r3
 8007a7e:	fb01 f202 	mul.w	r2, r1, r2
 8007a82:	d1f9      	bne.n	8007a78 <forward_sm+0x30>
 8007a84:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8007a88:	69b0      	ldr	r0, [r6, #24]
 8007a8a:	4563      	cmp	r3, ip
 8007a8c:	bfb8      	it	lt
 8007a8e:	68e9      	ldrlt	r1, [r5, #12]
 8007a90:	6880      	ldr	r0, [r0, #8]
 8007a92:	bfb8      	it	lt
 8007a94:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8007a98:	6929      	ldr	r1, [r5, #16]
 8007a9a:	bfa8      	it	ge
 8007a9c:	2401      	movge	r4, #1
 8007a9e:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8007aa2:	bfbc      	itt	lt
 8007aa4:	6969      	ldrlt	r1, [r5, #20]
 8007aa6:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8007aaa:	69a9      	ldr	r1, [r5, #24]
 8007aac:	bfb8      	it	lt
 8007aae:	089b      	lsrlt	r3, r3, #2
 8007ab0:	6889      	ldr	r1, [r1, #8]
 8007ab2:	9400      	str	r4, [sp, #0]
 8007ab4:	bfa8      	it	ge
 8007ab6:	2300      	movge	r3, #0
 8007ab8:	f001 f91c 	bl	8008cf4 <forward_lite_nl_softmax_if32of32>
 8007abc:	b002      	add	sp, #8
 8007abe:	bd70      	pop	{r4, r5, r6, pc}
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	e7df      	b.n	8007a84 <forward_sm+0x3c>
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	deff      	udf	#255	@ 0xff
 8007aca:	bf00      	nop

08007acc <forward_ap>:
 8007acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad0:	6983      	ldr	r3, [r0, #24]
 8007ad2:	b09d      	sub	sp, #116	@ 0x74
 8007ad4:	881a      	ldrh	r2, [r3, #0]
 8007ad6:	900c      	str	r0, [sp, #48]	@ 0x30
 8007ad8:	b90a      	cbnz	r2, 8007ade <forward_ap+0x12>
 8007ada:	6853      	ldr	r3, [r2, #4]
 8007adc:	deff      	udf	#255	@ 0xff
 8007ade:	6859      	ldr	r1, [r3, #4]
 8007ae0:	684b      	ldr	r3, [r1, #4]
 8007ae2:	b103      	cbz	r3, 8007ae6 <forward_ap+0x1a>
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	2a01      	cmp	r2, #1
 8007ae8:	f000 80ff 	beq.w	8007cea <forward_ap+0x21e>
 8007aec:	690a      	ldr	r2, [r1, #16]
 8007aee:	2a00      	cmp	r2, #0
 8007af0:	f000 80fe 	beq.w	8007cf0 <forward_ap+0x224>
 8007af4:	6811      	ldr	r1, [r2, #0]
 8007af6:	68dc      	ldr	r4, [r3, #12]
 8007af8:	68ca      	ldr	r2, [r1, #12]
 8007afa:	6989      	ldr	r1, [r1, #24]
 8007afc:	68d5      	ldr	r5, [r2, #12]
 8007afe:	6892      	ldr	r2, [r2, #8]
 8007b00:	9205      	str	r2, [sp, #20]
 8007b02:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	6888      	ldr	r0, [r1, #8]
 8007b08:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b0e:	e9d1 6300 	ldrd	r6, r3, [r1]
 8007b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b14:	e9d2 a308 	ldrd	sl, r3, [r2, #32]
 8007b18:	e9d4 c102 	ldrd	ip, r1, [r4, #8]
 8007b1c:	6867      	ldr	r7, [r4, #4]
 8007b1e:	69d4      	ldr	r4, [r2, #28]
 8007b20:	9408      	str	r4, [sp, #32]
 8007b22:	930e      	str	r3, [sp, #56]	@ 0x38
 8007b24:	950d      	str	r5, [sp, #52]	@ 0x34
 8007b26:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8007b28:	4274      	negs	r4, r6
 8007b2a:	2d00      	cmp	r5, #0
 8007b2c:	f000 80d4 	beq.w	8007cd8 <forward_ap+0x20c>
 8007b30:	fb07 f20c 	mul.w	r2, r7, ip
 8007b34:	440e      	add	r6, r1
 8007b36:	0091      	lsls	r1, r2, #2
 8007b38:	9d08      	ldr	r5, [sp, #32]
 8007b3a:	9a05      	ldr	r2, [sp, #20]
 8007b3c:	9102      	str	r1, [sp, #8]
 8007b3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b40:	ea4f 0987 	mov.w	r9, r7, lsl #2
 8007b44:	fb0a f505 	mul.w	r5, sl, r5
 8007b48:	4249      	negs	r1, r1
 8007b4a:	fb09 f202 	mul.w	r2, r9, r2
 8007b4e:	9510      	str	r5, [sp, #64]	@ 0x40
 8007b50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b54:	463d      	mov	r5, r7
 8007b56:	9111      	str	r1, [sp, #68]	@ 0x44
 8007b58:	9213      	str	r2, [sp, #76]	@ 0x4c
 8007b5a:	f04f 0800 	mov.w	r8, #0
 8007b5e:	4657      	mov	r7, sl
 8007b60:	46cb      	mov	fp, r9
 8007b62:	9905      	ldr	r1, [sp, #20]
 8007b64:	42b7      	cmp	r7, r6
 8007b66:	bf94      	ite	ls
 8007b68:	19e2      	addls	r2, r4, r7
 8007b6a:	19a2      	addhi	r2, r4, r6
 8007b6c:	ea24 7ae4 	bic.w	sl, r4, r4, asr #31
 8007b70:	9201      	str	r2, [sp, #4]
 8007b72:	2900      	cmp	r1, #0
 8007b74:	f000 80a7 	beq.w	8007cc6 <forward_ap+0x1fa>
 8007b78:	ebaa 0202 	sub.w	r2, sl, r2
 8007b7c:	9212      	str	r2, [sp, #72]	@ 0x48
 8007b7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b80:	f8dd e044 	ldr.w	lr, [sp, #68]	@ 0x44
 8007b84:	4462      	add	r2, ip
 8007b86:	e9cd c714 	strd	ip, r7, [sp, #80]	@ 0x50
 8007b8a:	e9cd 3416 	strd	r3, r4, [sp, #88]	@ 0x58
 8007b8e:	e9cd 8018 	strd	r8, r0, [sp, #96]	@ 0x60
 8007b92:	fb0c f10a 	mul.w	r1, ip, sl
 8007b96:	9206      	str	r2, [sp, #24]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	9107      	str	r1, [sp, #28]
 8007b9c:	4681      	mov	r9, r0
 8007b9e:	eb00 010b 	add.w	r1, r0, fp
 8007ba2:	920a      	str	r2, [sp, #40]	@ 0x28
 8007ba4:	f1be 0f00 	cmp.w	lr, #0
 8007ba8:	bfac      	ite	ge
 8007baa:	9b07      	ldrge	r3, [sp, #28]
 8007bac:	9807      	ldrlt	r0, [sp, #28]
 8007bae:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 8007bb2:	bfa8      	it	ge
 8007bb4:	eb03 000e 	addge.w	r0, r3, lr
 8007bb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bba:	9a06      	ldr	r2, [sp, #24]
 8007bbc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007bbe:	fb00 300b 	mla	r0, r0, fp, r3
 8007bc2:	9b08      	ldr	r3, [sp, #32]
 8007bc4:	bfb8      	it	lt
 8007bc6:	f04f 0e00 	movlt.w	lr, #0
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	bf94      	ite	ls
 8007bce:	18e4      	addls	r4, r4, r3
 8007bd0:	18a4      	addhi	r4, r4, r2
 8007bd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007bd4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007bd6:	ebae 0804 	sub.w	r8, lr, r4
 8007bda:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007bde:	fb02 f808 	mul.w	r8, r2, r8
 8007be2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	bf08      	it	eq
 8007be8:	4642      	moveq	r2, r8
 8007bea:	9b01      	ldr	r3, [sp, #4]
 8007bec:	9204      	str	r2, [sp, #16]
 8007bee:	459a      	cmp	sl, r3
 8007bf0:	eba4 0e0e 	sub.w	lr, r4, lr
 8007bf4:	da4f      	bge.n	8007c96 <forward_ap+0x1ca>
 8007bf6:	e9cd a61a 	strd	sl, r6, [sp, #104]	@ 0x68
 8007bfa:	fb0b f30e 	mul.w	r3, fp, lr
 8007bfe:	9303      	str	r3, [sp, #12]
 8007c00:	46d4      	mov	ip, sl
 8007c02:	2301      	movs	r3, #1
 8007c04:	2700      	movs	r7, #0
 8007c06:	9a03      	ldr	r2, [sp, #12]
 8007c08:	4477      	add	r7, lr
 8007c0a:	45b8      	cmp	r8, r7
 8007c0c:	eb00 0402 	add.w	r4, r0, r2
 8007c10:	d065      	beq.n	8007cde <forward_ap+0x212>
 8007c12:	42a0      	cmp	r0, r4
 8007c14:	bf38      	it	cc
 8007c16:	2600      	movcc	r6, #0
 8007c18:	d232      	bcs.n	8007c80 <forward_ap+0x1b4>
 8007c1a:	eb0b 0a00 	add.w	sl, fp, r0
 8007c1e:	b14d      	cbz	r5, 8007c34 <forward_ap+0x168>
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d060      	beq.n	8007ce6 <forward_ap+0x21a>
 8007c24:	464a      	mov	r2, r9
 8007c26:	4603      	mov	r3, r0
 8007c28:	ecf3 7a01 	vldmia	r3!, {s15}
 8007c2c:	459a      	cmp	sl, r3
 8007c2e:	ece2 7a01 	vstmia	r2!, {s15}
 8007c32:	d1f9      	bne.n	8007c28 <forward_ap+0x15c>
 8007c34:	4682      	mov	sl, r0
 8007c36:	44da      	add	sl, fp
 8007c38:	45a2      	cmp	sl, r4
 8007c3a:	d210      	bcs.n	8007c5e <forward_ap+0x192>
 8007c3c:	2d00      	cmp	r5, #0
 8007c3e:	d0fa      	beq.n	8007c36 <forward_ap+0x16a>
 8007c40:	464b      	mov	r3, r9
 8007c42:	4652      	mov	r2, sl
 8007c44:	edd3 7a00 	vldr	s15, [r3]
 8007c48:	ecb2 7a01 	vldmia	r2!, {s14}
 8007c4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007c50:	ece3 7a01 	vstmia	r3!, {s15}
 8007c54:	4299      	cmp	r1, r3
 8007c56:	d1f5      	bne.n	8007c44 <forward_ap+0x178>
 8007c58:	44da      	add	sl, fp
 8007c5a:	45a2      	cmp	sl, r4
 8007c5c:	d3ee      	bcc.n	8007c3c <forward_ap+0x170>
 8007c5e:	b17e      	cbz	r6, 8007c80 <forward_ap+0x1b4>
 8007c60:	ee07 6a90 	vmov	s15, r6
 8007c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c6c:	b145      	cbz	r5, 8007c80 <forward_ap+0x1b4>
 8007c6e:	464b      	mov	r3, r9
 8007c70:	edd3 7a00 	vldr	s15, [r3]
 8007c74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c78:	ece3 7a01 	vstmia	r3!, {s15}
 8007c7c:	428b      	cmp	r3, r1
 8007c7e:	d1f7      	bne.n	8007c70 <forward_ap+0x1a4>
 8007c80:	9a01      	ldr	r2, [sp, #4]
 8007c82:	9b02      	ldr	r3, [sp, #8]
 8007c84:	f10c 0c01 	add.w	ip, ip, #1
 8007c88:	4562      	cmp	r2, ip
 8007c8a:	4418      	add	r0, r3
 8007c8c:	f04f 0300 	mov.w	r3, #0
 8007c90:	d1b9      	bne.n	8007c06 <forward_ap+0x13a>
 8007c92:	e9dd a61a 	ldrd	sl, r6, [sp, #104]	@ 0x68
 8007c96:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007c98:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c9c:	4402      	add	r2, r0
 8007c9e:	4696      	mov	lr, r2
 8007ca0:	9a06      	ldr	r2, [sp, #24]
 8007ca2:	1a12      	subs	r2, r2, r0
 8007ca4:	9206      	str	r2, [sp, #24]
 8007ca6:	9a05      	ldr	r2, [sp, #20]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	429a      	cmp	r2, r3
 8007cac:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cae:	44d9      	add	r9, fp
 8007cb0:	4459      	add	r1, fp
 8007cb2:	f47f af77 	bne.w	8007ba4 <forward_ap+0xd8>
 8007cb6:	e9dd 8018 	ldrd	r8, r0, [sp, #96]	@ 0x60
 8007cba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007cbc:	e9dd c714 	ldrd	ip, r7, [sp, #80]	@ 0x50
 8007cc0:	e9dd 3416 	ldrd	r3, r4, [sp, #88]	@ 0x58
 8007cc4:	4410      	add	r0, r2
 8007cc6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007cc8:	f108 0801 	add.w	r8, r8, #1
 8007ccc:	4542      	cmp	r2, r8
 8007cce:	441c      	add	r4, r3
 8007cd0:	eba6 0603 	sub.w	r6, r6, r3
 8007cd4:	f47f af45 	bne.w	8007b62 <forward_ap+0x96>
 8007cd8:	b01d      	add	sp, #116	@ 0x74
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	42a0      	cmp	r0, r4
 8007ce0:	9e04      	ldr	r6, [sp, #16]
 8007ce2:	d39a      	bcc.n	8007c1a <forward_ap+0x14e>
 8007ce4:	e7bb      	b.n	8007c5e <forward_ap+0x192>
 8007ce6:	4682      	mov	sl, r0
 8007ce8:	e7aa      	b.n	8007c40 <forward_ap+0x174>
 8007cea:	2300      	movs	r3, #0
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	deff      	udf	#255	@ 0xff
 8007cf0:	68d3      	ldr	r3, [r2, #12]
 8007cf2:	deff      	udf	#255	@ 0xff

08007cf4 <forward_lite_conv2d_if32of32wf32>:
 8007cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf8:	ed2d 8b02 	vpush	{d8}
 8007cfc:	b0a1      	sub	sp, #132	@ 0x84
 8007cfe:	4680      	mov	r8, r0
 8007d00:	9d32      	ldr	r5, [sp, #200]	@ 0xc8
 8007d02:	f8bd 60d4 	ldrh.w	r6, [sp, #212]	@ 0xd4
 8007d06:	f8bd 70dc 	ldrh.w	r7, [sp, #220]	@ 0xdc
 8007d0a:	9018      	str	r0, [sp, #96]	@ 0x60
 8007d0c:	460c      	mov	r4, r1
 8007d0e:	4694      	mov	ip, r2
 8007d10:	9211      	str	r2, [sp, #68]	@ 0x44
 8007d12:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d14:	f8bd 20d8 	ldrh.w	r2, [sp, #216]	@ 0xd8
 8007d18:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 8007d1a:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8007d1c:	f8bd 10e0 	ldrh.w	r1, [sp, #224]	@ 0xe0
 8007d20:	9612      	str	r6, [sp, #72]	@ 0x48
 8007d22:	9705      	str	r7, [sp, #20]
 8007d24:	2d00      	cmp	r5, #0
 8007d26:	f000 817e 	beq.w	8008026 <forward_lite_conv2d_if32of32wf32+0x332>
 8007d2a:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 8007d2c:	ed9f 8ac5 	vldr	s16, [pc, #788]	@ 8008044 <forward_lite_conv2d_if32of32wf32+0x350>
 8007d30:	fb05 f303 	mul.w	r3, r5, r3
 8007d34:	9d2d      	ldr	r5, [sp, #180]	@ 0xb4
 8007d36:	fb05 f303 	mul.w	r3, r5, r3
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	f1c2 0e00 	rsb	lr, r2, #0
 8007d40:	930d      	str	r3, [sp, #52]	@ 0x34
 8007d42:	4615      	mov	r5, r2
 8007d44:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8007d46:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8007d48:	fb02 f303 	mul.w	r3, r2, r3
 8007d4c:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8007d4e:	fb02 f200 	mul.w	r2, r2, r0
 8007d52:	0092      	lsls	r2, r2, #2
 8007d54:	0080      	lsls	r0, r0, #2
 8007d56:	9214      	str	r2, [sp, #80]	@ 0x50
 8007d58:	fb01 f203 	mul.w	r2, r1, r3
 8007d5c:	fb03 f30e 	mul.w	r3, r3, lr
 8007d60:	9002      	str	r0, [sp, #8]
 8007d62:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 8007d66:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8007d68:	fb07 f303 	mul.w	r3, r7, r3
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	9304      	str	r3, [sp, #16]
 8007d70:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8007d72:	4276      	negs	r6, r6
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	0092      	lsls	r2, r2, #2
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	fb03 f306 	mul.w	r3, r3, r6
 8007d7e:	9216      	str	r2, [sp, #88]	@ 0x58
 8007d80:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d82:	f10c 4278 	add.w	r2, ip, #4160749568	@ 0xf8000000
 8007d86:	2300      	movs	r3, #0
 8007d88:	960f      	str	r6, [sp, #60]	@ 0x3c
 8007d8a:	9213      	str	r2, [sp, #76]	@ 0x4c
 8007d8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d8e:	4677      	mov	r7, lr
 8007d90:	4606      	mov	r6, r0
 8007d92:	4688      	mov	r8, r1
 8007d94:	2f00      	cmp	r7, #0
 8007d96:	f2c0 827d 	blt.w	8008294 <forward_lite_conv2d_if32of32wf32+0x5a0>
 8007d9a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8007da0:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 8007da2:	442a      	add	r2, r5
 8007da4:	428a      	cmp	r2, r1
 8007da6:	bf94      	ite	ls
 8007da8:	ebc3 0202 	rsbls	r2, r3, r2
 8007dac:	ebc3 0201 	rsbhi	r2, r3, r1
 8007db0:	4610      	mov	r0, r2
 8007db2:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8007db4:	2a00      	cmp	r2, #0
 8007db6:	f000 8147 	beq.w	8008048 <forward_lite_conv2d_if32of32wf32+0x354>
 8007dba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007dbc:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8007dc0:	f0c0 8142 	bcc.w	8008048 <forward_lite_conv2d_if32of32wf32+0x354>
 8007dc4:	9a02      	ldr	r2, [sp, #8]
 8007dc6:	18a2      	adds	r2, r4, r2
 8007dc8:	4294      	cmp	r4, r2
 8007dca:	9215      	str	r2, [sp, #84]	@ 0x54
 8007dcc:	f080 811d 	bcs.w	800800a <forward_lite_conv2d_if32of32wf32+0x316>
 8007dd0:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8007dd2:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 8007dd6:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
 8007dda:	fb02 f303 	mul.w	r3, r2, r3
 8007dde:	9309      	str	r3, [sp, #36]	@ 0x24
 8007de0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007de2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007de4:	e9cd 7619 	strd	r7, r6, [sp, #100]	@ 0x64
 8007de8:	4413      	add	r3, r2
 8007dea:	e9cd 541b 	strd	r5, r4, [sp, #108]	@ 0x6c
 8007dee:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007df0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007df2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007df4:	46a1      	mov	r9, r4
 8007df6:	4680      	mov	r8, r0
 8007df8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007dfa:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 8007dfc:	4650      	mov	r0, sl
 8007dfe:	f000 ffab 	bl	8008d58 <st_int8_copy>
 8007e02:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 8119 	beq.w	800803c <forward_lite_conv2d_if32of32wf32+0x348>
 8007e0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e0c:	ecf3 6a01 	vldmia	r3!, {s13}
 8007e10:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e12:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f000 80ea 	beq.w	8007fee <forward_lite_conv2d_if32of32wf32+0x2fa>
 8007e1a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007e1c:	9201      	str	r2, [sp, #4]
 8007e1e:	2000      	movs	r0, #0
 8007e20:	e9cd a91e 	strd	sl, r9, [sp, #120]	@ 0x78
 8007e24:	4602      	mov	r2, r0
 8007e26:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007e28:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007e2a:	4648      	mov	r0, r9
 8007e2c:	4614      	mov	r4, r2
 8007e2e:	2d00      	cmp	r5, #0
 8007e30:	f2c0 80fe 	blt.w	8008030 <forward_lite_conv2d_if32of32wf32+0x33c>
 8007e34:	9a01      	ldr	r2, [sp, #4]
 8007e36:	9203      	str	r2, [sp, #12]
 8007e38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e3a:	2600      	movs	r6, #0
 8007e3c:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 8007e3e:	9f00      	ldr	r7, [sp, #0]
 8007e40:	fb02 1207 	mla	r2, r2, r7, r1
 8007e44:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 8007e46:	18cf      	adds	r7, r1, r3
 8007e48:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 8007e4a:	428f      	cmp	r7, r1
 8007e4c:	bf94      	ite	ls
 8007e4e:	ebc6 0607 	rsbls	r6, r6, r7
 8007e52:	ebc6 0601 	rsbhi	r6, r6, r1
 8007e56:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 8007e58:	eba1 0b06 	sub.w	fp, r1, r6
 8007e5c:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 8007e5e:	eba1 0a06 	sub.w	sl, r1, r6
 8007e62:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 8007e64:	f1b8 0f00 	cmp.w	r8, #0
 8007e68:	fb01 f606 	mul.w	r6, r1, r6
 8007e6c:	eeb0 7a66 	vmov.f32	s14, s13
 8007e70:	f340 80ab 	ble.w	8007fca <forward_lite_conv2d_if32of32wf32+0x2d6>
 8007e74:	9f00      	ldr	r7, [sp, #0]
 8007e76:	9903      	ldr	r1, [sp, #12]
 8007e78:	9408      	str	r4, [sp, #32]
 8007e7a:	fb07 fb0b 	mul.w	fp, r7, fp
 8007e7e:	fb07 fa0a 	mul.w	sl, r7, sl
 8007e82:	f026 070f 	bic.w	r7, r6, #15
 8007e86:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 8007e8a:	ea4f 1919 	mov.w	r9, r9, lsr #4
 8007e8e:	e9cd 0506 	strd	r0, r5, [sp, #24]
 8007e92:	f109 0901 	add.w	r9, r9, #1
 8007e96:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 8007e9a:	f04f 0c00 	mov.w	ip, #0
 8007e9e:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8007ea2:	9303      	str	r3, [sp, #12]
 8007ea4:	2f00      	cmp	r7, #0
 8007ea6:	bfd8      	it	le
 8007ea8:	2000      	movle	r0, #0
 8007eaa:	dd70      	ble.n	8007f8e <forward_lite_conv2d_if32of32wf32+0x29a>
 8007eac:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 8007eb0:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 8007eb4:	2400      	movs	r4, #0
 8007eb6:	ed50 5a0f 	vldr	s11, [r0, #-60]	@ 0xffffffc4
 8007eba:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 8007ebe:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
 8007ec2:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 8007ec6:	ed13 4a0d 	vldr	s8, [r3, #-52]	@ 0xffffffcc
 8007eca:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 8007ece:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 8007ed2:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8007ed6:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 8007eda:	ed10 1a06 	vldr	s2, [r0, #-24]	@ 0xffffffe8
 8007ede:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8007ee2:	ed10 2a05 	vldr	s4, [r0, #-20]	@ 0xffffffec
 8007ee6:	ed53 0a01 	vldr	s1, [r3, #-4]
 8007eea:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8007eee:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 8007ef2:	eee5 7a06 	vfma.f32	s15, s10, s12
 8007ef6:	3410      	adds	r4, #16
 8007ef8:	42bc      	cmp	r4, r7
 8007efa:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 8007efe:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 8007f02:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007f06:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 8007f0a:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8007f0e:	ed10 5a1c 	vldr	s10, [r0, #-112]	@ 0xffffff90
 8007f12:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 8007f16:	eee4 7a06 	vfma.f32	s15, s8, s12
 8007f1a:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 8007f1e:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 8007f22:	eee4 7a85 	vfma.f32	s15, s9, s10
 8007f26:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 8007f2a:	ed10 5a18 	vldr	s10, [r0, #-96]	@ 0xffffffa0
 8007f2e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007f32:	ed50 5a17 	vldr	s11, [r0, #-92]	@ 0xffffffa4
 8007f36:	ed13 6a17 	vldr	s12, [r3, #-92]	@ 0xffffffa4
 8007f3a:	eee2 7a83 	vfma.f32	s15, s5, s6
 8007f3e:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 8007f42:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 8007f46:	eee3 7a84 	vfma.f32	s15, s7, s8
 8007f4a:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 8007f4e:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8007f52:	eee4 7a85 	vfma.f32	s15, s9, s10
 8007f56:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 8007f5a:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 8007f5e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007f62:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8007f66:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 8007f6a:	eee1 7a21 	vfma.f32	s15, s2, s3
 8007f6e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8007f72:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007f76:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007f7a:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007f7e:	eee6 7a20 	vfma.f32	s15, s12, s1
 8007f82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f86:	db96      	blt.n	8007eb6 <forward_lite_conv2d_if32of32wf32+0x1c2>
 8007f88:	4471      	add	r1, lr
 8007f8a:	4472      	add	r2, lr
 8007f8c:	4648      	mov	r0, r9
 8007f8e:	4286      	cmp	r6, r0
 8007f90:	dd10      	ble.n	8007fb4 <forward_lite_conv2d_if32of32wf32+0x2c0>
 8007f92:	4603      	mov	r3, r0
 8007f94:	460d      	mov	r5, r1
 8007f96:	4614      	mov	r4, r2
 8007f98:	ecb4 6a01 	vldmia	r4!, {s12}
 8007f9c:	ecf5 7a01 	vldmia	r5!, {s15}
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	429e      	cmp	r6, r3
 8007fa4:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007fa8:	d1f6      	bne.n	8007f98 <forward_lite_conv2d_if32of32wf32+0x2a4>
 8007faa:	1a30      	subs	r0, r6, r0
 8007fac:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8007fb0:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8007fb4:	f10c 0c01 	add.w	ip, ip, #1
 8007fb8:	45e0      	cmp	r8, ip
 8007fba:	4459      	add	r1, fp
 8007fbc:	4452      	add	r2, sl
 8007fbe:	f47f af71 	bne.w	8007ea4 <forward_lite_conv2d_if32of32wf32+0x1b0>
 8007fc2:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 8007fc6:	9c08      	ldr	r4, [sp, #32]
 8007fc8:	9b03      	ldr	r3, [sp, #12]
 8007fca:	9a05      	ldr	r2, [sp, #20]
 8007fcc:	9902      	ldr	r1, [sp, #8]
 8007fce:	ed80 7a00 	vstr	s14, [r0]
 8007fd2:	4415      	add	r5, r2
 8007fd4:	4408      	add	r0, r1
 8007fd6:	1a9b      	subs	r3, r3, r2
 8007fd8:	9904      	ldr	r1, [sp, #16]
 8007fda:	9a01      	ldr	r2, [sp, #4]
 8007fdc:	440a      	add	r2, r1
 8007fde:	9201      	str	r2, [sp, #4]
 8007fe0:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8007fe2:	3401      	adds	r4, #1
 8007fe4:	42a2      	cmp	r2, r4
 8007fe6:	f47f af22 	bne.w	8007e2e <forward_lite_conv2d_if32of32wf32+0x13a>
 8007fea:	e9dd a91e 	ldrd	sl, r9, [sp, #120]	@ 0x78
 8007fee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ff0:	449a      	add	sl, r3
 8007ff2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007ff4:	f109 0904 	add.w	r9, r9, #4
 8007ff8:	4599      	cmp	r9, r3
 8007ffa:	f4ff aefd 	bcc.w	8007df8 <forward_lite_conv2d_if32of32wf32+0x104>
 8007ffe:	e9dd 7619 	ldrd	r7, r6, [sp, #100]	@ 0x64
 8008002:	e9dd 541b 	ldrd	r5, r4, [sp, #108]	@ 0x6c
 8008006:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 800800a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800800c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800800e:	4414      	add	r4, r2
 8008010:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008012:	4416      	add	r6, r2
 8008014:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8008016:	3301      	adds	r3, #1
 8008018:	429a      	cmp	r2, r3
 800801a:	930e      	str	r3, [sp, #56]	@ 0x38
 800801c:	4447      	add	r7, r8
 800801e:	eba5 0508 	sub.w	r5, r5, r8
 8008022:	f47f aeb7 	bne.w	8007d94 <forward_lite_conv2d_if32of32wf32+0xa0>
 8008026:	b021      	add	sp, #132	@ 0x84
 8008028:	ecbd 8b02 	vpop	{d8}
 800802c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008030:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008032:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008034:	9103      	str	r1, [sp, #12]
 8008036:	461e      	mov	r6, r3
 8008038:	441a      	add	r2, r3
 800803a:	e6ff      	b.n	8007e3c <forward_lite_conv2d_if32of32wf32+0x148>
 800803c:	eef0 6a48 	vmov.f32	s13, s16
 8008040:	e6e7      	b.n	8007e12 <forward_lite_conv2d_if32of32wf32+0x11e>
 8008042:	bf00      	nop
 8008044:	00000000 	.word	0x00000000
 8008048:	9a02      	ldr	r2, [sp, #8]
 800804a:	eb04 0c02 	add.w	ip, r4, r2
 800804e:	4564      	cmp	r4, ip
 8008050:	d2db      	bcs.n	800800a <forward_lite_conv2d_if32of32wf32+0x316>
 8008052:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8008054:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008056:	9109      	str	r1, [sp, #36]	@ 0x24
 8008058:	fb02 f303 	mul.w	r3, r2, r3
 800805c:	930a      	str	r3, [sp, #40]	@ 0x28
 800805e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008060:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008062:	9615      	str	r6, [sp, #84]	@ 0x54
 8008064:	eb03 0e02 	add.w	lr, r3, r2
 8008068:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800806a:	9517      	str	r5, [sp, #92]	@ 0x5c
 800806c:	4622      	mov	r2, r4
 800806e:	4683      	mov	fp, r0
 8008070:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008072:	2900      	cmp	r1, #0
 8008074:	f000 810b 	beq.w	800828e <forward_lite_conv2d_if32of32wf32+0x59a>
 8008078:	ecf3 6a01 	vldmia	r3!, {s13}
 800807c:	9931      	ldr	r1, [sp, #196]	@ 0xc4
 800807e:	2900      	cmp	r1, #0
 8008080:	f000 80f4 	beq.w	800826c <forward_lite_conv2d_if32of32wf32+0x578>
 8008084:	2100      	movs	r1, #0
 8008086:	e9cd ce1c 	strd	ip, lr, [sp, #112]	@ 0x70
 800808a:	e9cd 481e 	strd	r4, r8, [sp, #120]	@ 0x78
 800808e:	e9cd 3219 	strd	r3, r2, [sp, #100]	@ 0x64
 8008092:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008094:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8008096:	f8cd e004 	str.w	lr, [sp, #4]
 800809a:	460b      	mov	r3, r1
 800809c:	971b      	str	r7, [sp, #108]	@ 0x6c
 800809e:	4611      	mov	r1, r2
 80080a0:	461d      	mov	r5, r3
 80080a2:	2e00      	cmp	r6, #0
 80080a4:	f2c0 80ed 	blt.w	8008282 <forward_lite_conv2d_if32of32wf32+0x58e>
 80080a8:	9b01      	ldr	r3, [sp, #4]
 80080aa:	9303      	str	r3, [sp, #12]
 80080ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080ae:	2400      	movs	r4, #0
 80080b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080b2:	9f00      	ldr	r7, [sp, #0]
 80080b4:	fb03 2307 	mla	r3, r3, r7, r2
 80080b8:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 80080ba:	1817      	adds	r7, r2, r0
 80080bc:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 80080be:	4297      	cmp	r7, r2
 80080c0:	bf94      	ite	ls
 80080c2:	ebc4 0407 	rsbls	r4, r4, r7
 80080c6:	ebc4 0402 	rsbhi	r4, r4, r2
 80080ca:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 80080cc:	eba2 0a04 	sub.w	sl, r2, r4
 80080d0:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 80080d2:	eba2 0904 	sub.w	r9, r2, r4
 80080d6:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 80080d8:	f1bb 0f00 	cmp.w	fp, #0
 80080dc:	fb02 f404 	mul.w	r4, r2, r4
 80080e0:	eeb0 7a66 	vmov.f32	s14, s13
 80080e4:	f340 80aa 	ble.w	800823c <forward_lite_conv2d_if32of32wf32+0x548>
 80080e8:	f024 0c0f 	bic.w	ip, r4, #15
 80080ec:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80080f0:	9f00      	ldr	r7, [sp, #0]
 80080f2:	9a03      	ldr	r2, [sp, #12]
 80080f4:	9508      	str	r5, [sp, #32]
 80080f6:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80080fa:	e9cd 1606 	strd	r1, r6, [sp, #24]
 80080fe:	f108 0801 	add.w	r8, r8, #1
 8008102:	fb07 fa0a 	mul.w	sl, r7, sl
 8008106:	fb07 f909 	mul.w	r9, r7, r9
 800810a:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800810e:	2700      	movs	r7, #0
 8008110:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8008114:	9003      	str	r0, [sp, #12]
 8008116:	f1bc 0f00 	cmp.w	ip, #0
 800811a:	bfd8      	it	le
 800811c:	2100      	movle	r1, #0
 800811e:	dd70      	ble.n	8008202 <forward_lite_conv2d_if32of32wf32+0x50e>
 8008120:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 8008124:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8008128:	2500      	movs	r5, #0
 800812a:	ed51 5a0f 	vldr	s11, [r1, #-60]	@ 0xffffffc4
 800812e:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 8008132:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 8008136:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 800813a:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 800813e:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 8008142:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 8008146:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 800814a:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800814e:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 8008152:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 8008156:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800815a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800815e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008162:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 8008166:	eee5 7a06 	vfma.f32	s15, s10, s12
 800816a:	3510      	adds	r5, #16
 800816c:	4565      	cmp	r5, ip
 800816e:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 8008172:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 8008176:	eee5 7a25 	vfma.f32	s15, s10, s11
 800817a:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800817e:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8008182:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 8008186:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 800818a:	eee4 7a06 	vfma.f32	s15, s8, s12
 800818e:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 8008192:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 8008196:	eee4 7a85 	vfma.f32	s15, s9, s10
 800819a:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 800819e:	ed11 5a17 	vldr	s10, [r1, #-92]	@ 0xffffffa4
 80081a2:	eee5 7a86 	vfma.f32	s15, s11, s12
 80081a6:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 80081aa:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 80081ae:	eee2 7a83 	vfma.f32	s15, s5, s6
 80081b2:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 80081b6:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 80081ba:	eee3 7a84 	vfma.f32	s15, s7, s8
 80081be:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 80081c2:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 80081c6:	eee4 7aa5 	vfma.f32	s15, s9, s11
 80081ca:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 80081ce:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 80081d2:	eee5 7a06 	vfma.f32	s15, s10, s12
 80081d6:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 80081da:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 80081de:	eee1 7a21 	vfma.f32	s15, s2, s3
 80081e2:	eee2 7a22 	vfma.f32	s15, s4, s5
 80081e6:	eee3 7a23 	vfma.f32	s15, s6, s7
 80081ea:	eee4 7a24 	vfma.f32	s15, s8, s9
 80081ee:	eee5 7a25 	vfma.f32	s15, s10, s11
 80081f2:	eee6 7a20 	vfma.f32	s15, s12, s1
 80081f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80081fa:	db96      	blt.n	800812a <forward_lite_conv2d_if32of32wf32+0x436>
 80081fc:	4472      	add	r2, lr
 80081fe:	4473      	add	r3, lr
 8008200:	4641      	mov	r1, r8
 8008202:	428c      	cmp	r4, r1
 8008204:	dd10      	ble.n	8008228 <forward_lite_conv2d_if32of32wf32+0x534>
 8008206:	4608      	mov	r0, r1
 8008208:	4616      	mov	r6, r2
 800820a:	461d      	mov	r5, r3
 800820c:	ecb5 6a01 	vldmia	r5!, {s12}
 8008210:	ecf6 7a01 	vldmia	r6!, {s15}
 8008214:	3001      	adds	r0, #1
 8008216:	4284      	cmp	r4, r0
 8008218:	eea6 7a27 	vfma.f32	s14, s12, s15
 800821c:	d1f6      	bne.n	800820c <forward_lite_conv2d_if32of32wf32+0x518>
 800821e:	1a61      	subs	r1, r4, r1
 8008220:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8008224:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008228:	3701      	adds	r7, #1
 800822a:	45bb      	cmp	fp, r7
 800822c:	4452      	add	r2, sl
 800822e:	444b      	add	r3, r9
 8008230:	f47f af71 	bne.w	8008116 <forward_lite_conv2d_if32of32wf32+0x422>
 8008234:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 8008238:	9d08      	ldr	r5, [sp, #32]
 800823a:	9803      	ldr	r0, [sp, #12]
 800823c:	9b05      	ldr	r3, [sp, #20]
 800823e:	9a02      	ldr	r2, [sp, #8]
 8008240:	ed81 7a00 	vstr	s14, [r1]
 8008244:	441e      	add	r6, r3
 8008246:	4411      	add	r1, r2
 8008248:	1ac0      	subs	r0, r0, r3
 800824a:	9a04      	ldr	r2, [sp, #16]
 800824c:	9b01      	ldr	r3, [sp, #4]
 800824e:	4413      	add	r3, r2
 8008250:	9301      	str	r3, [sp, #4]
 8008252:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8008254:	3501      	adds	r5, #1
 8008256:	42ab      	cmp	r3, r5
 8008258:	f47f af23 	bne.w	80080a2 <forward_lite_conv2d_if32of32wf32+0x3ae>
 800825c:	e9dd 3219 	ldrd	r3, r2, [sp, #100]	@ 0x64
 8008260:	e9dd 7c1b 	ldrd	r7, ip, [sp, #108]	@ 0x6c
 8008264:	e9dd e41d 	ldrd	lr, r4, [sp, #116]	@ 0x74
 8008268:	f8dd 807c 	ldr.w	r8, [sp, #124]	@ 0x7c
 800826c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800826e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008270:	3204      	adds	r2, #4
 8008272:	4401      	add	r1, r0
 8008274:	4562      	cmp	r2, ip
 8008276:	9109      	str	r1, [sp, #36]	@ 0x24
 8008278:	f4ff aefa 	bcc.w	8008070 <forward_lite_conv2d_if32of32wf32+0x37c>
 800827c:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800827e:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8008280:	e6c3      	b.n	800800a <forward_lite_conv2d_if32of32wf32+0x316>
 8008282:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008284:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008286:	9203      	str	r2, [sp, #12]
 8008288:	4604      	mov	r4, r0
 800828a:	4403      	add	r3, r0
 800828c:	e710      	b.n	80080b0 <forward_lite_conv2d_if32of32wf32+0x3bc>
 800828e:	eef0 6a48 	vmov.f32	s13, s16
 8008292:	e6f3      	b.n	800807c <forward_lite_conv2d_if32of32wf32+0x388>
 8008294:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008296:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008298:	462b      	mov	r3, r5
 800829a:	e580      	b.n	8007d9e <forward_lite_conv2d_if32of32wf32+0xaa>

0800829c <forward_lite_nl_softmax_if32of32_kernel>:
 800829c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a0:	ed2d 8b02 	vpush	{d8}
 80082a4:	2a01      	cmp	r2, #1
 80082a6:	ed91 8a00 	vldr	s16, [r1]
 80082aa:	460c      	mov	r4, r1
 80082ac:	4690      	mov	r8, r2
 80082ae:	4681      	mov	r9, r0
 80082b0:	469a      	mov	sl, r3
 80082b2:	d964      	bls.n	800837e <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d14e      	bne.n	8008356 <forward_lite_nl_softmax_if32of32_kernel+0xba>
 80082b8:	1d0b      	adds	r3, r1, #4
 80082ba:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80082be:	ecf3 7a01 	vldmia	r3!, {s15}
 80082c2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80082c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082ca:	bfb8      	it	lt
 80082cc:	eeb0 8a67 	vmovlt.f32	s16, s15
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d1f4      	bne.n	80082be <forward_lite_nl_softmax_if32of32_kernel+0x22>
 80082d4:	f04f 0b04 	mov.w	fp, #4
 80082d8:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 8008388 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 80082dc:	464f      	mov	r7, r9
 80082de:	464e      	mov	r6, r9
 80082e0:	2500      	movs	r5, #0
 80082e2:	ed94 0a00 	vldr	s0, [r4]
 80082e6:	ee30 0a48 	vsub.f32	s0, s0, s16
 80082ea:	f003 fb67 	bl	800b9bc <expf>
 80082ee:	462b      	mov	r3, r5
 80082f0:	3501      	adds	r5, #1
 80082f2:	45a8      	cmp	r8, r5
 80082f4:	ed86 0a00 	vstr	s0, [r6]
 80082f8:	ee78 8a80 	vadd.f32	s17, s17, s0
 80082fc:	445c      	add	r4, fp
 80082fe:	445e      	add	r6, fp
 8008300:	d1ef      	bne.n	80082e2 <forward_lite_nl_softmax_if32of32_kernel+0x46>
 8008302:	eef5 8a40 	vcmp.f32	s17, #0.0
 8008306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800830a:	d010      	beq.n	800832e <forward_lite_nl_softmax_if32of32_kernel+0x92>
 800830c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008310:	f1ba 0f01 	cmp.w	sl, #1
 8008314:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8008318:	d10d      	bne.n	8008336 <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 800831a:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 800831e:	edd7 7a00 	vldr	s15, [r7]
 8008322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008326:	ece7 7a01 	vstmia	r7!, {s15}
 800832a:	45b9      	cmp	r9, r7
 800832c:	d1f7      	bne.n	800831e <forward_lite_nl_softmax_if32of32_kernel+0x82>
 800832e:	ecbd 8b02 	vpop	{d8}
 8008332:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008336:	2100      	movs	r1, #0
 8008338:	edd7 7a00 	vldr	s15, [r7]
 800833c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008340:	428b      	cmp	r3, r1
 8008342:	edc7 7a00 	vstr	s15, [r7]
 8008346:	f101 0101 	add.w	r1, r1, #1
 800834a:	445f      	add	r7, fp
 800834c:	d1f4      	bne.n	8008338 <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 800834e:	ecbd 8b02 	vpop	{d8}
 8008352:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008356:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800835a:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800835e:	2301      	movs	r3, #1
 8008360:	edd2 7a00 	vldr	s15, [r2]
 8008364:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800836c:	f103 0301 	add.w	r3, r3, #1
 8008370:	bfb8      	it	lt
 8008372:	eeb0 8a67 	vmovlt.f32	s16, s15
 8008376:	4598      	cmp	r8, r3
 8008378:	445a      	add	r2, fp
 800837a:	d1f1      	bne.n	8008360 <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 800837c:	e7ac      	b.n	80082d8 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 800837e:	2a00      	cmp	r2, #0
 8008380:	d0d5      	beq.n	800832e <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8008382:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8008386:	e7a7      	b.n	80082d8 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8008388:	00000000 	.word	0x00000000

0800838c <forward_lite_nl_relu_generic_if32of32_kernel>:
 800838c:	b500      	push	{lr}
 800838e:	edd3 6a02 	vldr	s13, [r3, #8]
 8008392:	ed93 7a00 	vldr	s14, [r3]
 8008396:	ed93 6a01 	vldr	s12, [r3, #4]
 800839a:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 800839e:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80083a2:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80083a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083aa:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 80083ae:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 80083b2:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 80083b6:	d422      	bmi.n	80083fe <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 80083b8:	428a      	cmp	r2, r1
 80083ba:	d31e      	bcc.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80083bc:	1d13      	adds	r3, r2, #4
 80083be:	3004      	adds	r0, #4
 80083c0:	eba2 020e 	sub.w	r2, r2, lr
 80083c4:	e00c      	b.n	80083e0 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 80083c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80083ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083ce:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80083d2:	db01      	blt.n	80083d8 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 80083d4:	ee65 7a86 	vmul.f32	s15, s11, s12
 80083d8:	4293      	cmp	r3, r2
 80083da:	ed60 7a01 	vstmdb	r0!, {s15}
 80083de:	d00c      	beq.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 80083e0:	ed73 7a01 	vldmdb	r3!, {s15}
 80083e4:	eef4 6ae7 	vcmpe.f32	s13, s15
 80083e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083ec:	daeb      	bge.n	80083c6 <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 80083ee:	eef0 7a66 	vmov.f32	s15, s13
 80083f2:	4293      	cmp	r3, r2
 80083f4:	ed60 7a01 	vstmdb	r0!, {s15}
 80083f8:	d1f2      	bne.n	80083e0 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 80083fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80083fe:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8008402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008406:	d015      	beq.n	8008434 <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 8008408:	428a      	cmp	r2, r1
 800840a:	d3f6      	bcc.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800840c:	1d13      	adds	r3, r2, #4
 800840e:	3004      	adds	r0, #4
 8008410:	eba2 020e 	sub.w	r2, r2, lr
 8008414:	ed73 7a01 	vldmdb	r3!, {s15}
 8008418:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800841c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008424:	ee66 6a86 	vmul.f32	s13, s13, s12
 8008428:	d822      	bhi.n	8008470 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 800842a:	4293      	cmp	r3, r2
 800842c:	ed60 6a01 	vstmdb	r0!, {s13}
 8008430:	d1f0      	bne.n	8008414 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8008432:	e7e2      	b.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8008434:	428a      	cmp	r2, r1
 8008436:	d3e0      	bcc.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8008438:	1d13      	adds	r3, r2, #4
 800843a:	2100      	movs	r1, #0
 800843c:	3004      	adds	r0, #4
 800843e:	eba2 020e 	sub.w	r2, r2, lr
 8008442:	ed73 7a01 	vldmdb	r3!, {s15}
 8008446:	eef4 7ac7 	vcmpe.f32	s15, s14
 800844a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800844e:	dd0a      	ble.n	8008466 <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 8008450:	429a      	cmp	r2, r3
 8008452:	ed60 7a01 	vstmdb	r0!, {s15}
 8008456:	d0d0      	beq.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8008458:	ed73 7a01 	vldmdb	r3!, {s15}
 800845c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008464:	dcf4      	bgt.n	8008450 <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 8008466:	429a      	cmp	r2, r3
 8008468:	f840 1d04 	str.w	r1, [r0, #-4]!
 800846c:	d1e9      	bne.n	8008442 <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 800846e:	e7c4      	b.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8008470:	4293      	cmp	r3, r2
 8008472:	ed60 7a01 	vstmdb	r0!, {s15}
 8008476:	d1cd      	bne.n	8008414 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8008478:	e7bf      	b.n	80083fa <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800847a:	bf00      	nop

0800847c <lite_decompress_ilutof32>:
 800847c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008480:	9d08      	ldr	r5, [sp, #32]
 8008482:	4604      	mov	r4, r0
 8008484:	2b04      	cmp	r3, #4
 8008486:	ea4f 0685 	mov.w	r6, r5, lsl #2
 800848a:	4608      	mov	r0, r1
 800848c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008490:	d012      	beq.n	80084b8 <lite_decompress_ilutof32+0x3c>
 8008492:	2b08      	cmp	r3, #8
 8008494:	d10e      	bne.n	80084b4 <lite_decompress_ilutof32+0x38>
 8008496:	42ac      	cmp	r4, r5
 8008498:	d20c      	bcs.n	80084b4 <lite_decompress_ilutof32+0x38>
 800849a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800849e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f844 3b04 	str.w	r3, [r4], #4
 80084a8:	42a5      	cmp	r5, r4
 80084aa:	d8f6      	bhi.n	800849a <lite_decompress_ilutof32+0x1e>
 80084ac:	3e01      	subs	r6, #1
 80084ae:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 80084b2:	1c70      	adds	r0, r6, #1
 80084b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084b8:	9b07      	ldr	r3, [sp, #28]
 80084ba:	085f      	lsrs	r7, r3, #1
 80084bc:	f003 0601 	and.w	r6, r3, #1
 80084c0:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 80084c4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80084c8:	42ac      	cmp	r4, r5
 80084ca:	d2f3      	bcs.n	80084b4 <lite_decompress_ilutof32+0x38>
 80084cc:	b30f      	cbz	r7, 8008512 <lite_decompress_ilutof32+0x96>
 80084ce:	f104 0e08 	add.w	lr, r4, #8
 80084d2:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80084d6:	eb00 0108 	add.w	r1, r0, r8
 80084da:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 80084de:	091b      	lsrs	r3, r3, #4
 80084e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80084e4:	f10e 0e08 	add.w	lr, lr, #8
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f84e 3c10 	str.w	r3, [lr, #-16]
 80084ee:	f89c 3000 	ldrb.w	r3, [ip]
 80084f2:	f003 030f 	and.w	r3, r3, #15
 80084f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80084fa:	4561      	cmp	r1, ip
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f84e 3c0c 	str.w	r3, [lr, #-12]
 8008502:	d1ea      	bne.n	80084da <lite_decompress_ilutof32+0x5e>
 8008504:	4438      	add	r0, r7
 8008506:	444c      	add	r4, r9
 8008508:	b92e      	cbnz	r6, 8008516 <lite_decompress_ilutof32+0x9a>
 800850a:	42a5      	cmp	r5, r4
 800850c:	d8df      	bhi.n	80084ce <lite_decompress_ilutof32+0x52>
 800850e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008512:	b906      	cbnz	r6, 8008516 <lite_decompress_ilutof32+0x9a>
 8008514:	e7fe      	b.n	8008514 <lite_decompress_ilutof32+0x98>
 8008516:	f810 3b01 	ldrb.w	r3, [r0], #1
 800851a:	091b      	lsrs	r3, r3, #4
 800851c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f844 3b04 	str.w	r3, [r4], #4
 8008526:	e7cf      	b.n	80084c8 <lite_decompress_ilutof32+0x4c>

08008528 <forward_lite_dense_if32of32wf32>:
 8008528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 8008530:	6801      	ldr	r1, [r0, #0]
 8008532:	fb03 f30c 	mul.w	r3, r3, ip
 8008536:	4602      	mov	r2, r0
 8008538:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800853c:	4281      	cmp	r1, r0
 800853e:	6857      	ldr	r7, [r2, #4]
 8008540:	b083      	sub	sp, #12
 8008542:	f080 811f 	bcs.w	8008784 <forward_lite_dense_if32of32wf32+0x25c>
 8008546:	6915      	ldr	r5, [r2, #16]
 8008548:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800854c:	4664      	mov	r4, ip
 800854e:	eb01 0806 	add.w	r8, r1, r6
 8008552:	4588      	cmp	r8, r1
 8008554:	6896      	ldr	r6, [r2, #8]
 8008556:	f240 8109 	bls.w	800876c <forward_lite_dense_if32of32wf32+0x244>
 800855a:	f1a5 0e10 	sub.w	lr, r5, #16
 800855e:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8008562:	e9cd 0100 	strd	r0, r1, [sp]
 8008566:	f10e 0e01 	add.w	lr, lr, #1
 800856a:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800856e:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8008572:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 8008576:	468c      	mov	ip, r1
 8008578:	2d0f      	cmp	r5, #15
 800857a:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80087d0 <forward_lite_dense_if32of32wf32+0x2a8>
 800857e:	f240 8104 	bls.w	800878a <forward_lite_dense_if32of32wf32+0x262>
 8008582:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8008586:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800858a:	4628      	mov	r0, r5
 800858c:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8008590:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 8008594:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8008598:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800859c:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 80085a0:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 80085a4:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 80085a8:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 80085ac:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 80085b0:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 80085b4:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 80085b8:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 80085bc:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 80085c0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80085c4:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 80085c8:	eee6 7a26 	vfma.f32	s15, s12, s13
 80085cc:	3810      	subs	r0, #16
 80085ce:	280f      	cmp	r0, #15
 80085d0:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 80085d4:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 80085d8:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80085dc:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 80085e0:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80085e4:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 80085e8:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 80085ec:	eee4 7a86 	vfma.f32	s15, s9, s12
 80085f0:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 80085f4:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 80085f8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80085fc:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 8008600:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8008604:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008608:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 800860c:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 8008610:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008614:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8008618:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800861c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008620:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8008624:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8008628:	eee5 7a25 	vfma.f32	s15, s10, s11
 800862c:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8008630:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8008634:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008638:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800863c:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8008640:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008644:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008648:	eee3 7a23 	vfma.f32	s15, s6, s7
 800864c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008650:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008654:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008658:	ee37 7a27 	vadd.f32	s14, s14, s15
 800865c:	d896      	bhi.n	800858c <forward_lite_dense_if32of32wf32+0x64>
 800865e:	eb06 010b 	add.w	r1, r6, fp
 8008662:	f005 000f 	and.w	r0, r5, #15
 8008666:	4673      	mov	r3, lr
 8008668:	2803      	cmp	r0, #3
 800866a:	d95f      	bls.n	800872c <forward_lite_dense_if32of32wf32+0x204>
 800866c:	edd1 6a01 	vldr	s13, [r1, #4]
 8008670:	edd3 7a01 	vldr	s15, [r3, #4]
 8008674:	ed93 6a00 	vldr	s12, [r3]
 8008678:	ed93 5a02 	vldr	s10, [r3, #8]
 800867c:	edd1 5a02 	vldr	s11, [r1, #8]
 8008680:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008684:	edd1 6a00 	vldr	s13, [r1]
 8008688:	eee6 7a26 	vfma.f32	s15, s12, s13
 800868c:	1f04      	subs	r4, r0, #4
 800868e:	2c03      	cmp	r4, #3
 8008690:	ed93 6a03 	vldr	s12, [r3, #12]
 8008694:	edd1 6a03 	vldr	s13, [r1, #12]
 8008698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800869c:	eee5 7a25 	vfma.f32	s15, s10, s11
 80086a0:	eee6 7a26 	vfma.f32	s15, s12, s13
 80086a4:	eeb0 7a67 	vmov.f32	s14, s15
 80086a8:	d938      	bls.n	800871c <forward_lite_dense_if32of32wf32+0x1f4>
 80086aa:	edd1 6a05 	vldr	s13, [r1, #20]
 80086ae:	edd3 7a05 	vldr	s15, [r3, #20]
 80086b2:	ed93 6a04 	vldr	s12, [r3, #16]
 80086b6:	ed93 5a06 	vldr	s10, [r3, #24]
 80086ba:	edd1 5a06 	vldr	s11, [r1, #24]
 80086be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80086c2:	edd1 6a04 	vldr	s13, [r1, #16]
 80086c6:	eee6 7a26 	vfma.f32	s15, s12, s13
 80086ca:	f1a0 0a08 	sub.w	sl, r0, #8
 80086ce:	f1ba 0f03 	cmp.w	sl, #3
 80086d2:	ed93 6a07 	vldr	s12, [r3, #28]
 80086d6:	edd1 6a07 	vldr	s13, [r1, #28]
 80086da:	eee5 7a25 	vfma.f32	s15, s10, s11
 80086de:	eee6 7a26 	vfma.f32	s15, s12, s13
 80086e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80086e6:	d919      	bls.n	800871c <forward_lite_dense_if32of32wf32+0x1f4>
 80086e8:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80086ec:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 80086f0:	ed91 6a08 	vldr	s12, [r1, #32]
 80086f4:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 80086f8:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 80086fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008700:	edd3 6a08 	vldr	s13, [r3, #32]
 8008704:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008708:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 800870c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8008710:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008714:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008718:	ee37 7a27 	vadd.f32	s14, s14, s15
 800871c:	08a4      	lsrs	r4, r4, #2
 800871e:	3401      	adds	r4, #1
 8008720:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8008724:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8008728:	f000 0003 	and.w	r0, r0, #3
 800872c:	b1a8      	cbz	r0, 800875a <forward_lite_dense_if32of32wf32+0x232>
 800872e:	edd3 6a00 	vldr	s13, [r3]
 8008732:	edd1 7a00 	vldr	s15, [r1]
 8008736:	2801      	cmp	r0, #1
 8008738:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800873c:	d00d      	beq.n	800875a <forward_lite_dense_if32of32wf32+0x232>
 800873e:	edd3 6a01 	vldr	s13, [r3, #4]
 8008742:	edd1 7a01 	vldr	s15, [r1, #4]
 8008746:	2802      	cmp	r0, #2
 8008748:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800874c:	d005      	beq.n	800875a <forward_lite_dense_if32of32wf32+0x232>
 800874e:	edd1 6a02 	vldr	s13, [r1, #8]
 8008752:	edd3 7a02 	vldr	s15, [r3, #8]
 8008756:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800875a:	444e      	add	r6, r9
 800875c:	ecac 7a01 	vstmia	ip!, {s14}
 8008760:	45e0      	cmp	r8, ip
 8008762:	f63f af09 	bhi.w	8008578 <forward_lite_dense_if32of32wf32+0x50>
 8008766:	e9dd 0100 	ldrd	r0, r1, [sp]
 800876a:	6954      	ldr	r4, [r2, #20]
 800876c:	68d3      	ldr	r3, [r2, #12]
 800876e:	b983      	cbnz	r3, 8008792 <forward_lite_dense_if32of32wf32+0x26a>
 8008770:	6915      	ldr	r5, [r2, #16]
 8008772:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008776:	4288      	cmp	r0, r1
 8008778:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800877c:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8008780:	f63f aee5 	bhi.w	800854e <forward_lite_dense_if32of32wf32+0x26>
 8008784:	b003      	add	sp, #12
 8008786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800878a:	4628      	mov	r0, r5
 800878c:	4631      	mov	r1, r6
 800878e:	463b      	mov	r3, r7
 8008790:	e76a      	b.n	8008668 <forward_lite_dense_if32of32wf32+0x140>
 8008792:	2c00      	cmp	r4, #0
 8008794:	d0ec      	beq.n	8008770 <forward_lite_dense_if32of32wf32+0x248>
 8008796:	edd1 7a00 	vldr	s15, [r1]
 800879a:	ed93 7a00 	vldr	s14, [r3]
 800879e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80087a2:	edc1 7a00 	vstr	s15, [r1]
 80087a6:	6954      	ldr	r4, [r2, #20]
 80087a8:	2c01      	cmp	r4, #1
 80087aa:	d9e1      	bls.n	8008770 <forward_lite_dense_if32of32wf32+0x248>
 80087ac:	1d0d      	adds	r5, r1, #4
 80087ae:	2301      	movs	r3, #1
 80087b0:	68d4      	ldr	r4, [r2, #12]
 80087b2:	ed95 7a00 	vldr	s14, [r5]
 80087b6:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80087ba:	edd4 7a00 	vldr	s15, [r4]
 80087be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80087c2:	3301      	adds	r3, #1
 80087c4:	ece5 7a01 	vstmia	r5!, {s15}
 80087c8:	6954      	ldr	r4, [r2, #20]
 80087ca:	429c      	cmp	r4, r3
 80087cc:	d8f0      	bhi.n	80087b0 <forward_lite_dense_if32of32wf32+0x288>
 80087ce:	e7cf      	b.n	8008770 <forward_lite_dense_if32of32wf32+0x248>
 80087d0:	00000000 	.word	0x00000000

080087d4 <forward_lite_dense_if32of32wf32_lut4>:
 80087d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d8:	b08d      	sub	sp, #52	@ 0x34
 80087da:	4604      	mov	r4, r0
 80087dc:	920a      	str	r2, [sp, #40]	@ 0x28
 80087de:	4618      	mov	r0, r3
 80087e0:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 80087e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80087e8:	fb02 f303 	mul.w	r3, r2, r3
 80087ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80087f0:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 80087f4:	460d      	mov	r5, r1
 80087f6:	9308      	str	r3, [sp, #32]
 80087f8:	f1b8 0f00 	cmp.w	r8, #0
 80087fc:	d004      	beq.n	8008808 <forward_lite_dense_if32of32wf32_lut4+0x34>
 80087fe:	2240      	movs	r2, #64	@ 0x40
 8008800:	4641      	mov	r1, r8
 8008802:	f000 faa9 	bl	8008d58 <st_int8_copy>
 8008806:	4640      	mov	r0, r8
 8008808:	9b08      	ldr	r3, [sp, #32]
 800880a:	429c      	cmp	r4, r3
 800880c:	f080 8108 	bcs.w	8008a20 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 8008810:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008812:	9405      	str	r4, [sp, #20]
 8008814:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8008818:	f007 0301 	and.w	r3, r7, #1
 800881c:	08fa      	lsrs	r2, r7, #3
 800881e:	9303      	str	r3, [sp, #12]
 8008820:	00bb      	lsls	r3, r7, #2
 8008822:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 8008826:	9202      	str	r2, [sp, #8]
 8008828:	f027 0901 	bic.w	r9, r7, #1
 800882c:	0092      	lsls	r2, r2, #2
 800882e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008830:	9b05      	ldr	r3, [sp, #20]
 8008832:	9204      	str	r2, [sp, #16]
 8008834:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8008838:	f105 0120 	add.w	r1, r5, #32
 800883c:	46e6      	mov	lr, ip
 800883e:	f8cd c01c 	str.w	ip, [sp, #28]
 8008842:	465c      	mov	r4, fp
 8008844:	9617      	str	r6, [sp, #92]	@ 0x5c
 8008846:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800884a:	9a07      	ldr	r2, [sp, #28]
 800884c:	eb03 0a02 	add.w	sl, r3, r2
 8008850:	459a      	cmp	sl, r3
 8008852:	f1a1 0220 	sub.w	r2, r1, #32
 8008856:	9206      	str	r2, [sp, #24]
 8008858:	f240 80e5 	bls.w	8008a26 <forward_lite_dense_if32of32wf32_lut4+0x252>
 800885c:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 8008860:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008862:	4698      	mov	r8, r3
 8008864:	465d      	mov	r5, fp
 8008866:	9b02      	ldr	r3, [sp, #8]
 8008868:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8008a58 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 80bc 	beq.w	80089ea <forward_lite_dense_if32of32wf32_lut4+0x216>
 8008872:	9b04      	ldr	r3, [sp, #16]
 8008874:	eb02 0c03 	add.w	ip, r2, r3
 8008878:	460b      	mov	r3, r1
 800887a:	7817      	ldrb	r7, [r2, #0]
 800887c:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8008880:	7856      	ldrb	r6, [r2, #1]
 8008882:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8008886:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 800888a:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800888e:	ed13 5a04 	vldr	s10, [r3, #-16]
 8008892:	ed53 5a03 	vldr	s11, [r3, #-12]
 8008896:	ed13 6a02 	vldr	s12, [r3, #-8]
 800889a:	ed53 6a01 	vldr	s13, [r3, #-4]
 800889e:	f007 0e0f 	and.w	lr, r7, #15
 80088a2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80088a6:	edde 7a00 	vldr	s15, [lr]
 80088aa:	093f      	lsrs	r7, r7, #4
 80088ac:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80088b0:	ed97 3a00 	vldr	s6, [r7]
 80088b4:	ee67 7aa2 	vmul.f32	s15, s15, s5
 80088b8:	0937      	lsrs	r7, r6, #4
 80088ba:	eee3 7a23 	vfma.f32	s15, s6, s7
 80088be:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80088c2:	f006 060f 	and.w	r6, r6, #15
 80088c6:	edd7 3a00 	vldr	s7, [r7]
 80088ca:	7897      	ldrb	r7, [r2, #2]
 80088cc:	eee3 7a84 	vfma.f32	s15, s7, s8
 80088d0:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80088d4:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 80088d8:	ed96 4a00 	vldr	s8, [r6]
 80088dc:	78d6      	ldrb	r6, [r2, #3]
 80088de:	eee4 7a24 	vfma.f32	s15, s8, s9
 80088e2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80088e6:	f007 070f 	and.w	r7, r7, #15
 80088ea:	edde 4a00 	vldr	s9, [lr]
 80088ee:	eee4 7a85 	vfma.f32	s15, s9, s10
 80088f2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80088f6:	3204      	adds	r2, #4
 80088f8:	ed97 5a00 	vldr	s10, [r7]
 80088fc:	0937      	lsrs	r7, r6, #4
 80088fe:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008902:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8008906:	f006 060f 	and.w	r6, r6, #15
 800890a:	edd7 5a00 	vldr	s11, [r7]
 800890e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008912:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008916:	4562      	cmp	r2, ip
 8008918:	ed96 6a00 	vldr	s12, [r6]
 800891c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008920:	f103 0320 	add.w	r3, r3, #32
 8008924:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008928:	d1a7      	bne.n	800887a <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800892a:	46a6      	mov	lr, r4
 800892c:	45ce      	cmp	lr, r9
 800892e:	d261      	bcs.n	80089f4 <forward_lite_dense_if32of32wf32_lut4+0x220>
 8008930:	eba5 070e 	sub.w	r7, r5, lr
 8008934:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 8008938:	f10e 0208 	add.w	r2, lr, #8
 800893c:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
 8008940:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 8008944:	f8cd a004 	str.w	sl, [sp, #4]
 8008948:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800894c:	ed52 5a01 	vldr	s11, [r2, #-4]
 8008950:	ed52 6a02 	vldr	s13, [r2, #-8]
 8008954:	f003 0a0f 	and.w	sl, r3, #15
 8008958:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800895c:	edda 7a00 	vldr	s15, [sl]
 8008960:	091b      	lsrs	r3, r3, #4
 8008962:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008966:	ed93 6a00 	vldr	s12, [r3]
 800896a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800896e:	42b7      	cmp	r7, r6
 8008970:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008974:	f102 0208 	add.w	r2, r2, #8
 8008978:	ee37 7a27 	vadd.f32	s14, s14, s15
 800897c:	d1e4      	bne.n	8008948 <forward_lite_dense_if32of32wf32_lut4+0x174>
 800897e:	f10b 0b01 	add.w	fp, fp, #1
 8008982:	f8dd a004 	ldr.w	sl, [sp, #4]
 8008986:	eb0c 020b 	add.w	r2, ip, fp
 800898a:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800898e:	9b03      	ldr	r3, [sp, #12]
 8008990:	b30b      	cbz	r3, 80089d6 <forward_lite_dense_if32of32wf32_lut4+0x202>
 8008992:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008996:	edde 7a00 	vldr	s15, [lr]
 800899a:	091b      	lsrs	r3, r3, #4
 800899c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80089a0:	edd3 6a00 	vldr	s13, [r3]
 80089a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80089a8:	eca8 7a01 	vstmia	r8!, {s14}
 80089ac:	45c2      	cmp	sl, r8
 80089ae:	f63f af5a 	bhi.w	8008866 <forward_lite_dense_if32of32wf32_lut4+0x92>
 80089b2:	9b05      	ldr	r3, [sp, #20]
 80089b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089b6:	189d      	adds	r5, r3, r2
 80089b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089ba:	b9eb      	cbnz	r3, 80089f8 <forward_lite_dense_if32of32wf32_lut4+0x224>
 80089bc:	9b08      	ldr	r3, [sp, #32]
 80089be:	42ab      	cmp	r3, r5
 80089c0:	d92e      	bls.n	8008a20 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 80089c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089c4:	4499      	add	r9, r3
 80089c6:	441c      	add	r4, r3
 80089c8:	4419      	add	r1, r3
 80089ca:	9b05      	ldr	r3, [sp, #20]
 80089cc:	459a      	cmp	sl, r3
 80089ce:	d92c      	bls.n	8008a2a <forward_lite_dense_if32of32wf32_lut4+0x256>
 80089d0:	9505      	str	r5, [sp, #20]
 80089d2:	462b      	mov	r3, r5
 80089d4:	e739      	b.n	800884a <forward_lite_dense_if32of32wf32_lut4+0x76>
 80089d6:	eca8 7a01 	vstmia	r8!, {s14}
 80089da:	45c2      	cmp	sl, r8
 80089dc:	d9e9      	bls.n	80089b2 <forward_lite_dense_if32of32wf32_lut4+0x1de>
 80089de:	9b02      	ldr	r3, [sp, #8]
 80089e0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8008a58 <forward_lite_dense_if32of32wf32_lut4+0x284>
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	f47f af44 	bne.w	8008872 <forward_lite_dense_if32of32wf32_lut4+0x9e>
 80089ea:	f8dd e018 	ldr.w	lr, [sp, #24]
 80089ee:	45ce      	cmp	lr, r9
 80089f0:	4694      	mov	ip, r2
 80089f2:	d39d      	bcc.n	8008930 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 80089f4:	4662      	mov	r2, ip
 80089f6:	e7ca      	b.n	800898e <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 80089f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d0de      	beq.n	80089bc <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 80089fe:	9b07      	ldr	r3, [sp, #28]
 8008a00:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 8008a04:	1aea      	subs	r2, r5, r3
 8008a06:	edd2 7a00 	vldr	s15, [r2]
 8008a0a:	ecbc 7a01 	vldmia	ip!, {s14}
 8008a0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a12:	ece2 7a01 	vstmia	r2!, {s15}
 8008a16:	42aa      	cmp	r2, r5
 8008a18:	d1f5      	bne.n	8008a06 <forward_lite_dense_if32of32wf32_lut4+0x232>
 8008a1a:	9b08      	ldr	r3, [sp, #32]
 8008a1c:	42ab      	cmp	r3, r5
 8008a1e:	d8d0      	bhi.n	80089c2 <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 8008a20:	b00d      	add	sp, #52	@ 0x34
 8008a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a26:	461d      	mov	r5, r3
 8008a28:	e7c6      	b.n	80089b8 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 8008a2a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8008a2e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8008a30:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 8008a32:	eba5 0c0c 	sub.w	ip, r5, ip
 8008a36:	b169      	cbz	r1, 8008a54 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8008a38:	4663      	mov	r3, ip
 8008a3a:	4632      	mov	r2, r6
 8008a3c:	ed93 7a00 	vldr	s14, [r3]
 8008a40:	ecf2 7a01 	vldmia	r2!, {s15}
 8008a44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a48:	ece3 7a01 	vstmia	r3!, {s15}
 8008a4c:	429d      	cmp	r5, r3
 8008a4e:	d1f5      	bne.n	8008a3c <forward_lite_dense_if32of32wf32_lut4+0x268>
 8008a50:	2900      	cmp	r1, #0
 8008a52:	d1f1      	bne.n	8008a38 <forward_lite_dense_if32of32wf32_lut4+0x264>
 8008a54:	e7fe      	b.n	8008a54 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8008a56:	bf00      	nop
 8008a58:	00000000 	.word	0x00000000

08008a5c <forward_lite_dense_if32of32wf32_lut8>:
 8008a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a60:	b087      	sub	sp, #28
 8008a62:	4605      	mov	r5, r0
 8008a64:	9205      	str	r2, [sp, #20]
 8008a66:	4618      	mov	r0, r3
 8008a68:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8008a6c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8008a6e:	fb02 f303 	mul.w	r3, r2, r3
 8008a72:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008a76:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 8008a7a:	460f      	mov	r7, r1
 8008a7c:	9303      	str	r3, [sp, #12]
 8008a7e:	b12c      	cbz	r4, 8008a8c <forward_lite_dense_if32of32wf32_lut8+0x30>
 8008a80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008a84:	4621      	mov	r1, r4
 8008a86:	f000 f967 	bl	8008d58 <st_int8_copy>
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	9b03      	ldr	r3, [sp, #12]
 8008a8e:	429d      	cmp	r5, r3
 8008a90:	f080 8115 	bcs.w	8008cbe <forward_lite_dense_if32of32wf32_lut8+0x262>
 8008a94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a96:	9500      	str	r5, [sp, #0]
 8008a98:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 8008a9c:	0099      	lsls	r1, r3, #2
 8008a9e:	9b00      	ldr	r3, [sp, #0]
 8008aa0:	9104      	str	r1, [sp, #16]
 8008aa2:	00b2      	lsls	r2, r6, #2
 8008aa4:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8008aa8:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 8008aac:	464d      	mov	r5, r9
 8008aae:	4689      	mov	r9, r1
 8008ab0:	4611      	mov	r1, r2
 8008ab2:	465a      	mov	r2, fp
 8008ab4:	eb03 0b09 	add.w	fp, r3, r9
 8008ab8:	3720      	adds	r7, #32
 8008aba:	459b      	cmp	fp, r3
 8008abc:	f006 0407 	and.w	r4, r6, #7
 8008ac0:	f1a7 0e20 	sub.w	lr, r7, #32
 8008ac4:	f240 80d6 	bls.w	8008c74 <forward_lite_dense_if32of32wf32_lut8+0x218>
 8008ac8:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 8008acc:	469c      	mov	ip, r3
 8008ace:	9b05      	ldr	r3, [sp, #20]
 8008ad0:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8008cf0 <forward_lite_dense_if32of32wf32_lut8+0x294>
 8008ad4:	2d00      	cmp	r5, #0
 8008ad6:	f000 80db 	beq.w	8008c90 <forward_lite_dense_if32of32wf32_lut8+0x234>
 8008ada:	eb03 090a 	add.w	r9, r3, sl
 8008ade:	463e      	mov	r6, r7
 8008ae0:	f893 e001 	ldrb.w	lr, [r3, #1]
 8008ae4:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8008ae8:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 8008aec:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 8008af0:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 8008af4:	ed16 5a04 	vldr	s10, [r6, #-16]
 8008af8:	ed56 5a03 	vldr	s11, [r6, #-12]
 8008afc:	ed16 6a02 	vldr	s12, [r6, #-8]
 8008b00:	ed56 6a01 	vldr	s13, [r6, #-4]
 8008b04:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b08:	edde 7a00 	vldr	s15, [lr]
 8008b0c:	f893 e000 	ldrb.w	lr, [r3]
 8008b10:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b14:	ee67 7a83 	vmul.f32	s15, s15, s6
 8008b18:	ed9e 3a00 	vldr	s6, [lr]
 8008b1c:	f893 e002 	ldrb.w	lr, [r3, #2]
 8008b20:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008b24:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b28:	3308      	adds	r3, #8
 8008b2a:	edde 3a00 	vldr	s7, [lr]
 8008b2e:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 8008b32:	eee3 7a84 	vfma.f32	s15, s7, s8
 8008b36:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b3a:	3620      	adds	r6, #32
 8008b3c:	ed9e 4a00 	vldr	s8, [lr]
 8008b40:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 8008b44:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008b48:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b4c:	edde 4a00 	vldr	s9, [lr]
 8008b50:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 8008b54:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008b58:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b5c:	ed9e 5a00 	vldr	s10, [lr]
 8008b60:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 8008b64:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008b68:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b6c:	edde 5a00 	vldr	s11, [lr]
 8008b70:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 8008b74:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008b78:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8008b7c:	454b      	cmp	r3, r9
 8008b7e:	ed9e 6a00 	vldr	s12, [lr]
 8008b82:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008b86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008b8a:	d1a9      	bne.n	8008ae0 <forward_lite_dense_if32of32wf32_lut8+0x84>
 8008b8c:	4643      	mov	r3, r8
 8008b8e:	2c00      	cmp	r4, #0
 8008b90:	d07c      	beq.n	8008c8c <forward_lite_dense_if32of32wf32_lut8+0x230>
 8008b92:	f899 6000 	ldrb.w	r6, [r9]
 8008b96:	edd3 7a00 	vldr	s15, [r3]
 8008b9a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008b9e:	edd6 6a00 	vldr	s13, [r6]
 8008ba2:	2c01      	cmp	r4, #1
 8008ba4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008ba8:	d045      	beq.n	8008c36 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8008baa:	f899 6001 	ldrb.w	r6, [r9, #1]
 8008bae:	edd3 7a01 	vldr	s15, [r3, #4]
 8008bb2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008bb6:	edd6 6a00 	vldr	s13, [r6]
 8008bba:	2c02      	cmp	r4, #2
 8008bbc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bc0:	d039      	beq.n	8008c36 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8008bc2:	f899 6002 	ldrb.w	r6, [r9, #2]
 8008bc6:	edd3 7a02 	vldr	s15, [r3, #8]
 8008bca:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008bce:	edd6 6a00 	vldr	s13, [r6]
 8008bd2:	2c03      	cmp	r4, #3
 8008bd4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bd8:	d02d      	beq.n	8008c36 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8008bda:	f899 6003 	ldrb.w	r6, [r9, #3]
 8008bde:	edd3 6a03 	vldr	s13, [r3, #12]
 8008be2:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008be6:	edd6 7a00 	vldr	s15, [r6]
 8008bea:	2c04      	cmp	r4, #4
 8008bec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bf0:	d021      	beq.n	8008c36 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8008bf2:	f899 6004 	ldrb.w	r6, [r9, #4]
 8008bf6:	edd3 6a04 	vldr	s13, [r3, #16]
 8008bfa:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008bfe:	edd6 7a00 	vldr	s15, [r6]
 8008c02:	2c05      	cmp	r4, #5
 8008c04:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c08:	d015      	beq.n	8008c36 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8008c0a:	f899 6005 	ldrb.w	r6, [r9, #5]
 8008c0e:	edd3 6a05 	vldr	s13, [r3, #20]
 8008c12:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008c16:	edd6 7a00 	vldr	s15, [r6]
 8008c1a:	2c06      	cmp	r4, #6
 8008c1c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c20:	d009      	beq.n	8008c36 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8008c22:	edd3 7a06 	vldr	s15, [r3, #24]
 8008c26:	f899 3006 	ldrb.w	r3, [r9, #6]
 8008c2a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008c2e:	edd3 6a00 	vldr	s13, [r3]
 8008c32:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c36:	eb09 0304 	add.w	r3, r9, r4
 8008c3a:	ecac 7a01 	vstmia	ip!, {s14}
 8008c3e:	45e3      	cmp	fp, ip
 8008c40:	f63f af46 	bhi.w	8008ad0 <forward_lite_dense_if32of32wf32_lut8+0x74>
 8008c44:	e9dd 3900 	ldrd	r3, r9, [sp]
 8008c48:	9e04      	ldr	r6, [sp, #16]
 8008c4a:	eb03 0e06 	add.w	lr, r3, r6
 8008c4e:	bb1a      	cbnz	r2, 8008c98 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 8008c50:	9b03      	ldr	r3, [sp, #12]
 8008c52:	4573      	cmp	r3, lr
 8008c54:	d933      	bls.n	8008cbe <forward_lite_dense_if32of32wf32_lut8+0x262>
 8008c56:	9b00      	ldr	r3, [sp, #0]
 8008c58:	459b      	cmp	fp, r3
 8008c5a:	4488      	add	r8, r1
 8008c5c:	440f      	add	r7, r1
 8008c5e:	d942      	bls.n	8008ce6 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 8008c60:	4673      	mov	r3, lr
 8008c62:	eb03 0b09 	add.w	fp, r3, r9
 8008c66:	459b      	cmp	fp, r3
 8008c68:	f8cd e000 	str.w	lr, [sp]
 8008c6c:	f1a7 0e20 	sub.w	lr, r7, #32
 8008c70:	f63f af2a 	bhi.w	8008ac8 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 8008c74:	b97a      	cbnz	r2, 8008c96 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 8008c76:	461d      	mov	r5, r3
 8008c78:	9b03      	ldr	r3, [sp, #12]
 8008c7a:	42ab      	cmp	r3, r5
 8008c7c:	4649      	mov	r1, r9
 8008c7e:	4693      	mov	fp, r2
 8008c80:	d91d      	bls.n	8008cbe <forward_lite_dense_if32of32wf32_lut8+0x262>
 8008c82:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008c84:	4249      	negs	r1, r1
 8008c86:	465b      	mov	r3, fp
 8008c88:	b9e3      	cbnz	r3, 8008cc4 <forward_lite_dense_if32of32wf32_lut8+0x268>
 8008c8a:	e7fe      	b.n	8008c8a <forward_lite_dense_if32of32wf32_lut8+0x22e>
 8008c8c:	464b      	mov	r3, r9
 8008c8e:	e7d4      	b.n	8008c3a <forward_lite_dense_if32of32wf32_lut8+0x1de>
 8008c90:	4699      	mov	r9, r3
 8008c92:	9b02      	ldr	r3, [sp, #8]
 8008c94:	e77b      	b.n	8008b8e <forward_lite_dense_if32of32wf32_lut8+0x132>
 8008c96:	469e      	mov	lr, r3
 8008c98:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d0d8      	beq.n	8008c50 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 8008c9e:	ebae 0309 	sub.w	r3, lr, r9
 8008ca2:	4616      	mov	r6, r2
 8008ca4:	edd3 7a00 	vldr	s15, [r3]
 8008ca8:	ecb6 7a01 	vldmia	r6!, {s14}
 8008cac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cb0:	ece3 7a01 	vstmia	r3!, {s15}
 8008cb4:	4573      	cmp	r3, lr
 8008cb6:	d1f5      	bne.n	8008ca4 <forward_lite_dense_if32of32wf32_lut8+0x248>
 8008cb8:	9b03      	ldr	r3, [sp, #12]
 8008cba:	4573      	cmp	r3, lr
 8008cbc:	d8cb      	bhi.n	8008c56 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 8008cbe:	b007      	add	sp, #28
 8008cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc4:	2a00      	cmp	r2, #0
 8008cc6:	d0df      	beq.n	8008c88 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 8008cc8:	469b      	mov	fp, r3
 8008cca:	4429      	add	r1, r5
 8008ccc:	460b      	mov	r3, r1
 8008cce:	465a      	mov	r2, fp
 8008cd0:	ed93 7a00 	vldr	s14, [r3]
 8008cd4:	ecf2 7a01 	vldmia	r2!, {s15}
 8008cd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cdc:	ece3 7a01 	vstmia	r3!, {s15}
 8008ce0:	42ab      	cmp	r3, r5
 8008ce2:	d1f5      	bne.n	8008cd0 <forward_lite_dense_if32of32wf32_lut8+0x274>
 8008ce4:	e7f2      	b.n	8008ccc <forward_lite_dense_if32of32wf32_lut8+0x270>
 8008ce6:	4649      	mov	r1, r9
 8008ce8:	4693      	mov	fp, r2
 8008cea:	4675      	mov	r5, lr
 8008cec:	e7c9      	b.n	8008c82 <forward_lite_dense_if32of32wf32_lut8+0x226>
 8008cee:	bf00      	nop
 8008cf0:	00000000 	.word	0x00000000

08008cf4 <forward_lite_nl_softmax_if32of32>:
 8008cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf8:	b083      	sub	sp, #12
 8008cfa:	461f      	mov	r7, r3
 8008cfc:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8008d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d04:	4543      	cmp	r3, r8
 8008d06:	fbb3 f2f8 	udiv	r2, r3, r8
 8008d0a:	d322      	bcc.n	8008d52 <forward_lite_nl_softmax_if32of32+0x5e>
 8008d0c:	fb08 f307 	mul.w	r3, r8, r7
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	b1f7      	cbz	r7, 8008d52 <forward_lite_nl_softmax_if32of32+0x5e>
 8008d14:	9201      	str	r2, [sp, #4]
 8008d16:	4681      	mov	r9, r0
 8008d18:	f04f 0b00 	mov.w	fp, #0
 8008d1c:	460a      	mov	r2, r1
 8008d1e:	469a      	mov	sl, r3
 8008d20:	4616      	mov	r6, r2
 8008d22:	464d      	mov	r5, r9
 8008d24:	2400      	movs	r4, #0
 8008d26:	9200      	str	r2, [sp, #0]
 8008d28:	4631      	mov	r1, r6
 8008d2a:	4628      	mov	r0, r5
 8008d2c:	463b      	mov	r3, r7
 8008d2e:	3401      	adds	r4, #1
 8008d30:	4642      	mov	r2, r8
 8008d32:	f7ff fab3 	bl	800829c <forward_lite_nl_softmax_if32of32_kernel>
 8008d36:	42a7      	cmp	r7, r4
 8008d38:	f106 0604 	add.w	r6, r6, #4
 8008d3c:	f105 0504 	add.w	r5, r5, #4
 8008d40:	d1f2      	bne.n	8008d28 <forward_lite_nl_softmax_if32of32+0x34>
 8008d42:	9b01      	ldr	r3, [sp, #4]
 8008d44:	9a00      	ldr	r2, [sp, #0]
 8008d46:	f10b 0b01 	add.w	fp, fp, #1
 8008d4a:	455b      	cmp	r3, fp
 8008d4c:	4452      	add	r2, sl
 8008d4e:	44d1      	add	r9, sl
 8008d50:	d8e6      	bhi.n	8008d20 <forward_lite_nl_softmax_if32of32+0x2c>
 8008d52:	b003      	add	sp, #12
 8008d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008d58 <st_int8_copy>:
 8008d58:	4288      	cmp	r0, r1
 8008d5a:	d021      	beq.n	8008da0 <st_int8_copy+0x48>
 8008d5c:	b302      	cbz	r2, 8008da0 <st_int8_copy+0x48>
 8008d5e:	4288      	cmp	r0, r1
 8008d60:	d313      	bcc.n	8008d8a <st_int8_copy+0x32>
 8008d62:	2a03      	cmp	r2, #3
 8008d64:	d81d      	bhi.n	8008da2 <st_int8_copy+0x4a>
 8008d66:	3a01      	subs	r2, #1
 8008d68:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008d6c:	f801 3b01 	strb.w	r3, [r1], #1
 8008d70:	b1b2      	cbz	r2, 8008da0 <st_int8_copy+0x48>
 8008d72:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008d76:	f801 3b01 	strb.w	r3, [r1], #1
 8008d7a:	2a01      	cmp	r2, #1
 8008d7c:	f000 8088 	beq.w	8008e90 <st_int8_copy+0x138>
 8008d80:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008d84:	f801 3b01 	strb.w	r3, [r1], #1
 8008d88:	4770      	bx	lr
 8008d8a:	1883      	adds	r3, r0, r2
 8008d8c:	428b      	cmp	r3, r1
 8008d8e:	d9e8      	bls.n	8008d62 <st_int8_copy+0xa>
 8008d90:	440a      	add	r2, r1
 8008d92:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8008d96:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8008d9a:	4298      	cmp	r0, r3
 8008d9c:	d1f9      	bne.n	8008d92 <st_int8_copy+0x3a>
 8008d9e:	4770      	bx	lr
 8008da0:	4770      	bx	lr
 8008da2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008da6:	f001 0e03 	and.w	lr, r1, #3
 8008daa:	f1ce 0304 	rsb	r3, lr, #4
 8008dae:	eba2 0c03 	sub.w	ip, r2, r3
 8008db2:	f000 0803 	and.w	r8, r0, #3
 8008db6:	f1ce 0203 	rsb	r2, lr, #3
 8008dba:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008dbe:	f801 3b01 	strb.w	r3, [r1], #1
 8008dc2:	b182      	cbz	r2, 8008de6 <st_int8_copy+0x8e>
 8008dc4:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008dc8:	f801 3b01 	strb.w	r3, [r1], #1
 8008dcc:	2a01      	cmp	r2, #1
 8008dce:	d00a      	beq.n	8008de6 <st_int8_copy+0x8e>
 8008dd0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008dd4:	f801 3b01 	strb.w	r3, [r1], #1
 8008dd8:	f1be 0f01 	cmp.w	lr, #1
 8008ddc:	d003      	beq.n	8008de6 <st_int8_copy+0x8e>
 8008dde:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008de2:	f801 3b01 	strb.w	r3, [r1], #1
 8008de6:	45c6      	cmp	lr, r8
 8008de8:	d02a      	beq.n	8008e40 <st_int8_copy+0xe8>
 8008dea:	ea5f 121c 	movs.w	r2, ip, lsr #4
 8008dee:	d00a      	beq.n	8008e06 <st_int8_copy+0xae>
 8008df0:	f850 3b04 	ldr.w	r3, [r0], #4
 8008df4:	f850 4b04 	ldr.w	r4, [r0], #4
 8008df8:	f850 5b04 	ldr.w	r5, [r0], #4
 8008dfc:	f850 6b04 	ldr.w	r6, [r0], #4
 8008e00:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8008e02:	3a01      	subs	r2, #1
 8008e04:	d1f4      	bne.n	8008df0 <st_int8_copy+0x98>
 8008e06:	f01c 0f08 	tst.w	ip, #8
 8008e0a:	d004      	beq.n	8008e16 <st_int8_copy+0xbe>
 8008e0c:	f850 3b04 	ldr.w	r3, [r0], #4
 8008e10:	f850 4b04 	ldr.w	r4, [r0], #4
 8008e14:	c118      	stmia	r1!, {r3, r4}
 8008e16:	f01c 0f04 	tst.w	ip, #4
 8008e1a:	d003      	beq.n	8008e24 <st_int8_copy+0xcc>
 8008e1c:	f850 3b04 	ldr.w	r3, [r0], #4
 8008e20:	f841 3b04 	str.w	r3, [r1], #4
 8008e24:	f01c 0f02 	tst.w	ip, #2
 8008e28:	d003      	beq.n	8008e32 <st_int8_copy+0xda>
 8008e2a:	f830 3b02 	ldrh.w	r3, [r0], #2
 8008e2e:	f821 3b02 	strh.w	r3, [r1], #2
 8008e32:	f01c 0f01 	tst.w	ip, #1
 8008e36:	d001      	beq.n	8008e3c <st_int8_copy+0xe4>
 8008e38:	7803      	ldrb	r3, [r0, #0]
 8008e3a:	700b      	strb	r3, [r1, #0]
 8008e3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e40:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8008e44:	d00e      	beq.n	8008e64 <st_int8_copy+0x10c>
 8008e46:	4688      	mov	r8, r1
 8008e48:	4686      	mov	lr, r0
 8008e4a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008e4e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008e52:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008e56:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008e5a:	f1b9 0901 	subs.w	r9, r9, #1
 8008e5e:	4641      	mov	r1, r8
 8008e60:	4670      	mov	r0, lr
 8008e62:	d1f0      	bne.n	8008e46 <st_int8_copy+0xee>
 8008e64:	f01c 0f20 	tst.w	ip, #32
 8008e68:	d007      	beq.n	8008e7a <st_int8_copy+0x122>
 8008e6a:	4688      	mov	r8, r1
 8008e6c:	4686      	mov	lr, r0
 8008e6e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008e72:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008e76:	4641      	mov	r1, r8
 8008e78:	4670      	mov	r0, lr
 8008e7a:	f01c 0f10 	tst.w	ip, #16
 8008e7e:	d001      	beq.n	8008e84 <st_int8_copy+0x12c>
 8008e80:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8008e82:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8008e84:	f01c 0f08 	tst.w	ip, #8
 8008e88:	d0c5      	beq.n	8008e16 <st_int8_copy+0xbe>
 8008e8a:	c818      	ldmia	r0!, {r3, r4}
 8008e8c:	c118      	stmia	r1!, {r3, r4}
 8008e8e:	e7c2      	b.n	8008e16 <st_int8_copy+0xbe>
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop

08008e94 <ai_array_to_buffer_fmt>:
 8008e94:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d055      	beq.n	8008f48 <ai_array_to_buffer_fmt+0xb4>
 8008e9c:	4a2d      	ldr	r2, [pc, #180]	@ (8008f54 <ai_array_to_buffer_fmt+0xc0>)
 8008e9e:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d010      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008ea6:	dc21      	bgt.n	8008eec <ai_array_to_buffer_fmt+0x58>
 8008ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8008f58 <ai_array_to_buffer_fmt+0xc4>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d00c      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008eae:	dd0f      	ble.n	8008ed0 <ai_array_to_buffer_fmt+0x3c>
 8008eb0:	4a2a      	ldr	r2, [pc, #168]	@ (8008f5c <ai_array_to_buffer_fmt+0xc8>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d008      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008eb6:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d004      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008ebe:	4a28      	ldr	r2, [pc, #160]	@ (8008f60 <ai_array_to_buffer_fmt+0xcc>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	bf0c      	ite	eq
 8008ec4:	4613      	moveq	r3, r2
 8008ec6:	2340      	movne	r3, #64	@ 0x40
 8008ec8:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8008ecc:	4318      	orrs	r0, r3
 8008ece:	4770      	bx	lr
 8008ed0:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d0f7      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008ed8:	dd2c      	ble.n	8008f34 <ai_array_to_buffer_fmt+0xa0>
 8008eda:	4a22      	ldr	r2, [pc, #136]	@ (8008f64 <ai_array_to_buffer_fmt+0xd0>)
 8008edc:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	bf0c      	ite	eq
 8008ee4:	4613      	moveq	r3, r2
 8008ee6:	2340      	movne	r3, #64	@ 0x40
 8008ee8:	4318      	orrs	r0, r3
 8008eea:	4770      	bx	lr
 8008eec:	4a1e      	ldr	r2, [pc, #120]	@ (8008f68 <ai_array_to_buffer_fmt+0xd4>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d0ea      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008ef2:	dd10      	ble.n	8008f16 <ai_array_to_buffer_fmt+0x82>
 8008ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8008f6c <ai_array_to_buffer_fmt+0xd8>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d0e6      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008efa:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d0e2      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008f02:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8008f06:	4293      	cmp	r3, r2
 8008f08:	bf0c      	ite	eq
 8008f0a:	4613      	moveq	r3, r2
 8008f0c:	2340      	movne	r3, #64	@ 0x40
 8008f0e:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8008f12:	4318      	orrs	r0, r3
 8008f14:	4770      	bx	lr
 8008f16:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d0d4      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008f1e:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d0d0      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008f26:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	bf0c      	ite	eq
 8008f2e:	4613      	moveq	r3, r2
 8008f30:	2340      	movne	r3, #64	@ 0x40
 8008f32:	e7c9      	b.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008f34:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d0c5      	beq.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008f3c:	3280      	adds	r2, #128	@ 0x80
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	bf0c      	ite	eq
 8008f42:	4613      	moveq	r3, r2
 8008f44:	2340      	movne	r3, #64	@ 0x40
 8008f46:	e7bf      	b.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008f48:	4b09      	ldr	r3, [pc, #36]	@ (8008f70 <ai_array_to_buffer_fmt+0xdc>)
 8008f4a:	4003      	ands	r3, r0
 8008f4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008f50:	e7ba      	b.n	8008ec8 <ai_array_to_buffer_fmt+0x34>
 8008f52:	bf00      	nop
 8008f54:	00821040 	.word	0x00821040
 8008f58:	00040840 	.word	0x00040840
 8008f5c:	00041040 	.word	0x00041040
 8008f60:	0004084f 	.word	0x0004084f
 8008f64:	00040447 	.word	0x00040447
 8008f68:	00840447 	.word	0x00840447
 8008f6c:	0084084f 	.word	0x0084084f
 8008f70:	00803fff 	.word	0x00803fff

08008f74 <ai_array_get_data_byte_size>:
 8008f74:	b169      	cbz	r1, 8008f92 <ai_array_get_data_byte_size+0x1e>
 8008f76:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8008f7a:	fb01 f303 	mul.w	r3, r1, r3
 8008f7e:	3307      	adds	r3, #7
 8008f80:	f023 0307 	bic.w	r3, r3, #7
 8008f84:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8008f88:	fa23 f000 	lsr.w	r0, r3, r0
 8008f8c:	3007      	adds	r0, #7
 8008f8e:	08c0      	lsrs	r0, r0, #3
 8008f90:	4770      	bx	lr
 8008f92:	4608      	mov	r0, r1
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop

08008f98 <ai_version_get>:
 8008f98:	0212      	lsls	r2, r2, #8
 8008f9a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008f9e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8008fa2:	4770      	bx	lr

08008fa4 <get_tensor_byte_size>:
 8008fa4:	b410      	push	{r4}
 8008fa6:	6983      	ldr	r3, [r0, #24]
 8008fa8:	68c4      	ldr	r4, [r0, #12]
 8008faa:	6941      	ldr	r1, [r0, #20]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68e0      	ldr	r0, [r4, #12]
 8008fb0:	4a07      	ldr	r2, [pc, #28]	@ (8008fd0 <get_tensor_byte_size+0x2c>)
 8008fb2:	68c9      	ldr	r1, [r1, #12]
 8008fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fb8:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8008fbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008fc0:	fb01 f000 	mul.w	r0, r1, r0
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	bf04      	itt	eq
 8008fc8:	3007      	addeq	r0, #7
 8008fca:	08c0      	lsreq	r0, r0, #3
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop
 8008fd0:	000400c0 	.word	0x000400c0

08008fd4 <malloc>:
 8008fd4:	4b02      	ldr	r3, [pc, #8]	@ (8008fe0 <malloc+0xc>)
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	f000 b825 	b.w	8009028 <_malloc_r>
 8008fde:	bf00      	nop
 8008fe0:	20000d80 	.word	0x20000d80

08008fe4 <sbrk_aligned>:
 8008fe4:	b570      	push	{r4, r5, r6, lr}
 8008fe6:	4e0f      	ldr	r6, [pc, #60]	@ (8009024 <sbrk_aligned+0x40>)
 8008fe8:	460c      	mov	r4, r1
 8008fea:	6831      	ldr	r1, [r6, #0]
 8008fec:	4605      	mov	r5, r0
 8008fee:	b911      	cbnz	r1, 8008ff6 <sbrk_aligned+0x12>
 8008ff0:	f000 ff46 	bl	8009e80 <_sbrk_r>
 8008ff4:	6030      	str	r0, [r6, #0]
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	f000 ff41 	bl	8009e80 <_sbrk_r>
 8008ffe:	1c43      	adds	r3, r0, #1
 8009000:	d103      	bne.n	800900a <sbrk_aligned+0x26>
 8009002:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009006:	4620      	mov	r0, r4
 8009008:	bd70      	pop	{r4, r5, r6, pc}
 800900a:	1cc4      	adds	r4, r0, #3
 800900c:	f024 0403 	bic.w	r4, r4, #3
 8009010:	42a0      	cmp	r0, r4
 8009012:	d0f8      	beq.n	8009006 <sbrk_aligned+0x22>
 8009014:	1a21      	subs	r1, r4, r0
 8009016:	4628      	mov	r0, r5
 8009018:	f000 ff32 	bl	8009e80 <_sbrk_r>
 800901c:	3001      	adds	r0, #1
 800901e:	d1f2      	bne.n	8009006 <sbrk_aligned+0x22>
 8009020:	e7ef      	b.n	8009002 <sbrk_aligned+0x1e>
 8009022:	bf00      	nop
 8009024:	20008ee4 	.word	0x20008ee4

08009028 <_malloc_r>:
 8009028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800902c:	1ccd      	adds	r5, r1, #3
 800902e:	f025 0503 	bic.w	r5, r5, #3
 8009032:	3508      	adds	r5, #8
 8009034:	2d0c      	cmp	r5, #12
 8009036:	bf38      	it	cc
 8009038:	250c      	movcc	r5, #12
 800903a:	2d00      	cmp	r5, #0
 800903c:	4606      	mov	r6, r0
 800903e:	db01      	blt.n	8009044 <_malloc_r+0x1c>
 8009040:	42a9      	cmp	r1, r5
 8009042:	d904      	bls.n	800904e <_malloc_r+0x26>
 8009044:	230c      	movs	r3, #12
 8009046:	6033      	str	r3, [r6, #0]
 8009048:	2000      	movs	r0, #0
 800904a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800904e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009124 <_malloc_r+0xfc>
 8009052:	f000 f869 	bl	8009128 <__malloc_lock>
 8009056:	f8d8 3000 	ldr.w	r3, [r8]
 800905a:	461c      	mov	r4, r3
 800905c:	bb44      	cbnz	r4, 80090b0 <_malloc_r+0x88>
 800905e:	4629      	mov	r1, r5
 8009060:	4630      	mov	r0, r6
 8009062:	f7ff ffbf 	bl	8008fe4 <sbrk_aligned>
 8009066:	1c43      	adds	r3, r0, #1
 8009068:	4604      	mov	r4, r0
 800906a:	d158      	bne.n	800911e <_malloc_r+0xf6>
 800906c:	f8d8 4000 	ldr.w	r4, [r8]
 8009070:	4627      	mov	r7, r4
 8009072:	2f00      	cmp	r7, #0
 8009074:	d143      	bne.n	80090fe <_malloc_r+0xd6>
 8009076:	2c00      	cmp	r4, #0
 8009078:	d04b      	beq.n	8009112 <_malloc_r+0xea>
 800907a:	6823      	ldr	r3, [r4, #0]
 800907c:	4639      	mov	r1, r7
 800907e:	4630      	mov	r0, r6
 8009080:	eb04 0903 	add.w	r9, r4, r3
 8009084:	f000 fefc 	bl	8009e80 <_sbrk_r>
 8009088:	4581      	cmp	r9, r0
 800908a:	d142      	bne.n	8009112 <_malloc_r+0xea>
 800908c:	6821      	ldr	r1, [r4, #0]
 800908e:	1a6d      	subs	r5, r5, r1
 8009090:	4629      	mov	r1, r5
 8009092:	4630      	mov	r0, r6
 8009094:	f7ff ffa6 	bl	8008fe4 <sbrk_aligned>
 8009098:	3001      	adds	r0, #1
 800909a:	d03a      	beq.n	8009112 <_malloc_r+0xea>
 800909c:	6823      	ldr	r3, [r4, #0]
 800909e:	442b      	add	r3, r5
 80090a0:	6023      	str	r3, [r4, #0]
 80090a2:	f8d8 3000 	ldr.w	r3, [r8]
 80090a6:	685a      	ldr	r2, [r3, #4]
 80090a8:	bb62      	cbnz	r2, 8009104 <_malloc_r+0xdc>
 80090aa:	f8c8 7000 	str.w	r7, [r8]
 80090ae:	e00f      	b.n	80090d0 <_malloc_r+0xa8>
 80090b0:	6822      	ldr	r2, [r4, #0]
 80090b2:	1b52      	subs	r2, r2, r5
 80090b4:	d420      	bmi.n	80090f8 <_malloc_r+0xd0>
 80090b6:	2a0b      	cmp	r2, #11
 80090b8:	d917      	bls.n	80090ea <_malloc_r+0xc2>
 80090ba:	1961      	adds	r1, r4, r5
 80090bc:	42a3      	cmp	r3, r4
 80090be:	6025      	str	r5, [r4, #0]
 80090c0:	bf18      	it	ne
 80090c2:	6059      	strne	r1, [r3, #4]
 80090c4:	6863      	ldr	r3, [r4, #4]
 80090c6:	bf08      	it	eq
 80090c8:	f8c8 1000 	streq.w	r1, [r8]
 80090cc:	5162      	str	r2, [r4, r5]
 80090ce:	604b      	str	r3, [r1, #4]
 80090d0:	4630      	mov	r0, r6
 80090d2:	f000 f82f 	bl	8009134 <__malloc_unlock>
 80090d6:	f104 000b 	add.w	r0, r4, #11
 80090da:	1d23      	adds	r3, r4, #4
 80090dc:	f020 0007 	bic.w	r0, r0, #7
 80090e0:	1ac2      	subs	r2, r0, r3
 80090e2:	bf1c      	itt	ne
 80090e4:	1a1b      	subne	r3, r3, r0
 80090e6:	50a3      	strne	r3, [r4, r2]
 80090e8:	e7af      	b.n	800904a <_malloc_r+0x22>
 80090ea:	6862      	ldr	r2, [r4, #4]
 80090ec:	42a3      	cmp	r3, r4
 80090ee:	bf0c      	ite	eq
 80090f0:	f8c8 2000 	streq.w	r2, [r8]
 80090f4:	605a      	strne	r2, [r3, #4]
 80090f6:	e7eb      	b.n	80090d0 <_malloc_r+0xa8>
 80090f8:	4623      	mov	r3, r4
 80090fa:	6864      	ldr	r4, [r4, #4]
 80090fc:	e7ae      	b.n	800905c <_malloc_r+0x34>
 80090fe:	463c      	mov	r4, r7
 8009100:	687f      	ldr	r7, [r7, #4]
 8009102:	e7b6      	b.n	8009072 <_malloc_r+0x4a>
 8009104:	461a      	mov	r2, r3
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	42a3      	cmp	r3, r4
 800910a:	d1fb      	bne.n	8009104 <_malloc_r+0xdc>
 800910c:	2300      	movs	r3, #0
 800910e:	6053      	str	r3, [r2, #4]
 8009110:	e7de      	b.n	80090d0 <_malloc_r+0xa8>
 8009112:	230c      	movs	r3, #12
 8009114:	6033      	str	r3, [r6, #0]
 8009116:	4630      	mov	r0, r6
 8009118:	f000 f80c 	bl	8009134 <__malloc_unlock>
 800911c:	e794      	b.n	8009048 <_malloc_r+0x20>
 800911e:	6005      	str	r5, [r0, #0]
 8009120:	e7d6      	b.n	80090d0 <_malloc_r+0xa8>
 8009122:	bf00      	nop
 8009124:	20008ee8 	.word	0x20008ee8

08009128 <__malloc_lock>:
 8009128:	4801      	ldr	r0, [pc, #4]	@ (8009130 <__malloc_lock+0x8>)
 800912a:	f000 bef6 	b.w	8009f1a <__retarget_lock_acquire_recursive>
 800912e:	bf00      	nop
 8009130:	2000902c 	.word	0x2000902c

08009134 <__malloc_unlock>:
 8009134:	4801      	ldr	r0, [pc, #4]	@ (800913c <__malloc_unlock+0x8>)
 8009136:	f000 bef1 	b.w	8009f1c <__retarget_lock_release_recursive>
 800913a:	bf00      	nop
 800913c:	2000902c 	.word	0x2000902c

08009140 <__cvt>:
 8009140:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009144:	ec57 6b10 	vmov	r6, r7, d0
 8009148:	2f00      	cmp	r7, #0
 800914a:	460c      	mov	r4, r1
 800914c:	4619      	mov	r1, r3
 800914e:	463b      	mov	r3, r7
 8009150:	bfbb      	ittet	lt
 8009152:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009156:	461f      	movlt	r7, r3
 8009158:	2300      	movge	r3, #0
 800915a:	232d      	movlt	r3, #45	@ 0x2d
 800915c:	700b      	strb	r3, [r1, #0]
 800915e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009160:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009164:	4691      	mov	r9, r2
 8009166:	f023 0820 	bic.w	r8, r3, #32
 800916a:	bfbc      	itt	lt
 800916c:	4632      	movlt	r2, r6
 800916e:	4616      	movlt	r6, r2
 8009170:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009174:	d005      	beq.n	8009182 <__cvt+0x42>
 8009176:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800917a:	d100      	bne.n	800917e <__cvt+0x3e>
 800917c:	3401      	adds	r4, #1
 800917e:	2102      	movs	r1, #2
 8009180:	e000      	b.n	8009184 <__cvt+0x44>
 8009182:	2103      	movs	r1, #3
 8009184:	ab03      	add	r3, sp, #12
 8009186:	9301      	str	r3, [sp, #4]
 8009188:	ab02      	add	r3, sp, #8
 800918a:	9300      	str	r3, [sp, #0]
 800918c:	ec47 6b10 	vmov	d0, r6, r7
 8009190:	4653      	mov	r3, sl
 8009192:	4622      	mov	r2, r4
 8009194:	f000 ff5c 	bl	800a050 <_dtoa_r>
 8009198:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800919c:	4605      	mov	r5, r0
 800919e:	d119      	bne.n	80091d4 <__cvt+0x94>
 80091a0:	f019 0f01 	tst.w	r9, #1
 80091a4:	d00e      	beq.n	80091c4 <__cvt+0x84>
 80091a6:	eb00 0904 	add.w	r9, r0, r4
 80091aa:	2200      	movs	r2, #0
 80091ac:	2300      	movs	r3, #0
 80091ae:	4630      	mov	r0, r6
 80091b0:	4639      	mov	r1, r7
 80091b2:	f7f7 fc89 	bl	8000ac8 <__aeabi_dcmpeq>
 80091b6:	b108      	cbz	r0, 80091bc <__cvt+0x7c>
 80091b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80091bc:	2230      	movs	r2, #48	@ 0x30
 80091be:	9b03      	ldr	r3, [sp, #12]
 80091c0:	454b      	cmp	r3, r9
 80091c2:	d31e      	bcc.n	8009202 <__cvt+0xc2>
 80091c4:	9b03      	ldr	r3, [sp, #12]
 80091c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091c8:	1b5b      	subs	r3, r3, r5
 80091ca:	4628      	mov	r0, r5
 80091cc:	6013      	str	r3, [r2, #0]
 80091ce:	b004      	add	sp, #16
 80091d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80091d8:	eb00 0904 	add.w	r9, r0, r4
 80091dc:	d1e5      	bne.n	80091aa <__cvt+0x6a>
 80091de:	7803      	ldrb	r3, [r0, #0]
 80091e0:	2b30      	cmp	r3, #48	@ 0x30
 80091e2:	d10a      	bne.n	80091fa <__cvt+0xba>
 80091e4:	2200      	movs	r2, #0
 80091e6:	2300      	movs	r3, #0
 80091e8:	4630      	mov	r0, r6
 80091ea:	4639      	mov	r1, r7
 80091ec:	f7f7 fc6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80091f0:	b918      	cbnz	r0, 80091fa <__cvt+0xba>
 80091f2:	f1c4 0401 	rsb	r4, r4, #1
 80091f6:	f8ca 4000 	str.w	r4, [sl]
 80091fa:	f8da 3000 	ldr.w	r3, [sl]
 80091fe:	4499      	add	r9, r3
 8009200:	e7d3      	b.n	80091aa <__cvt+0x6a>
 8009202:	1c59      	adds	r1, r3, #1
 8009204:	9103      	str	r1, [sp, #12]
 8009206:	701a      	strb	r2, [r3, #0]
 8009208:	e7d9      	b.n	80091be <__cvt+0x7e>

0800920a <__exponent>:
 800920a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800920c:	2900      	cmp	r1, #0
 800920e:	bfba      	itte	lt
 8009210:	4249      	neglt	r1, r1
 8009212:	232d      	movlt	r3, #45	@ 0x2d
 8009214:	232b      	movge	r3, #43	@ 0x2b
 8009216:	2909      	cmp	r1, #9
 8009218:	7002      	strb	r2, [r0, #0]
 800921a:	7043      	strb	r3, [r0, #1]
 800921c:	dd29      	ble.n	8009272 <__exponent+0x68>
 800921e:	f10d 0307 	add.w	r3, sp, #7
 8009222:	461d      	mov	r5, r3
 8009224:	270a      	movs	r7, #10
 8009226:	461a      	mov	r2, r3
 8009228:	fbb1 f6f7 	udiv	r6, r1, r7
 800922c:	fb07 1416 	mls	r4, r7, r6, r1
 8009230:	3430      	adds	r4, #48	@ 0x30
 8009232:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009236:	460c      	mov	r4, r1
 8009238:	2c63      	cmp	r4, #99	@ 0x63
 800923a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800923e:	4631      	mov	r1, r6
 8009240:	dcf1      	bgt.n	8009226 <__exponent+0x1c>
 8009242:	3130      	adds	r1, #48	@ 0x30
 8009244:	1e94      	subs	r4, r2, #2
 8009246:	f803 1c01 	strb.w	r1, [r3, #-1]
 800924a:	1c41      	adds	r1, r0, #1
 800924c:	4623      	mov	r3, r4
 800924e:	42ab      	cmp	r3, r5
 8009250:	d30a      	bcc.n	8009268 <__exponent+0x5e>
 8009252:	f10d 0309 	add.w	r3, sp, #9
 8009256:	1a9b      	subs	r3, r3, r2
 8009258:	42ac      	cmp	r4, r5
 800925a:	bf88      	it	hi
 800925c:	2300      	movhi	r3, #0
 800925e:	3302      	adds	r3, #2
 8009260:	4403      	add	r3, r0
 8009262:	1a18      	subs	r0, r3, r0
 8009264:	b003      	add	sp, #12
 8009266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009268:	f813 6b01 	ldrb.w	r6, [r3], #1
 800926c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009270:	e7ed      	b.n	800924e <__exponent+0x44>
 8009272:	2330      	movs	r3, #48	@ 0x30
 8009274:	3130      	adds	r1, #48	@ 0x30
 8009276:	7083      	strb	r3, [r0, #2]
 8009278:	70c1      	strb	r1, [r0, #3]
 800927a:	1d03      	adds	r3, r0, #4
 800927c:	e7f1      	b.n	8009262 <__exponent+0x58>
	...

08009280 <_printf_float>:
 8009280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009284:	b08d      	sub	sp, #52	@ 0x34
 8009286:	460c      	mov	r4, r1
 8009288:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800928c:	4616      	mov	r6, r2
 800928e:	461f      	mov	r7, r3
 8009290:	4605      	mov	r5, r0
 8009292:	f000 fdbd 	bl	8009e10 <_localeconv_r>
 8009296:	6803      	ldr	r3, [r0, #0]
 8009298:	9304      	str	r3, [sp, #16]
 800929a:	4618      	mov	r0, r3
 800929c:	f7f6 ffe8 	bl	8000270 <strlen>
 80092a0:	2300      	movs	r3, #0
 80092a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80092a4:	f8d8 3000 	ldr.w	r3, [r8]
 80092a8:	9005      	str	r0, [sp, #20]
 80092aa:	3307      	adds	r3, #7
 80092ac:	f023 0307 	bic.w	r3, r3, #7
 80092b0:	f103 0208 	add.w	r2, r3, #8
 80092b4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80092b8:	f8d4 b000 	ldr.w	fp, [r4]
 80092bc:	f8c8 2000 	str.w	r2, [r8]
 80092c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80092c4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80092c8:	9307      	str	r3, [sp, #28]
 80092ca:	f8cd 8018 	str.w	r8, [sp, #24]
 80092ce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80092d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092d6:	4b9c      	ldr	r3, [pc, #624]	@ (8009548 <_printf_float+0x2c8>)
 80092d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092dc:	f7f7 fc26 	bl	8000b2c <__aeabi_dcmpun>
 80092e0:	bb70      	cbnz	r0, 8009340 <_printf_float+0xc0>
 80092e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092e6:	4b98      	ldr	r3, [pc, #608]	@ (8009548 <_printf_float+0x2c8>)
 80092e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092ec:	f7f7 fc00 	bl	8000af0 <__aeabi_dcmple>
 80092f0:	bb30      	cbnz	r0, 8009340 <_printf_float+0xc0>
 80092f2:	2200      	movs	r2, #0
 80092f4:	2300      	movs	r3, #0
 80092f6:	4640      	mov	r0, r8
 80092f8:	4649      	mov	r1, r9
 80092fa:	f7f7 fbef 	bl	8000adc <__aeabi_dcmplt>
 80092fe:	b110      	cbz	r0, 8009306 <_printf_float+0x86>
 8009300:	232d      	movs	r3, #45	@ 0x2d
 8009302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009306:	4a91      	ldr	r2, [pc, #580]	@ (800954c <_printf_float+0x2cc>)
 8009308:	4b91      	ldr	r3, [pc, #580]	@ (8009550 <_printf_float+0x2d0>)
 800930a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800930e:	bf8c      	ite	hi
 8009310:	4690      	movhi	r8, r2
 8009312:	4698      	movls	r8, r3
 8009314:	2303      	movs	r3, #3
 8009316:	6123      	str	r3, [r4, #16]
 8009318:	f02b 0304 	bic.w	r3, fp, #4
 800931c:	6023      	str	r3, [r4, #0]
 800931e:	f04f 0900 	mov.w	r9, #0
 8009322:	9700      	str	r7, [sp, #0]
 8009324:	4633      	mov	r3, r6
 8009326:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009328:	4621      	mov	r1, r4
 800932a:	4628      	mov	r0, r5
 800932c:	f000 f9d2 	bl	80096d4 <_printf_common>
 8009330:	3001      	adds	r0, #1
 8009332:	f040 808d 	bne.w	8009450 <_printf_float+0x1d0>
 8009336:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800933a:	b00d      	add	sp, #52	@ 0x34
 800933c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009340:	4642      	mov	r2, r8
 8009342:	464b      	mov	r3, r9
 8009344:	4640      	mov	r0, r8
 8009346:	4649      	mov	r1, r9
 8009348:	f7f7 fbf0 	bl	8000b2c <__aeabi_dcmpun>
 800934c:	b140      	cbz	r0, 8009360 <_printf_float+0xe0>
 800934e:	464b      	mov	r3, r9
 8009350:	2b00      	cmp	r3, #0
 8009352:	bfbc      	itt	lt
 8009354:	232d      	movlt	r3, #45	@ 0x2d
 8009356:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800935a:	4a7e      	ldr	r2, [pc, #504]	@ (8009554 <_printf_float+0x2d4>)
 800935c:	4b7e      	ldr	r3, [pc, #504]	@ (8009558 <_printf_float+0x2d8>)
 800935e:	e7d4      	b.n	800930a <_printf_float+0x8a>
 8009360:	6863      	ldr	r3, [r4, #4]
 8009362:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009366:	9206      	str	r2, [sp, #24]
 8009368:	1c5a      	adds	r2, r3, #1
 800936a:	d13b      	bne.n	80093e4 <_printf_float+0x164>
 800936c:	2306      	movs	r3, #6
 800936e:	6063      	str	r3, [r4, #4]
 8009370:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009374:	2300      	movs	r3, #0
 8009376:	6022      	str	r2, [r4, #0]
 8009378:	9303      	str	r3, [sp, #12]
 800937a:	ab0a      	add	r3, sp, #40	@ 0x28
 800937c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009380:	ab09      	add	r3, sp, #36	@ 0x24
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	6861      	ldr	r1, [r4, #4]
 8009386:	ec49 8b10 	vmov	d0, r8, r9
 800938a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800938e:	4628      	mov	r0, r5
 8009390:	f7ff fed6 	bl	8009140 <__cvt>
 8009394:	9b06      	ldr	r3, [sp, #24]
 8009396:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009398:	2b47      	cmp	r3, #71	@ 0x47
 800939a:	4680      	mov	r8, r0
 800939c:	d129      	bne.n	80093f2 <_printf_float+0x172>
 800939e:	1cc8      	adds	r0, r1, #3
 80093a0:	db02      	blt.n	80093a8 <_printf_float+0x128>
 80093a2:	6863      	ldr	r3, [r4, #4]
 80093a4:	4299      	cmp	r1, r3
 80093a6:	dd41      	ble.n	800942c <_printf_float+0x1ac>
 80093a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80093ac:	fa5f fa8a 	uxtb.w	sl, sl
 80093b0:	3901      	subs	r1, #1
 80093b2:	4652      	mov	r2, sl
 80093b4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80093b8:	9109      	str	r1, [sp, #36]	@ 0x24
 80093ba:	f7ff ff26 	bl	800920a <__exponent>
 80093be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093c0:	1813      	adds	r3, r2, r0
 80093c2:	2a01      	cmp	r2, #1
 80093c4:	4681      	mov	r9, r0
 80093c6:	6123      	str	r3, [r4, #16]
 80093c8:	dc02      	bgt.n	80093d0 <_printf_float+0x150>
 80093ca:	6822      	ldr	r2, [r4, #0]
 80093cc:	07d2      	lsls	r2, r2, #31
 80093ce:	d501      	bpl.n	80093d4 <_printf_float+0x154>
 80093d0:	3301      	adds	r3, #1
 80093d2:	6123      	str	r3, [r4, #16]
 80093d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d0a2      	beq.n	8009322 <_printf_float+0xa2>
 80093dc:	232d      	movs	r3, #45	@ 0x2d
 80093de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093e2:	e79e      	b.n	8009322 <_printf_float+0xa2>
 80093e4:	9a06      	ldr	r2, [sp, #24]
 80093e6:	2a47      	cmp	r2, #71	@ 0x47
 80093e8:	d1c2      	bne.n	8009370 <_printf_float+0xf0>
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1c0      	bne.n	8009370 <_printf_float+0xf0>
 80093ee:	2301      	movs	r3, #1
 80093f0:	e7bd      	b.n	800936e <_printf_float+0xee>
 80093f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80093f6:	d9db      	bls.n	80093b0 <_printf_float+0x130>
 80093f8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80093fc:	d118      	bne.n	8009430 <_printf_float+0x1b0>
 80093fe:	2900      	cmp	r1, #0
 8009400:	6863      	ldr	r3, [r4, #4]
 8009402:	dd0b      	ble.n	800941c <_printf_float+0x19c>
 8009404:	6121      	str	r1, [r4, #16]
 8009406:	b913      	cbnz	r3, 800940e <_printf_float+0x18e>
 8009408:	6822      	ldr	r2, [r4, #0]
 800940a:	07d0      	lsls	r0, r2, #31
 800940c:	d502      	bpl.n	8009414 <_printf_float+0x194>
 800940e:	3301      	adds	r3, #1
 8009410:	440b      	add	r3, r1
 8009412:	6123      	str	r3, [r4, #16]
 8009414:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009416:	f04f 0900 	mov.w	r9, #0
 800941a:	e7db      	b.n	80093d4 <_printf_float+0x154>
 800941c:	b913      	cbnz	r3, 8009424 <_printf_float+0x1a4>
 800941e:	6822      	ldr	r2, [r4, #0]
 8009420:	07d2      	lsls	r2, r2, #31
 8009422:	d501      	bpl.n	8009428 <_printf_float+0x1a8>
 8009424:	3302      	adds	r3, #2
 8009426:	e7f4      	b.n	8009412 <_printf_float+0x192>
 8009428:	2301      	movs	r3, #1
 800942a:	e7f2      	b.n	8009412 <_printf_float+0x192>
 800942c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009432:	4299      	cmp	r1, r3
 8009434:	db05      	blt.n	8009442 <_printf_float+0x1c2>
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	6121      	str	r1, [r4, #16]
 800943a:	07d8      	lsls	r0, r3, #31
 800943c:	d5ea      	bpl.n	8009414 <_printf_float+0x194>
 800943e:	1c4b      	adds	r3, r1, #1
 8009440:	e7e7      	b.n	8009412 <_printf_float+0x192>
 8009442:	2900      	cmp	r1, #0
 8009444:	bfd4      	ite	le
 8009446:	f1c1 0202 	rsble	r2, r1, #2
 800944a:	2201      	movgt	r2, #1
 800944c:	4413      	add	r3, r2
 800944e:	e7e0      	b.n	8009412 <_printf_float+0x192>
 8009450:	6823      	ldr	r3, [r4, #0]
 8009452:	055a      	lsls	r2, r3, #21
 8009454:	d407      	bmi.n	8009466 <_printf_float+0x1e6>
 8009456:	6923      	ldr	r3, [r4, #16]
 8009458:	4642      	mov	r2, r8
 800945a:	4631      	mov	r1, r6
 800945c:	4628      	mov	r0, r5
 800945e:	47b8      	blx	r7
 8009460:	3001      	adds	r0, #1
 8009462:	d12b      	bne.n	80094bc <_printf_float+0x23c>
 8009464:	e767      	b.n	8009336 <_printf_float+0xb6>
 8009466:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800946a:	f240 80dd 	bls.w	8009628 <_printf_float+0x3a8>
 800946e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009472:	2200      	movs	r2, #0
 8009474:	2300      	movs	r3, #0
 8009476:	f7f7 fb27 	bl	8000ac8 <__aeabi_dcmpeq>
 800947a:	2800      	cmp	r0, #0
 800947c:	d033      	beq.n	80094e6 <_printf_float+0x266>
 800947e:	4a37      	ldr	r2, [pc, #220]	@ (800955c <_printf_float+0x2dc>)
 8009480:	2301      	movs	r3, #1
 8009482:	4631      	mov	r1, r6
 8009484:	4628      	mov	r0, r5
 8009486:	47b8      	blx	r7
 8009488:	3001      	adds	r0, #1
 800948a:	f43f af54 	beq.w	8009336 <_printf_float+0xb6>
 800948e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009492:	4543      	cmp	r3, r8
 8009494:	db02      	blt.n	800949c <_printf_float+0x21c>
 8009496:	6823      	ldr	r3, [r4, #0]
 8009498:	07d8      	lsls	r0, r3, #31
 800949a:	d50f      	bpl.n	80094bc <_printf_float+0x23c>
 800949c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094a0:	4631      	mov	r1, r6
 80094a2:	4628      	mov	r0, r5
 80094a4:	47b8      	blx	r7
 80094a6:	3001      	adds	r0, #1
 80094a8:	f43f af45 	beq.w	8009336 <_printf_float+0xb6>
 80094ac:	f04f 0900 	mov.w	r9, #0
 80094b0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80094b4:	f104 0a1a 	add.w	sl, r4, #26
 80094b8:	45c8      	cmp	r8, r9
 80094ba:	dc09      	bgt.n	80094d0 <_printf_float+0x250>
 80094bc:	6823      	ldr	r3, [r4, #0]
 80094be:	079b      	lsls	r3, r3, #30
 80094c0:	f100 8103 	bmi.w	80096ca <_printf_float+0x44a>
 80094c4:	68e0      	ldr	r0, [r4, #12]
 80094c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094c8:	4298      	cmp	r0, r3
 80094ca:	bfb8      	it	lt
 80094cc:	4618      	movlt	r0, r3
 80094ce:	e734      	b.n	800933a <_printf_float+0xba>
 80094d0:	2301      	movs	r3, #1
 80094d2:	4652      	mov	r2, sl
 80094d4:	4631      	mov	r1, r6
 80094d6:	4628      	mov	r0, r5
 80094d8:	47b8      	blx	r7
 80094da:	3001      	adds	r0, #1
 80094dc:	f43f af2b 	beq.w	8009336 <_printf_float+0xb6>
 80094e0:	f109 0901 	add.w	r9, r9, #1
 80094e4:	e7e8      	b.n	80094b8 <_printf_float+0x238>
 80094e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	dc39      	bgt.n	8009560 <_printf_float+0x2e0>
 80094ec:	4a1b      	ldr	r2, [pc, #108]	@ (800955c <_printf_float+0x2dc>)
 80094ee:	2301      	movs	r3, #1
 80094f0:	4631      	mov	r1, r6
 80094f2:	4628      	mov	r0, r5
 80094f4:	47b8      	blx	r7
 80094f6:	3001      	adds	r0, #1
 80094f8:	f43f af1d 	beq.w	8009336 <_printf_float+0xb6>
 80094fc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009500:	ea59 0303 	orrs.w	r3, r9, r3
 8009504:	d102      	bne.n	800950c <_printf_float+0x28c>
 8009506:	6823      	ldr	r3, [r4, #0]
 8009508:	07d9      	lsls	r1, r3, #31
 800950a:	d5d7      	bpl.n	80094bc <_printf_float+0x23c>
 800950c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009510:	4631      	mov	r1, r6
 8009512:	4628      	mov	r0, r5
 8009514:	47b8      	blx	r7
 8009516:	3001      	adds	r0, #1
 8009518:	f43f af0d 	beq.w	8009336 <_printf_float+0xb6>
 800951c:	f04f 0a00 	mov.w	sl, #0
 8009520:	f104 0b1a 	add.w	fp, r4, #26
 8009524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009526:	425b      	negs	r3, r3
 8009528:	4553      	cmp	r3, sl
 800952a:	dc01      	bgt.n	8009530 <_printf_float+0x2b0>
 800952c:	464b      	mov	r3, r9
 800952e:	e793      	b.n	8009458 <_printf_float+0x1d8>
 8009530:	2301      	movs	r3, #1
 8009532:	465a      	mov	r2, fp
 8009534:	4631      	mov	r1, r6
 8009536:	4628      	mov	r0, r5
 8009538:	47b8      	blx	r7
 800953a:	3001      	adds	r0, #1
 800953c:	f43f aefb 	beq.w	8009336 <_printf_float+0xb6>
 8009540:	f10a 0a01 	add.w	sl, sl, #1
 8009544:	e7ee      	b.n	8009524 <_printf_float+0x2a4>
 8009546:	bf00      	nop
 8009548:	7fefffff 	.word	0x7fefffff
 800954c:	0801c11c 	.word	0x0801c11c
 8009550:	0801c118 	.word	0x0801c118
 8009554:	0801c124 	.word	0x0801c124
 8009558:	0801c120 	.word	0x0801c120
 800955c:	0801c128 	.word	0x0801c128
 8009560:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009562:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009566:	4553      	cmp	r3, sl
 8009568:	bfa8      	it	ge
 800956a:	4653      	movge	r3, sl
 800956c:	2b00      	cmp	r3, #0
 800956e:	4699      	mov	r9, r3
 8009570:	dc36      	bgt.n	80095e0 <_printf_float+0x360>
 8009572:	f04f 0b00 	mov.w	fp, #0
 8009576:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800957a:	f104 021a 	add.w	r2, r4, #26
 800957e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009580:	9306      	str	r3, [sp, #24]
 8009582:	eba3 0309 	sub.w	r3, r3, r9
 8009586:	455b      	cmp	r3, fp
 8009588:	dc31      	bgt.n	80095ee <_printf_float+0x36e>
 800958a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800958c:	459a      	cmp	sl, r3
 800958e:	dc3a      	bgt.n	8009606 <_printf_float+0x386>
 8009590:	6823      	ldr	r3, [r4, #0]
 8009592:	07da      	lsls	r2, r3, #31
 8009594:	d437      	bmi.n	8009606 <_printf_float+0x386>
 8009596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009598:	ebaa 0903 	sub.w	r9, sl, r3
 800959c:	9b06      	ldr	r3, [sp, #24]
 800959e:	ebaa 0303 	sub.w	r3, sl, r3
 80095a2:	4599      	cmp	r9, r3
 80095a4:	bfa8      	it	ge
 80095a6:	4699      	movge	r9, r3
 80095a8:	f1b9 0f00 	cmp.w	r9, #0
 80095ac:	dc33      	bgt.n	8009616 <_printf_float+0x396>
 80095ae:	f04f 0800 	mov.w	r8, #0
 80095b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095b6:	f104 0b1a 	add.w	fp, r4, #26
 80095ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095bc:	ebaa 0303 	sub.w	r3, sl, r3
 80095c0:	eba3 0309 	sub.w	r3, r3, r9
 80095c4:	4543      	cmp	r3, r8
 80095c6:	f77f af79 	ble.w	80094bc <_printf_float+0x23c>
 80095ca:	2301      	movs	r3, #1
 80095cc:	465a      	mov	r2, fp
 80095ce:	4631      	mov	r1, r6
 80095d0:	4628      	mov	r0, r5
 80095d2:	47b8      	blx	r7
 80095d4:	3001      	adds	r0, #1
 80095d6:	f43f aeae 	beq.w	8009336 <_printf_float+0xb6>
 80095da:	f108 0801 	add.w	r8, r8, #1
 80095de:	e7ec      	b.n	80095ba <_printf_float+0x33a>
 80095e0:	4642      	mov	r2, r8
 80095e2:	4631      	mov	r1, r6
 80095e4:	4628      	mov	r0, r5
 80095e6:	47b8      	blx	r7
 80095e8:	3001      	adds	r0, #1
 80095ea:	d1c2      	bne.n	8009572 <_printf_float+0x2f2>
 80095ec:	e6a3      	b.n	8009336 <_printf_float+0xb6>
 80095ee:	2301      	movs	r3, #1
 80095f0:	4631      	mov	r1, r6
 80095f2:	4628      	mov	r0, r5
 80095f4:	9206      	str	r2, [sp, #24]
 80095f6:	47b8      	blx	r7
 80095f8:	3001      	adds	r0, #1
 80095fa:	f43f ae9c 	beq.w	8009336 <_printf_float+0xb6>
 80095fe:	9a06      	ldr	r2, [sp, #24]
 8009600:	f10b 0b01 	add.w	fp, fp, #1
 8009604:	e7bb      	b.n	800957e <_printf_float+0x2fe>
 8009606:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800960a:	4631      	mov	r1, r6
 800960c:	4628      	mov	r0, r5
 800960e:	47b8      	blx	r7
 8009610:	3001      	adds	r0, #1
 8009612:	d1c0      	bne.n	8009596 <_printf_float+0x316>
 8009614:	e68f      	b.n	8009336 <_printf_float+0xb6>
 8009616:	9a06      	ldr	r2, [sp, #24]
 8009618:	464b      	mov	r3, r9
 800961a:	4442      	add	r2, r8
 800961c:	4631      	mov	r1, r6
 800961e:	4628      	mov	r0, r5
 8009620:	47b8      	blx	r7
 8009622:	3001      	adds	r0, #1
 8009624:	d1c3      	bne.n	80095ae <_printf_float+0x32e>
 8009626:	e686      	b.n	8009336 <_printf_float+0xb6>
 8009628:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800962c:	f1ba 0f01 	cmp.w	sl, #1
 8009630:	dc01      	bgt.n	8009636 <_printf_float+0x3b6>
 8009632:	07db      	lsls	r3, r3, #31
 8009634:	d536      	bpl.n	80096a4 <_printf_float+0x424>
 8009636:	2301      	movs	r3, #1
 8009638:	4642      	mov	r2, r8
 800963a:	4631      	mov	r1, r6
 800963c:	4628      	mov	r0, r5
 800963e:	47b8      	blx	r7
 8009640:	3001      	adds	r0, #1
 8009642:	f43f ae78 	beq.w	8009336 <_printf_float+0xb6>
 8009646:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800964a:	4631      	mov	r1, r6
 800964c:	4628      	mov	r0, r5
 800964e:	47b8      	blx	r7
 8009650:	3001      	adds	r0, #1
 8009652:	f43f ae70 	beq.w	8009336 <_printf_float+0xb6>
 8009656:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800965a:	2200      	movs	r2, #0
 800965c:	2300      	movs	r3, #0
 800965e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009662:	f7f7 fa31 	bl	8000ac8 <__aeabi_dcmpeq>
 8009666:	b9c0      	cbnz	r0, 800969a <_printf_float+0x41a>
 8009668:	4653      	mov	r3, sl
 800966a:	f108 0201 	add.w	r2, r8, #1
 800966e:	4631      	mov	r1, r6
 8009670:	4628      	mov	r0, r5
 8009672:	47b8      	blx	r7
 8009674:	3001      	adds	r0, #1
 8009676:	d10c      	bne.n	8009692 <_printf_float+0x412>
 8009678:	e65d      	b.n	8009336 <_printf_float+0xb6>
 800967a:	2301      	movs	r3, #1
 800967c:	465a      	mov	r2, fp
 800967e:	4631      	mov	r1, r6
 8009680:	4628      	mov	r0, r5
 8009682:	47b8      	blx	r7
 8009684:	3001      	adds	r0, #1
 8009686:	f43f ae56 	beq.w	8009336 <_printf_float+0xb6>
 800968a:	f108 0801 	add.w	r8, r8, #1
 800968e:	45d0      	cmp	r8, sl
 8009690:	dbf3      	blt.n	800967a <_printf_float+0x3fa>
 8009692:	464b      	mov	r3, r9
 8009694:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009698:	e6df      	b.n	800945a <_printf_float+0x1da>
 800969a:	f04f 0800 	mov.w	r8, #0
 800969e:	f104 0b1a 	add.w	fp, r4, #26
 80096a2:	e7f4      	b.n	800968e <_printf_float+0x40e>
 80096a4:	2301      	movs	r3, #1
 80096a6:	4642      	mov	r2, r8
 80096a8:	e7e1      	b.n	800966e <_printf_float+0x3ee>
 80096aa:	2301      	movs	r3, #1
 80096ac:	464a      	mov	r2, r9
 80096ae:	4631      	mov	r1, r6
 80096b0:	4628      	mov	r0, r5
 80096b2:	47b8      	blx	r7
 80096b4:	3001      	adds	r0, #1
 80096b6:	f43f ae3e 	beq.w	8009336 <_printf_float+0xb6>
 80096ba:	f108 0801 	add.w	r8, r8, #1
 80096be:	68e3      	ldr	r3, [r4, #12]
 80096c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80096c2:	1a5b      	subs	r3, r3, r1
 80096c4:	4543      	cmp	r3, r8
 80096c6:	dcf0      	bgt.n	80096aa <_printf_float+0x42a>
 80096c8:	e6fc      	b.n	80094c4 <_printf_float+0x244>
 80096ca:	f04f 0800 	mov.w	r8, #0
 80096ce:	f104 0919 	add.w	r9, r4, #25
 80096d2:	e7f4      	b.n	80096be <_printf_float+0x43e>

080096d4 <_printf_common>:
 80096d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096d8:	4616      	mov	r6, r2
 80096da:	4698      	mov	r8, r3
 80096dc:	688a      	ldr	r2, [r1, #8]
 80096de:	690b      	ldr	r3, [r1, #16]
 80096e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096e4:	4293      	cmp	r3, r2
 80096e6:	bfb8      	it	lt
 80096e8:	4613      	movlt	r3, r2
 80096ea:	6033      	str	r3, [r6, #0]
 80096ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80096f0:	4607      	mov	r7, r0
 80096f2:	460c      	mov	r4, r1
 80096f4:	b10a      	cbz	r2, 80096fa <_printf_common+0x26>
 80096f6:	3301      	adds	r3, #1
 80096f8:	6033      	str	r3, [r6, #0]
 80096fa:	6823      	ldr	r3, [r4, #0]
 80096fc:	0699      	lsls	r1, r3, #26
 80096fe:	bf42      	ittt	mi
 8009700:	6833      	ldrmi	r3, [r6, #0]
 8009702:	3302      	addmi	r3, #2
 8009704:	6033      	strmi	r3, [r6, #0]
 8009706:	6825      	ldr	r5, [r4, #0]
 8009708:	f015 0506 	ands.w	r5, r5, #6
 800970c:	d106      	bne.n	800971c <_printf_common+0x48>
 800970e:	f104 0a19 	add.w	sl, r4, #25
 8009712:	68e3      	ldr	r3, [r4, #12]
 8009714:	6832      	ldr	r2, [r6, #0]
 8009716:	1a9b      	subs	r3, r3, r2
 8009718:	42ab      	cmp	r3, r5
 800971a:	dc26      	bgt.n	800976a <_printf_common+0x96>
 800971c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009720:	6822      	ldr	r2, [r4, #0]
 8009722:	3b00      	subs	r3, #0
 8009724:	bf18      	it	ne
 8009726:	2301      	movne	r3, #1
 8009728:	0692      	lsls	r2, r2, #26
 800972a:	d42b      	bmi.n	8009784 <_printf_common+0xb0>
 800972c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009730:	4641      	mov	r1, r8
 8009732:	4638      	mov	r0, r7
 8009734:	47c8      	blx	r9
 8009736:	3001      	adds	r0, #1
 8009738:	d01e      	beq.n	8009778 <_printf_common+0xa4>
 800973a:	6823      	ldr	r3, [r4, #0]
 800973c:	6922      	ldr	r2, [r4, #16]
 800973e:	f003 0306 	and.w	r3, r3, #6
 8009742:	2b04      	cmp	r3, #4
 8009744:	bf02      	ittt	eq
 8009746:	68e5      	ldreq	r5, [r4, #12]
 8009748:	6833      	ldreq	r3, [r6, #0]
 800974a:	1aed      	subeq	r5, r5, r3
 800974c:	68a3      	ldr	r3, [r4, #8]
 800974e:	bf0c      	ite	eq
 8009750:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009754:	2500      	movne	r5, #0
 8009756:	4293      	cmp	r3, r2
 8009758:	bfc4      	itt	gt
 800975a:	1a9b      	subgt	r3, r3, r2
 800975c:	18ed      	addgt	r5, r5, r3
 800975e:	2600      	movs	r6, #0
 8009760:	341a      	adds	r4, #26
 8009762:	42b5      	cmp	r5, r6
 8009764:	d11a      	bne.n	800979c <_printf_common+0xc8>
 8009766:	2000      	movs	r0, #0
 8009768:	e008      	b.n	800977c <_printf_common+0xa8>
 800976a:	2301      	movs	r3, #1
 800976c:	4652      	mov	r2, sl
 800976e:	4641      	mov	r1, r8
 8009770:	4638      	mov	r0, r7
 8009772:	47c8      	blx	r9
 8009774:	3001      	adds	r0, #1
 8009776:	d103      	bne.n	8009780 <_printf_common+0xac>
 8009778:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800977c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009780:	3501      	adds	r5, #1
 8009782:	e7c6      	b.n	8009712 <_printf_common+0x3e>
 8009784:	18e1      	adds	r1, r4, r3
 8009786:	1c5a      	adds	r2, r3, #1
 8009788:	2030      	movs	r0, #48	@ 0x30
 800978a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800978e:	4422      	add	r2, r4
 8009790:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009794:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009798:	3302      	adds	r3, #2
 800979a:	e7c7      	b.n	800972c <_printf_common+0x58>
 800979c:	2301      	movs	r3, #1
 800979e:	4622      	mov	r2, r4
 80097a0:	4641      	mov	r1, r8
 80097a2:	4638      	mov	r0, r7
 80097a4:	47c8      	blx	r9
 80097a6:	3001      	adds	r0, #1
 80097a8:	d0e6      	beq.n	8009778 <_printf_common+0xa4>
 80097aa:	3601      	adds	r6, #1
 80097ac:	e7d9      	b.n	8009762 <_printf_common+0x8e>
	...

080097b0 <_printf_i>:
 80097b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097b4:	7e0f      	ldrb	r7, [r1, #24]
 80097b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097b8:	2f78      	cmp	r7, #120	@ 0x78
 80097ba:	4691      	mov	r9, r2
 80097bc:	4680      	mov	r8, r0
 80097be:	460c      	mov	r4, r1
 80097c0:	469a      	mov	sl, r3
 80097c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80097c6:	d807      	bhi.n	80097d8 <_printf_i+0x28>
 80097c8:	2f62      	cmp	r7, #98	@ 0x62
 80097ca:	d80a      	bhi.n	80097e2 <_printf_i+0x32>
 80097cc:	2f00      	cmp	r7, #0
 80097ce:	f000 80d1 	beq.w	8009974 <_printf_i+0x1c4>
 80097d2:	2f58      	cmp	r7, #88	@ 0x58
 80097d4:	f000 80b8 	beq.w	8009948 <_printf_i+0x198>
 80097d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80097e0:	e03a      	b.n	8009858 <_printf_i+0xa8>
 80097e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80097e6:	2b15      	cmp	r3, #21
 80097e8:	d8f6      	bhi.n	80097d8 <_printf_i+0x28>
 80097ea:	a101      	add	r1, pc, #4	@ (adr r1, 80097f0 <_printf_i+0x40>)
 80097ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80097f0:	08009849 	.word	0x08009849
 80097f4:	0800985d 	.word	0x0800985d
 80097f8:	080097d9 	.word	0x080097d9
 80097fc:	080097d9 	.word	0x080097d9
 8009800:	080097d9 	.word	0x080097d9
 8009804:	080097d9 	.word	0x080097d9
 8009808:	0800985d 	.word	0x0800985d
 800980c:	080097d9 	.word	0x080097d9
 8009810:	080097d9 	.word	0x080097d9
 8009814:	080097d9 	.word	0x080097d9
 8009818:	080097d9 	.word	0x080097d9
 800981c:	0800995b 	.word	0x0800995b
 8009820:	08009887 	.word	0x08009887
 8009824:	08009915 	.word	0x08009915
 8009828:	080097d9 	.word	0x080097d9
 800982c:	080097d9 	.word	0x080097d9
 8009830:	0800997d 	.word	0x0800997d
 8009834:	080097d9 	.word	0x080097d9
 8009838:	08009887 	.word	0x08009887
 800983c:	080097d9 	.word	0x080097d9
 8009840:	080097d9 	.word	0x080097d9
 8009844:	0800991d 	.word	0x0800991d
 8009848:	6833      	ldr	r3, [r6, #0]
 800984a:	1d1a      	adds	r2, r3, #4
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	6032      	str	r2, [r6, #0]
 8009850:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009854:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009858:	2301      	movs	r3, #1
 800985a:	e09c      	b.n	8009996 <_printf_i+0x1e6>
 800985c:	6833      	ldr	r3, [r6, #0]
 800985e:	6820      	ldr	r0, [r4, #0]
 8009860:	1d19      	adds	r1, r3, #4
 8009862:	6031      	str	r1, [r6, #0]
 8009864:	0606      	lsls	r6, r0, #24
 8009866:	d501      	bpl.n	800986c <_printf_i+0xbc>
 8009868:	681d      	ldr	r5, [r3, #0]
 800986a:	e003      	b.n	8009874 <_printf_i+0xc4>
 800986c:	0645      	lsls	r5, r0, #25
 800986e:	d5fb      	bpl.n	8009868 <_printf_i+0xb8>
 8009870:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009874:	2d00      	cmp	r5, #0
 8009876:	da03      	bge.n	8009880 <_printf_i+0xd0>
 8009878:	232d      	movs	r3, #45	@ 0x2d
 800987a:	426d      	negs	r5, r5
 800987c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009880:	4858      	ldr	r0, [pc, #352]	@ (80099e4 <_printf_i+0x234>)
 8009882:	230a      	movs	r3, #10
 8009884:	e011      	b.n	80098aa <_printf_i+0xfa>
 8009886:	6821      	ldr	r1, [r4, #0]
 8009888:	6833      	ldr	r3, [r6, #0]
 800988a:	0608      	lsls	r0, r1, #24
 800988c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009890:	d402      	bmi.n	8009898 <_printf_i+0xe8>
 8009892:	0649      	lsls	r1, r1, #25
 8009894:	bf48      	it	mi
 8009896:	b2ad      	uxthmi	r5, r5
 8009898:	2f6f      	cmp	r7, #111	@ 0x6f
 800989a:	4852      	ldr	r0, [pc, #328]	@ (80099e4 <_printf_i+0x234>)
 800989c:	6033      	str	r3, [r6, #0]
 800989e:	bf14      	ite	ne
 80098a0:	230a      	movne	r3, #10
 80098a2:	2308      	moveq	r3, #8
 80098a4:	2100      	movs	r1, #0
 80098a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098aa:	6866      	ldr	r6, [r4, #4]
 80098ac:	60a6      	str	r6, [r4, #8]
 80098ae:	2e00      	cmp	r6, #0
 80098b0:	db05      	blt.n	80098be <_printf_i+0x10e>
 80098b2:	6821      	ldr	r1, [r4, #0]
 80098b4:	432e      	orrs	r6, r5
 80098b6:	f021 0104 	bic.w	r1, r1, #4
 80098ba:	6021      	str	r1, [r4, #0]
 80098bc:	d04b      	beq.n	8009956 <_printf_i+0x1a6>
 80098be:	4616      	mov	r6, r2
 80098c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80098c4:	fb03 5711 	mls	r7, r3, r1, r5
 80098c8:	5dc7      	ldrb	r7, [r0, r7]
 80098ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80098ce:	462f      	mov	r7, r5
 80098d0:	42bb      	cmp	r3, r7
 80098d2:	460d      	mov	r5, r1
 80098d4:	d9f4      	bls.n	80098c0 <_printf_i+0x110>
 80098d6:	2b08      	cmp	r3, #8
 80098d8:	d10b      	bne.n	80098f2 <_printf_i+0x142>
 80098da:	6823      	ldr	r3, [r4, #0]
 80098dc:	07df      	lsls	r7, r3, #31
 80098de:	d508      	bpl.n	80098f2 <_printf_i+0x142>
 80098e0:	6923      	ldr	r3, [r4, #16]
 80098e2:	6861      	ldr	r1, [r4, #4]
 80098e4:	4299      	cmp	r1, r3
 80098e6:	bfde      	ittt	le
 80098e8:	2330      	movle	r3, #48	@ 0x30
 80098ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098ee:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80098f2:	1b92      	subs	r2, r2, r6
 80098f4:	6122      	str	r2, [r4, #16]
 80098f6:	f8cd a000 	str.w	sl, [sp]
 80098fa:	464b      	mov	r3, r9
 80098fc:	aa03      	add	r2, sp, #12
 80098fe:	4621      	mov	r1, r4
 8009900:	4640      	mov	r0, r8
 8009902:	f7ff fee7 	bl	80096d4 <_printf_common>
 8009906:	3001      	adds	r0, #1
 8009908:	d14a      	bne.n	80099a0 <_printf_i+0x1f0>
 800990a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800990e:	b004      	add	sp, #16
 8009910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009914:	6823      	ldr	r3, [r4, #0]
 8009916:	f043 0320 	orr.w	r3, r3, #32
 800991a:	6023      	str	r3, [r4, #0]
 800991c:	4832      	ldr	r0, [pc, #200]	@ (80099e8 <_printf_i+0x238>)
 800991e:	2778      	movs	r7, #120	@ 0x78
 8009920:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	6831      	ldr	r1, [r6, #0]
 8009928:	061f      	lsls	r7, r3, #24
 800992a:	f851 5b04 	ldr.w	r5, [r1], #4
 800992e:	d402      	bmi.n	8009936 <_printf_i+0x186>
 8009930:	065f      	lsls	r7, r3, #25
 8009932:	bf48      	it	mi
 8009934:	b2ad      	uxthmi	r5, r5
 8009936:	6031      	str	r1, [r6, #0]
 8009938:	07d9      	lsls	r1, r3, #31
 800993a:	bf44      	itt	mi
 800993c:	f043 0320 	orrmi.w	r3, r3, #32
 8009940:	6023      	strmi	r3, [r4, #0]
 8009942:	b11d      	cbz	r5, 800994c <_printf_i+0x19c>
 8009944:	2310      	movs	r3, #16
 8009946:	e7ad      	b.n	80098a4 <_printf_i+0xf4>
 8009948:	4826      	ldr	r0, [pc, #152]	@ (80099e4 <_printf_i+0x234>)
 800994a:	e7e9      	b.n	8009920 <_printf_i+0x170>
 800994c:	6823      	ldr	r3, [r4, #0]
 800994e:	f023 0320 	bic.w	r3, r3, #32
 8009952:	6023      	str	r3, [r4, #0]
 8009954:	e7f6      	b.n	8009944 <_printf_i+0x194>
 8009956:	4616      	mov	r6, r2
 8009958:	e7bd      	b.n	80098d6 <_printf_i+0x126>
 800995a:	6833      	ldr	r3, [r6, #0]
 800995c:	6825      	ldr	r5, [r4, #0]
 800995e:	6961      	ldr	r1, [r4, #20]
 8009960:	1d18      	adds	r0, r3, #4
 8009962:	6030      	str	r0, [r6, #0]
 8009964:	062e      	lsls	r6, r5, #24
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	d501      	bpl.n	800996e <_printf_i+0x1be>
 800996a:	6019      	str	r1, [r3, #0]
 800996c:	e002      	b.n	8009974 <_printf_i+0x1c4>
 800996e:	0668      	lsls	r0, r5, #25
 8009970:	d5fb      	bpl.n	800996a <_printf_i+0x1ba>
 8009972:	8019      	strh	r1, [r3, #0]
 8009974:	2300      	movs	r3, #0
 8009976:	6123      	str	r3, [r4, #16]
 8009978:	4616      	mov	r6, r2
 800997a:	e7bc      	b.n	80098f6 <_printf_i+0x146>
 800997c:	6833      	ldr	r3, [r6, #0]
 800997e:	1d1a      	adds	r2, r3, #4
 8009980:	6032      	str	r2, [r6, #0]
 8009982:	681e      	ldr	r6, [r3, #0]
 8009984:	6862      	ldr	r2, [r4, #4]
 8009986:	2100      	movs	r1, #0
 8009988:	4630      	mov	r0, r6
 800998a:	f7f6 fc21 	bl	80001d0 <memchr>
 800998e:	b108      	cbz	r0, 8009994 <_printf_i+0x1e4>
 8009990:	1b80      	subs	r0, r0, r6
 8009992:	6060      	str	r0, [r4, #4]
 8009994:	6863      	ldr	r3, [r4, #4]
 8009996:	6123      	str	r3, [r4, #16]
 8009998:	2300      	movs	r3, #0
 800999a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800999e:	e7aa      	b.n	80098f6 <_printf_i+0x146>
 80099a0:	6923      	ldr	r3, [r4, #16]
 80099a2:	4632      	mov	r2, r6
 80099a4:	4649      	mov	r1, r9
 80099a6:	4640      	mov	r0, r8
 80099a8:	47d0      	blx	sl
 80099aa:	3001      	adds	r0, #1
 80099ac:	d0ad      	beq.n	800990a <_printf_i+0x15a>
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	079b      	lsls	r3, r3, #30
 80099b2:	d413      	bmi.n	80099dc <_printf_i+0x22c>
 80099b4:	68e0      	ldr	r0, [r4, #12]
 80099b6:	9b03      	ldr	r3, [sp, #12]
 80099b8:	4298      	cmp	r0, r3
 80099ba:	bfb8      	it	lt
 80099bc:	4618      	movlt	r0, r3
 80099be:	e7a6      	b.n	800990e <_printf_i+0x15e>
 80099c0:	2301      	movs	r3, #1
 80099c2:	4632      	mov	r2, r6
 80099c4:	4649      	mov	r1, r9
 80099c6:	4640      	mov	r0, r8
 80099c8:	47d0      	blx	sl
 80099ca:	3001      	adds	r0, #1
 80099cc:	d09d      	beq.n	800990a <_printf_i+0x15a>
 80099ce:	3501      	adds	r5, #1
 80099d0:	68e3      	ldr	r3, [r4, #12]
 80099d2:	9903      	ldr	r1, [sp, #12]
 80099d4:	1a5b      	subs	r3, r3, r1
 80099d6:	42ab      	cmp	r3, r5
 80099d8:	dcf2      	bgt.n	80099c0 <_printf_i+0x210>
 80099da:	e7eb      	b.n	80099b4 <_printf_i+0x204>
 80099dc:	2500      	movs	r5, #0
 80099de:	f104 0619 	add.w	r6, r4, #25
 80099e2:	e7f5      	b.n	80099d0 <_printf_i+0x220>
 80099e4:	0801c12a 	.word	0x0801c12a
 80099e8:	0801c13b 	.word	0x0801c13b

080099ec <std>:
 80099ec:	2300      	movs	r3, #0
 80099ee:	b510      	push	{r4, lr}
 80099f0:	4604      	mov	r4, r0
 80099f2:	e9c0 3300 	strd	r3, r3, [r0]
 80099f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099fa:	6083      	str	r3, [r0, #8]
 80099fc:	8181      	strh	r1, [r0, #12]
 80099fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8009a00:	81c2      	strh	r2, [r0, #14]
 8009a02:	6183      	str	r3, [r0, #24]
 8009a04:	4619      	mov	r1, r3
 8009a06:	2208      	movs	r2, #8
 8009a08:	305c      	adds	r0, #92	@ 0x5c
 8009a0a:	f000 f9f9 	bl	8009e00 <memset>
 8009a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009a44 <std+0x58>)
 8009a10:	6263      	str	r3, [r4, #36]	@ 0x24
 8009a12:	4b0d      	ldr	r3, [pc, #52]	@ (8009a48 <std+0x5c>)
 8009a14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a16:	4b0d      	ldr	r3, [pc, #52]	@ (8009a4c <std+0x60>)
 8009a18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a50 <std+0x64>)
 8009a1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009a54 <std+0x68>)
 8009a20:	6224      	str	r4, [r4, #32]
 8009a22:	429c      	cmp	r4, r3
 8009a24:	d006      	beq.n	8009a34 <std+0x48>
 8009a26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009a2a:	4294      	cmp	r4, r2
 8009a2c:	d002      	beq.n	8009a34 <std+0x48>
 8009a2e:	33d0      	adds	r3, #208	@ 0xd0
 8009a30:	429c      	cmp	r4, r3
 8009a32:	d105      	bne.n	8009a40 <std+0x54>
 8009a34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a3c:	f000 ba6c 	b.w	8009f18 <__retarget_lock_init_recursive>
 8009a40:	bd10      	pop	{r4, pc}
 8009a42:	bf00      	nop
 8009a44:	08009c51 	.word	0x08009c51
 8009a48:	08009c73 	.word	0x08009c73
 8009a4c:	08009cab 	.word	0x08009cab
 8009a50:	08009ccf 	.word	0x08009ccf
 8009a54:	20008eec 	.word	0x20008eec

08009a58 <stdio_exit_handler>:
 8009a58:	4a02      	ldr	r2, [pc, #8]	@ (8009a64 <stdio_exit_handler+0xc>)
 8009a5a:	4903      	ldr	r1, [pc, #12]	@ (8009a68 <stdio_exit_handler+0x10>)
 8009a5c:	4803      	ldr	r0, [pc, #12]	@ (8009a6c <stdio_exit_handler+0x14>)
 8009a5e:	f000 b869 	b.w	8009b34 <_fwalk_sglue>
 8009a62:	bf00      	nop
 8009a64:	20000d74 	.word	0x20000d74
 8009a68:	0800b705 	.word	0x0800b705
 8009a6c:	20000d84 	.word	0x20000d84

08009a70 <cleanup_stdio>:
 8009a70:	6841      	ldr	r1, [r0, #4]
 8009a72:	4b0c      	ldr	r3, [pc, #48]	@ (8009aa4 <cleanup_stdio+0x34>)
 8009a74:	4299      	cmp	r1, r3
 8009a76:	b510      	push	{r4, lr}
 8009a78:	4604      	mov	r4, r0
 8009a7a:	d001      	beq.n	8009a80 <cleanup_stdio+0x10>
 8009a7c:	f001 fe42 	bl	800b704 <_fflush_r>
 8009a80:	68a1      	ldr	r1, [r4, #8]
 8009a82:	4b09      	ldr	r3, [pc, #36]	@ (8009aa8 <cleanup_stdio+0x38>)
 8009a84:	4299      	cmp	r1, r3
 8009a86:	d002      	beq.n	8009a8e <cleanup_stdio+0x1e>
 8009a88:	4620      	mov	r0, r4
 8009a8a:	f001 fe3b 	bl	800b704 <_fflush_r>
 8009a8e:	68e1      	ldr	r1, [r4, #12]
 8009a90:	4b06      	ldr	r3, [pc, #24]	@ (8009aac <cleanup_stdio+0x3c>)
 8009a92:	4299      	cmp	r1, r3
 8009a94:	d004      	beq.n	8009aa0 <cleanup_stdio+0x30>
 8009a96:	4620      	mov	r0, r4
 8009a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a9c:	f001 be32 	b.w	800b704 <_fflush_r>
 8009aa0:	bd10      	pop	{r4, pc}
 8009aa2:	bf00      	nop
 8009aa4:	20008eec 	.word	0x20008eec
 8009aa8:	20008f54 	.word	0x20008f54
 8009aac:	20008fbc 	.word	0x20008fbc

08009ab0 <global_stdio_init.part.0>:
 8009ab0:	b510      	push	{r4, lr}
 8009ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8009ae0 <global_stdio_init.part.0+0x30>)
 8009ab4:	4c0b      	ldr	r4, [pc, #44]	@ (8009ae4 <global_stdio_init.part.0+0x34>)
 8009ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8009ae8 <global_stdio_init.part.0+0x38>)
 8009ab8:	601a      	str	r2, [r3, #0]
 8009aba:	4620      	mov	r0, r4
 8009abc:	2200      	movs	r2, #0
 8009abe:	2104      	movs	r1, #4
 8009ac0:	f7ff ff94 	bl	80099ec <std>
 8009ac4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009ac8:	2201      	movs	r2, #1
 8009aca:	2109      	movs	r1, #9
 8009acc:	f7ff ff8e 	bl	80099ec <std>
 8009ad0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009ad4:	2202      	movs	r2, #2
 8009ad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ada:	2112      	movs	r1, #18
 8009adc:	f7ff bf86 	b.w	80099ec <std>
 8009ae0:	20009024 	.word	0x20009024
 8009ae4:	20008eec 	.word	0x20008eec
 8009ae8:	08009a59 	.word	0x08009a59

08009aec <__sfp_lock_acquire>:
 8009aec:	4801      	ldr	r0, [pc, #4]	@ (8009af4 <__sfp_lock_acquire+0x8>)
 8009aee:	f000 ba14 	b.w	8009f1a <__retarget_lock_acquire_recursive>
 8009af2:	bf00      	nop
 8009af4:	2000902d 	.word	0x2000902d

08009af8 <__sfp_lock_release>:
 8009af8:	4801      	ldr	r0, [pc, #4]	@ (8009b00 <__sfp_lock_release+0x8>)
 8009afa:	f000 ba0f 	b.w	8009f1c <__retarget_lock_release_recursive>
 8009afe:	bf00      	nop
 8009b00:	2000902d 	.word	0x2000902d

08009b04 <__sinit>:
 8009b04:	b510      	push	{r4, lr}
 8009b06:	4604      	mov	r4, r0
 8009b08:	f7ff fff0 	bl	8009aec <__sfp_lock_acquire>
 8009b0c:	6a23      	ldr	r3, [r4, #32]
 8009b0e:	b11b      	cbz	r3, 8009b18 <__sinit+0x14>
 8009b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b14:	f7ff bff0 	b.w	8009af8 <__sfp_lock_release>
 8009b18:	4b04      	ldr	r3, [pc, #16]	@ (8009b2c <__sinit+0x28>)
 8009b1a:	6223      	str	r3, [r4, #32]
 8009b1c:	4b04      	ldr	r3, [pc, #16]	@ (8009b30 <__sinit+0x2c>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d1f5      	bne.n	8009b10 <__sinit+0xc>
 8009b24:	f7ff ffc4 	bl	8009ab0 <global_stdio_init.part.0>
 8009b28:	e7f2      	b.n	8009b10 <__sinit+0xc>
 8009b2a:	bf00      	nop
 8009b2c:	08009a71 	.word	0x08009a71
 8009b30:	20009024 	.word	0x20009024

08009b34 <_fwalk_sglue>:
 8009b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b38:	4607      	mov	r7, r0
 8009b3a:	4688      	mov	r8, r1
 8009b3c:	4614      	mov	r4, r2
 8009b3e:	2600      	movs	r6, #0
 8009b40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b44:	f1b9 0901 	subs.w	r9, r9, #1
 8009b48:	d505      	bpl.n	8009b56 <_fwalk_sglue+0x22>
 8009b4a:	6824      	ldr	r4, [r4, #0]
 8009b4c:	2c00      	cmp	r4, #0
 8009b4e:	d1f7      	bne.n	8009b40 <_fwalk_sglue+0xc>
 8009b50:	4630      	mov	r0, r6
 8009b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b56:	89ab      	ldrh	r3, [r5, #12]
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d907      	bls.n	8009b6c <_fwalk_sglue+0x38>
 8009b5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b60:	3301      	adds	r3, #1
 8009b62:	d003      	beq.n	8009b6c <_fwalk_sglue+0x38>
 8009b64:	4629      	mov	r1, r5
 8009b66:	4638      	mov	r0, r7
 8009b68:	47c0      	blx	r8
 8009b6a:	4306      	orrs	r6, r0
 8009b6c:	3568      	adds	r5, #104	@ 0x68
 8009b6e:	e7e9      	b.n	8009b44 <_fwalk_sglue+0x10>

08009b70 <iprintf>:
 8009b70:	b40f      	push	{r0, r1, r2, r3}
 8009b72:	b507      	push	{r0, r1, r2, lr}
 8009b74:	4906      	ldr	r1, [pc, #24]	@ (8009b90 <iprintf+0x20>)
 8009b76:	ab04      	add	r3, sp, #16
 8009b78:	6808      	ldr	r0, [r1, #0]
 8009b7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b7e:	6881      	ldr	r1, [r0, #8]
 8009b80:	9301      	str	r3, [sp, #4]
 8009b82:	f001 fc23 	bl	800b3cc <_vfiprintf_r>
 8009b86:	b003      	add	sp, #12
 8009b88:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b8c:	b004      	add	sp, #16
 8009b8e:	4770      	bx	lr
 8009b90:	20000d80 	.word	0x20000d80

08009b94 <_puts_r>:
 8009b94:	6a03      	ldr	r3, [r0, #32]
 8009b96:	b570      	push	{r4, r5, r6, lr}
 8009b98:	6884      	ldr	r4, [r0, #8]
 8009b9a:	4605      	mov	r5, r0
 8009b9c:	460e      	mov	r6, r1
 8009b9e:	b90b      	cbnz	r3, 8009ba4 <_puts_r+0x10>
 8009ba0:	f7ff ffb0 	bl	8009b04 <__sinit>
 8009ba4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ba6:	07db      	lsls	r3, r3, #31
 8009ba8:	d405      	bmi.n	8009bb6 <_puts_r+0x22>
 8009baa:	89a3      	ldrh	r3, [r4, #12]
 8009bac:	0598      	lsls	r0, r3, #22
 8009bae:	d402      	bmi.n	8009bb6 <_puts_r+0x22>
 8009bb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bb2:	f000 f9b2 	bl	8009f1a <__retarget_lock_acquire_recursive>
 8009bb6:	89a3      	ldrh	r3, [r4, #12]
 8009bb8:	0719      	lsls	r1, r3, #28
 8009bba:	d502      	bpl.n	8009bc2 <_puts_r+0x2e>
 8009bbc:	6923      	ldr	r3, [r4, #16]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d135      	bne.n	8009c2e <_puts_r+0x9a>
 8009bc2:	4621      	mov	r1, r4
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	f000 f8c5 	bl	8009d54 <__swsetup_r>
 8009bca:	b380      	cbz	r0, 8009c2e <_puts_r+0x9a>
 8009bcc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009bd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bd2:	07da      	lsls	r2, r3, #31
 8009bd4:	d405      	bmi.n	8009be2 <_puts_r+0x4e>
 8009bd6:	89a3      	ldrh	r3, [r4, #12]
 8009bd8:	059b      	lsls	r3, r3, #22
 8009bda:	d402      	bmi.n	8009be2 <_puts_r+0x4e>
 8009bdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bde:	f000 f99d 	bl	8009f1c <__retarget_lock_release_recursive>
 8009be2:	4628      	mov	r0, r5
 8009be4:	bd70      	pop	{r4, r5, r6, pc}
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	da04      	bge.n	8009bf4 <_puts_r+0x60>
 8009bea:	69a2      	ldr	r2, [r4, #24]
 8009bec:	429a      	cmp	r2, r3
 8009bee:	dc17      	bgt.n	8009c20 <_puts_r+0x8c>
 8009bf0:	290a      	cmp	r1, #10
 8009bf2:	d015      	beq.n	8009c20 <_puts_r+0x8c>
 8009bf4:	6823      	ldr	r3, [r4, #0]
 8009bf6:	1c5a      	adds	r2, r3, #1
 8009bf8:	6022      	str	r2, [r4, #0]
 8009bfa:	7019      	strb	r1, [r3, #0]
 8009bfc:	68a3      	ldr	r3, [r4, #8]
 8009bfe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009c02:	3b01      	subs	r3, #1
 8009c04:	60a3      	str	r3, [r4, #8]
 8009c06:	2900      	cmp	r1, #0
 8009c08:	d1ed      	bne.n	8009be6 <_puts_r+0x52>
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	da11      	bge.n	8009c32 <_puts_r+0x9e>
 8009c0e:	4622      	mov	r2, r4
 8009c10:	210a      	movs	r1, #10
 8009c12:	4628      	mov	r0, r5
 8009c14:	f000 f85f 	bl	8009cd6 <__swbuf_r>
 8009c18:	3001      	adds	r0, #1
 8009c1a:	d0d7      	beq.n	8009bcc <_puts_r+0x38>
 8009c1c:	250a      	movs	r5, #10
 8009c1e:	e7d7      	b.n	8009bd0 <_puts_r+0x3c>
 8009c20:	4622      	mov	r2, r4
 8009c22:	4628      	mov	r0, r5
 8009c24:	f000 f857 	bl	8009cd6 <__swbuf_r>
 8009c28:	3001      	adds	r0, #1
 8009c2a:	d1e7      	bne.n	8009bfc <_puts_r+0x68>
 8009c2c:	e7ce      	b.n	8009bcc <_puts_r+0x38>
 8009c2e:	3e01      	subs	r6, #1
 8009c30:	e7e4      	b.n	8009bfc <_puts_r+0x68>
 8009c32:	6823      	ldr	r3, [r4, #0]
 8009c34:	1c5a      	adds	r2, r3, #1
 8009c36:	6022      	str	r2, [r4, #0]
 8009c38:	220a      	movs	r2, #10
 8009c3a:	701a      	strb	r2, [r3, #0]
 8009c3c:	e7ee      	b.n	8009c1c <_puts_r+0x88>
	...

08009c40 <puts>:
 8009c40:	4b02      	ldr	r3, [pc, #8]	@ (8009c4c <puts+0xc>)
 8009c42:	4601      	mov	r1, r0
 8009c44:	6818      	ldr	r0, [r3, #0]
 8009c46:	f7ff bfa5 	b.w	8009b94 <_puts_r>
 8009c4a:	bf00      	nop
 8009c4c:	20000d80 	.word	0x20000d80

08009c50 <__sread>:
 8009c50:	b510      	push	{r4, lr}
 8009c52:	460c      	mov	r4, r1
 8009c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c58:	f000 f900 	bl	8009e5c <_read_r>
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	bfab      	itete	ge
 8009c60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009c62:	89a3      	ldrhlt	r3, [r4, #12]
 8009c64:	181b      	addge	r3, r3, r0
 8009c66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009c6a:	bfac      	ite	ge
 8009c6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009c6e:	81a3      	strhlt	r3, [r4, #12]
 8009c70:	bd10      	pop	{r4, pc}

08009c72 <__swrite>:
 8009c72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c76:	461f      	mov	r7, r3
 8009c78:	898b      	ldrh	r3, [r1, #12]
 8009c7a:	05db      	lsls	r3, r3, #23
 8009c7c:	4605      	mov	r5, r0
 8009c7e:	460c      	mov	r4, r1
 8009c80:	4616      	mov	r6, r2
 8009c82:	d505      	bpl.n	8009c90 <__swrite+0x1e>
 8009c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c88:	2302      	movs	r3, #2
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f000 f8d4 	bl	8009e38 <_lseek_r>
 8009c90:	89a3      	ldrh	r3, [r4, #12]
 8009c92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c9a:	81a3      	strh	r3, [r4, #12]
 8009c9c:	4632      	mov	r2, r6
 8009c9e:	463b      	mov	r3, r7
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca6:	f000 b8fb 	b.w	8009ea0 <_write_r>

08009caa <__sseek>:
 8009caa:	b510      	push	{r4, lr}
 8009cac:	460c      	mov	r4, r1
 8009cae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cb2:	f000 f8c1 	bl	8009e38 <_lseek_r>
 8009cb6:	1c43      	adds	r3, r0, #1
 8009cb8:	89a3      	ldrh	r3, [r4, #12]
 8009cba:	bf15      	itete	ne
 8009cbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009cbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009cc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009cc6:	81a3      	strheq	r3, [r4, #12]
 8009cc8:	bf18      	it	ne
 8009cca:	81a3      	strhne	r3, [r4, #12]
 8009ccc:	bd10      	pop	{r4, pc}

08009cce <__sclose>:
 8009cce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cd2:	f000 b8a1 	b.w	8009e18 <_close_r>

08009cd6 <__swbuf_r>:
 8009cd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd8:	460e      	mov	r6, r1
 8009cda:	4614      	mov	r4, r2
 8009cdc:	4605      	mov	r5, r0
 8009cde:	b118      	cbz	r0, 8009ce8 <__swbuf_r+0x12>
 8009ce0:	6a03      	ldr	r3, [r0, #32]
 8009ce2:	b90b      	cbnz	r3, 8009ce8 <__swbuf_r+0x12>
 8009ce4:	f7ff ff0e 	bl	8009b04 <__sinit>
 8009ce8:	69a3      	ldr	r3, [r4, #24]
 8009cea:	60a3      	str	r3, [r4, #8]
 8009cec:	89a3      	ldrh	r3, [r4, #12]
 8009cee:	071a      	lsls	r2, r3, #28
 8009cf0:	d501      	bpl.n	8009cf6 <__swbuf_r+0x20>
 8009cf2:	6923      	ldr	r3, [r4, #16]
 8009cf4:	b943      	cbnz	r3, 8009d08 <__swbuf_r+0x32>
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	f000 f82b 	bl	8009d54 <__swsetup_r>
 8009cfe:	b118      	cbz	r0, 8009d08 <__swbuf_r+0x32>
 8009d00:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009d04:	4638      	mov	r0, r7
 8009d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d08:	6823      	ldr	r3, [r4, #0]
 8009d0a:	6922      	ldr	r2, [r4, #16]
 8009d0c:	1a98      	subs	r0, r3, r2
 8009d0e:	6963      	ldr	r3, [r4, #20]
 8009d10:	b2f6      	uxtb	r6, r6
 8009d12:	4283      	cmp	r3, r0
 8009d14:	4637      	mov	r7, r6
 8009d16:	dc05      	bgt.n	8009d24 <__swbuf_r+0x4e>
 8009d18:	4621      	mov	r1, r4
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	f001 fcf2 	bl	800b704 <_fflush_r>
 8009d20:	2800      	cmp	r0, #0
 8009d22:	d1ed      	bne.n	8009d00 <__swbuf_r+0x2a>
 8009d24:	68a3      	ldr	r3, [r4, #8]
 8009d26:	3b01      	subs	r3, #1
 8009d28:	60a3      	str	r3, [r4, #8]
 8009d2a:	6823      	ldr	r3, [r4, #0]
 8009d2c:	1c5a      	adds	r2, r3, #1
 8009d2e:	6022      	str	r2, [r4, #0]
 8009d30:	701e      	strb	r6, [r3, #0]
 8009d32:	6962      	ldr	r2, [r4, #20]
 8009d34:	1c43      	adds	r3, r0, #1
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d004      	beq.n	8009d44 <__swbuf_r+0x6e>
 8009d3a:	89a3      	ldrh	r3, [r4, #12]
 8009d3c:	07db      	lsls	r3, r3, #31
 8009d3e:	d5e1      	bpl.n	8009d04 <__swbuf_r+0x2e>
 8009d40:	2e0a      	cmp	r6, #10
 8009d42:	d1df      	bne.n	8009d04 <__swbuf_r+0x2e>
 8009d44:	4621      	mov	r1, r4
 8009d46:	4628      	mov	r0, r5
 8009d48:	f001 fcdc 	bl	800b704 <_fflush_r>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d0d9      	beq.n	8009d04 <__swbuf_r+0x2e>
 8009d50:	e7d6      	b.n	8009d00 <__swbuf_r+0x2a>
	...

08009d54 <__swsetup_r>:
 8009d54:	b538      	push	{r3, r4, r5, lr}
 8009d56:	4b29      	ldr	r3, [pc, #164]	@ (8009dfc <__swsetup_r+0xa8>)
 8009d58:	4605      	mov	r5, r0
 8009d5a:	6818      	ldr	r0, [r3, #0]
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	b118      	cbz	r0, 8009d68 <__swsetup_r+0x14>
 8009d60:	6a03      	ldr	r3, [r0, #32]
 8009d62:	b90b      	cbnz	r3, 8009d68 <__swsetup_r+0x14>
 8009d64:	f7ff fece 	bl	8009b04 <__sinit>
 8009d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d6c:	0719      	lsls	r1, r3, #28
 8009d6e:	d422      	bmi.n	8009db6 <__swsetup_r+0x62>
 8009d70:	06da      	lsls	r2, r3, #27
 8009d72:	d407      	bmi.n	8009d84 <__swsetup_r+0x30>
 8009d74:	2209      	movs	r2, #9
 8009d76:	602a      	str	r2, [r5, #0]
 8009d78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d7c:	81a3      	strh	r3, [r4, #12]
 8009d7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d82:	e033      	b.n	8009dec <__swsetup_r+0x98>
 8009d84:	0758      	lsls	r0, r3, #29
 8009d86:	d512      	bpl.n	8009dae <__swsetup_r+0x5a>
 8009d88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d8a:	b141      	cbz	r1, 8009d9e <__swsetup_r+0x4a>
 8009d8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d90:	4299      	cmp	r1, r3
 8009d92:	d002      	beq.n	8009d9a <__swsetup_r+0x46>
 8009d94:	4628      	mov	r0, r5
 8009d96:	f000 ff2b 	bl	800abf0 <_free_r>
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d9e:	89a3      	ldrh	r3, [r4, #12]
 8009da0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009da4:	81a3      	strh	r3, [r4, #12]
 8009da6:	2300      	movs	r3, #0
 8009da8:	6063      	str	r3, [r4, #4]
 8009daa:	6923      	ldr	r3, [r4, #16]
 8009dac:	6023      	str	r3, [r4, #0]
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	f043 0308 	orr.w	r3, r3, #8
 8009db4:	81a3      	strh	r3, [r4, #12]
 8009db6:	6923      	ldr	r3, [r4, #16]
 8009db8:	b94b      	cbnz	r3, 8009dce <__swsetup_r+0x7a>
 8009dba:	89a3      	ldrh	r3, [r4, #12]
 8009dbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dc4:	d003      	beq.n	8009dce <__swsetup_r+0x7a>
 8009dc6:	4621      	mov	r1, r4
 8009dc8:	4628      	mov	r0, r5
 8009dca:	f001 fce9 	bl	800b7a0 <__smakebuf_r>
 8009dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dd2:	f013 0201 	ands.w	r2, r3, #1
 8009dd6:	d00a      	beq.n	8009dee <__swsetup_r+0x9a>
 8009dd8:	2200      	movs	r2, #0
 8009dda:	60a2      	str	r2, [r4, #8]
 8009ddc:	6962      	ldr	r2, [r4, #20]
 8009dde:	4252      	negs	r2, r2
 8009de0:	61a2      	str	r2, [r4, #24]
 8009de2:	6922      	ldr	r2, [r4, #16]
 8009de4:	b942      	cbnz	r2, 8009df8 <__swsetup_r+0xa4>
 8009de6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009dea:	d1c5      	bne.n	8009d78 <__swsetup_r+0x24>
 8009dec:	bd38      	pop	{r3, r4, r5, pc}
 8009dee:	0799      	lsls	r1, r3, #30
 8009df0:	bf58      	it	pl
 8009df2:	6962      	ldrpl	r2, [r4, #20]
 8009df4:	60a2      	str	r2, [r4, #8]
 8009df6:	e7f4      	b.n	8009de2 <__swsetup_r+0x8e>
 8009df8:	2000      	movs	r0, #0
 8009dfa:	e7f7      	b.n	8009dec <__swsetup_r+0x98>
 8009dfc:	20000d80 	.word	0x20000d80

08009e00 <memset>:
 8009e00:	4402      	add	r2, r0
 8009e02:	4603      	mov	r3, r0
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d100      	bne.n	8009e0a <memset+0xa>
 8009e08:	4770      	bx	lr
 8009e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8009e0e:	e7f9      	b.n	8009e04 <memset+0x4>

08009e10 <_localeconv_r>:
 8009e10:	4800      	ldr	r0, [pc, #0]	@ (8009e14 <_localeconv_r+0x4>)
 8009e12:	4770      	bx	lr
 8009e14:	20000ec0 	.word	0x20000ec0

08009e18 <_close_r>:
 8009e18:	b538      	push	{r3, r4, r5, lr}
 8009e1a:	4d06      	ldr	r5, [pc, #24]	@ (8009e34 <_close_r+0x1c>)
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4604      	mov	r4, r0
 8009e20:	4608      	mov	r0, r1
 8009e22:	602b      	str	r3, [r5, #0]
 8009e24:	f001 fefe 	bl	800bc24 <_close>
 8009e28:	1c43      	adds	r3, r0, #1
 8009e2a:	d102      	bne.n	8009e32 <_close_r+0x1a>
 8009e2c:	682b      	ldr	r3, [r5, #0]
 8009e2e:	b103      	cbz	r3, 8009e32 <_close_r+0x1a>
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
 8009e34:	20009028 	.word	0x20009028

08009e38 <_lseek_r>:
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	4d07      	ldr	r5, [pc, #28]	@ (8009e58 <_lseek_r+0x20>)
 8009e3c:	4604      	mov	r4, r0
 8009e3e:	4608      	mov	r0, r1
 8009e40:	4611      	mov	r1, r2
 8009e42:	2200      	movs	r2, #0
 8009e44:	602a      	str	r2, [r5, #0]
 8009e46:	461a      	mov	r2, r3
 8009e48:	f001 ff14 	bl	800bc74 <_lseek>
 8009e4c:	1c43      	adds	r3, r0, #1
 8009e4e:	d102      	bne.n	8009e56 <_lseek_r+0x1e>
 8009e50:	682b      	ldr	r3, [r5, #0]
 8009e52:	b103      	cbz	r3, 8009e56 <_lseek_r+0x1e>
 8009e54:	6023      	str	r3, [r4, #0]
 8009e56:	bd38      	pop	{r3, r4, r5, pc}
 8009e58:	20009028 	.word	0x20009028

08009e5c <_read_r>:
 8009e5c:	b538      	push	{r3, r4, r5, lr}
 8009e5e:	4d07      	ldr	r5, [pc, #28]	@ (8009e7c <_read_r+0x20>)
 8009e60:	4604      	mov	r4, r0
 8009e62:	4608      	mov	r0, r1
 8009e64:	4611      	mov	r1, r2
 8009e66:	2200      	movs	r2, #0
 8009e68:	602a      	str	r2, [r5, #0]
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	f001 ff0a 	bl	800bc84 <_read>
 8009e70:	1c43      	adds	r3, r0, #1
 8009e72:	d102      	bne.n	8009e7a <_read_r+0x1e>
 8009e74:	682b      	ldr	r3, [r5, #0]
 8009e76:	b103      	cbz	r3, 8009e7a <_read_r+0x1e>
 8009e78:	6023      	str	r3, [r4, #0]
 8009e7a:	bd38      	pop	{r3, r4, r5, pc}
 8009e7c:	20009028 	.word	0x20009028

08009e80 <_sbrk_r>:
 8009e80:	b538      	push	{r3, r4, r5, lr}
 8009e82:	4d06      	ldr	r5, [pc, #24]	@ (8009e9c <_sbrk_r+0x1c>)
 8009e84:	2300      	movs	r3, #0
 8009e86:	4604      	mov	r4, r0
 8009e88:	4608      	mov	r0, r1
 8009e8a:	602b      	str	r3, [r5, #0]
 8009e8c:	f7f7 fd5a 	bl	8001944 <_sbrk>
 8009e90:	1c43      	adds	r3, r0, #1
 8009e92:	d102      	bne.n	8009e9a <_sbrk_r+0x1a>
 8009e94:	682b      	ldr	r3, [r5, #0]
 8009e96:	b103      	cbz	r3, 8009e9a <_sbrk_r+0x1a>
 8009e98:	6023      	str	r3, [r4, #0]
 8009e9a:	bd38      	pop	{r3, r4, r5, pc}
 8009e9c:	20009028 	.word	0x20009028

08009ea0 <_write_r>:
 8009ea0:	b538      	push	{r3, r4, r5, lr}
 8009ea2:	4d07      	ldr	r5, [pc, #28]	@ (8009ec0 <_write_r+0x20>)
 8009ea4:	4604      	mov	r4, r0
 8009ea6:	4608      	mov	r0, r1
 8009ea8:	4611      	mov	r1, r2
 8009eaa:	2200      	movs	r2, #0
 8009eac:	602a      	str	r2, [r5, #0]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	f7f7 fb90 	bl	80015d4 <_write>
 8009eb4:	1c43      	adds	r3, r0, #1
 8009eb6:	d102      	bne.n	8009ebe <_write_r+0x1e>
 8009eb8:	682b      	ldr	r3, [r5, #0]
 8009eba:	b103      	cbz	r3, 8009ebe <_write_r+0x1e>
 8009ebc:	6023      	str	r3, [r4, #0]
 8009ebe:	bd38      	pop	{r3, r4, r5, pc}
 8009ec0:	20009028 	.word	0x20009028

08009ec4 <__errno>:
 8009ec4:	4b01      	ldr	r3, [pc, #4]	@ (8009ecc <__errno+0x8>)
 8009ec6:	6818      	ldr	r0, [r3, #0]
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	20000d80 	.word	0x20000d80

08009ed0 <__libc_init_array>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	4d0d      	ldr	r5, [pc, #52]	@ (8009f08 <__libc_init_array+0x38>)
 8009ed4:	4c0d      	ldr	r4, [pc, #52]	@ (8009f0c <__libc_init_array+0x3c>)
 8009ed6:	1b64      	subs	r4, r4, r5
 8009ed8:	10a4      	asrs	r4, r4, #2
 8009eda:	2600      	movs	r6, #0
 8009edc:	42a6      	cmp	r6, r4
 8009ede:	d109      	bne.n	8009ef4 <__libc_init_array+0x24>
 8009ee0:	4d0b      	ldr	r5, [pc, #44]	@ (8009f10 <__libc_init_array+0x40>)
 8009ee2:	4c0c      	ldr	r4, [pc, #48]	@ (8009f14 <__libc_init_array+0x44>)
 8009ee4:	f001 fed8 	bl	800bc98 <_init>
 8009ee8:	1b64      	subs	r4, r4, r5
 8009eea:	10a4      	asrs	r4, r4, #2
 8009eec:	2600      	movs	r6, #0
 8009eee:	42a6      	cmp	r6, r4
 8009ef0:	d105      	bne.n	8009efe <__libc_init_array+0x2e>
 8009ef2:	bd70      	pop	{r4, r5, r6, pc}
 8009ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ef8:	4798      	blx	r3
 8009efa:	3601      	adds	r6, #1
 8009efc:	e7ee      	b.n	8009edc <__libc_init_array+0xc>
 8009efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f02:	4798      	blx	r3
 8009f04:	3601      	adds	r6, #1
 8009f06:	e7f2      	b.n	8009eee <__libc_init_array+0x1e>
 8009f08:	0801c4ac 	.word	0x0801c4ac
 8009f0c:	0801c4ac 	.word	0x0801c4ac
 8009f10:	0801c4ac 	.word	0x0801c4ac
 8009f14:	0801c4b0 	.word	0x0801c4b0

08009f18 <__retarget_lock_init_recursive>:
 8009f18:	4770      	bx	lr

08009f1a <__retarget_lock_acquire_recursive>:
 8009f1a:	4770      	bx	lr

08009f1c <__retarget_lock_release_recursive>:
 8009f1c:	4770      	bx	lr

08009f1e <memcpy>:
 8009f1e:	440a      	add	r2, r1
 8009f20:	4291      	cmp	r1, r2
 8009f22:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009f26:	d100      	bne.n	8009f2a <memcpy+0xc>
 8009f28:	4770      	bx	lr
 8009f2a:	b510      	push	{r4, lr}
 8009f2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f34:	4291      	cmp	r1, r2
 8009f36:	d1f9      	bne.n	8009f2c <memcpy+0xe>
 8009f38:	bd10      	pop	{r4, pc}

08009f3a <quorem>:
 8009f3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f3e:	6903      	ldr	r3, [r0, #16]
 8009f40:	690c      	ldr	r4, [r1, #16]
 8009f42:	42a3      	cmp	r3, r4
 8009f44:	4607      	mov	r7, r0
 8009f46:	db7e      	blt.n	800a046 <quorem+0x10c>
 8009f48:	3c01      	subs	r4, #1
 8009f4a:	f101 0814 	add.w	r8, r1, #20
 8009f4e:	00a3      	lsls	r3, r4, #2
 8009f50:	f100 0514 	add.w	r5, r0, #20
 8009f54:	9300      	str	r3, [sp, #0]
 8009f56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f5a:	9301      	str	r3, [sp, #4]
 8009f5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f64:	3301      	adds	r3, #1
 8009f66:	429a      	cmp	r2, r3
 8009f68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f70:	d32e      	bcc.n	8009fd0 <quorem+0x96>
 8009f72:	f04f 0a00 	mov.w	sl, #0
 8009f76:	46c4      	mov	ip, r8
 8009f78:	46ae      	mov	lr, r5
 8009f7a:	46d3      	mov	fp, sl
 8009f7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009f80:	b298      	uxth	r0, r3
 8009f82:	fb06 a000 	mla	r0, r6, r0, sl
 8009f86:	0c02      	lsrs	r2, r0, #16
 8009f88:	0c1b      	lsrs	r3, r3, #16
 8009f8a:	fb06 2303 	mla	r3, r6, r3, r2
 8009f8e:	f8de 2000 	ldr.w	r2, [lr]
 8009f92:	b280      	uxth	r0, r0
 8009f94:	b292      	uxth	r2, r2
 8009f96:	1a12      	subs	r2, r2, r0
 8009f98:	445a      	add	r2, fp
 8009f9a:	f8de 0000 	ldr.w	r0, [lr]
 8009f9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009fa8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009fac:	b292      	uxth	r2, r2
 8009fae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009fb2:	45e1      	cmp	r9, ip
 8009fb4:	f84e 2b04 	str.w	r2, [lr], #4
 8009fb8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009fbc:	d2de      	bcs.n	8009f7c <quorem+0x42>
 8009fbe:	9b00      	ldr	r3, [sp, #0]
 8009fc0:	58eb      	ldr	r3, [r5, r3]
 8009fc2:	b92b      	cbnz	r3, 8009fd0 <quorem+0x96>
 8009fc4:	9b01      	ldr	r3, [sp, #4]
 8009fc6:	3b04      	subs	r3, #4
 8009fc8:	429d      	cmp	r5, r3
 8009fca:	461a      	mov	r2, r3
 8009fcc:	d32f      	bcc.n	800a02e <quorem+0xf4>
 8009fce:	613c      	str	r4, [r7, #16]
 8009fd0:	4638      	mov	r0, r7
 8009fd2:	f001 f8c9 	bl	800b168 <__mcmp>
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	db25      	blt.n	800a026 <quorem+0xec>
 8009fda:	4629      	mov	r1, r5
 8009fdc:	2000      	movs	r0, #0
 8009fde:	f858 2b04 	ldr.w	r2, [r8], #4
 8009fe2:	f8d1 c000 	ldr.w	ip, [r1]
 8009fe6:	fa1f fe82 	uxth.w	lr, r2
 8009fea:	fa1f f38c 	uxth.w	r3, ip
 8009fee:	eba3 030e 	sub.w	r3, r3, lr
 8009ff2:	4403      	add	r3, r0
 8009ff4:	0c12      	lsrs	r2, r2, #16
 8009ff6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009ffa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a004:	45c1      	cmp	r9, r8
 800a006:	f841 3b04 	str.w	r3, [r1], #4
 800a00a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a00e:	d2e6      	bcs.n	8009fde <quorem+0xa4>
 800a010:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a014:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a018:	b922      	cbnz	r2, 800a024 <quorem+0xea>
 800a01a:	3b04      	subs	r3, #4
 800a01c:	429d      	cmp	r5, r3
 800a01e:	461a      	mov	r2, r3
 800a020:	d30b      	bcc.n	800a03a <quorem+0x100>
 800a022:	613c      	str	r4, [r7, #16]
 800a024:	3601      	adds	r6, #1
 800a026:	4630      	mov	r0, r6
 800a028:	b003      	add	sp, #12
 800a02a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a02e:	6812      	ldr	r2, [r2, #0]
 800a030:	3b04      	subs	r3, #4
 800a032:	2a00      	cmp	r2, #0
 800a034:	d1cb      	bne.n	8009fce <quorem+0x94>
 800a036:	3c01      	subs	r4, #1
 800a038:	e7c6      	b.n	8009fc8 <quorem+0x8e>
 800a03a:	6812      	ldr	r2, [r2, #0]
 800a03c:	3b04      	subs	r3, #4
 800a03e:	2a00      	cmp	r2, #0
 800a040:	d1ef      	bne.n	800a022 <quorem+0xe8>
 800a042:	3c01      	subs	r4, #1
 800a044:	e7ea      	b.n	800a01c <quorem+0xe2>
 800a046:	2000      	movs	r0, #0
 800a048:	e7ee      	b.n	800a028 <quorem+0xee>
 800a04a:	0000      	movs	r0, r0
 800a04c:	0000      	movs	r0, r0
	...

0800a050 <_dtoa_r>:
 800a050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a054:	69c7      	ldr	r7, [r0, #28]
 800a056:	b097      	sub	sp, #92	@ 0x5c
 800a058:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a05c:	ec55 4b10 	vmov	r4, r5, d0
 800a060:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a062:	9107      	str	r1, [sp, #28]
 800a064:	4681      	mov	r9, r0
 800a066:	920c      	str	r2, [sp, #48]	@ 0x30
 800a068:	9311      	str	r3, [sp, #68]	@ 0x44
 800a06a:	b97f      	cbnz	r7, 800a08c <_dtoa_r+0x3c>
 800a06c:	2010      	movs	r0, #16
 800a06e:	f7fe ffb1 	bl	8008fd4 <malloc>
 800a072:	4602      	mov	r2, r0
 800a074:	f8c9 001c 	str.w	r0, [r9, #28]
 800a078:	b920      	cbnz	r0, 800a084 <_dtoa_r+0x34>
 800a07a:	4ba9      	ldr	r3, [pc, #676]	@ (800a320 <_dtoa_r+0x2d0>)
 800a07c:	21ef      	movs	r1, #239	@ 0xef
 800a07e:	48a9      	ldr	r0, [pc, #676]	@ (800a324 <_dtoa_r+0x2d4>)
 800a080:	f001 fbec 	bl	800b85c <__assert_func>
 800a084:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a088:	6007      	str	r7, [r0, #0]
 800a08a:	60c7      	str	r7, [r0, #12]
 800a08c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a090:	6819      	ldr	r1, [r3, #0]
 800a092:	b159      	cbz	r1, 800a0ac <_dtoa_r+0x5c>
 800a094:	685a      	ldr	r2, [r3, #4]
 800a096:	604a      	str	r2, [r1, #4]
 800a098:	2301      	movs	r3, #1
 800a09a:	4093      	lsls	r3, r2
 800a09c:	608b      	str	r3, [r1, #8]
 800a09e:	4648      	mov	r0, r9
 800a0a0:	f000 fe30 	bl	800ad04 <_Bfree>
 800a0a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	601a      	str	r2, [r3, #0]
 800a0ac:	1e2b      	subs	r3, r5, #0
 800a0ae:	bfb9      	ittee	lt
 800a0b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a0b4:	9305      	strlt	r3, [sp, #20]
 800a0b6:	2300      	movge	r3, #0
 800a0b8:	6033      	strge	r3, [r6, #0]
 800a0ba:	9f05      	ldr	r7, [sp, #20]
 800a0bc:	4b9a      	ldr	r3, [pc, #616]	@ (800a328 <_dtoa_r+0x2d8>)
 800a0be:	bfbc      	itt	lt
 800a0c0:	2201      	movlt	r2, #1
 800a0c2:	6032      	strlt	r2, [r6, #0]
 800a0c4:	43bb      	bics	r3, r7
 800a0c6:	d112      	bne.n	800a0ee <_dtoa_r+0x9e>
 800a0c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a0ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a0d4:	4323      	orrs	r3, r4
 800a0d6:	f000 855a 	beq.w	800ab8e <_dtoa_r+0xb3e>
 800a0da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a33c <_dtoa_r+0x2ec>
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	f000 855c 	beq.w	800ab9e <_dtoa_r+0xb4e>
 800a0e6:	f10a 0303 	add.w	r3, sl, #3
 800a0ea:	f000 bd56 	b.w	800ab9a <_dtoa_r+0xb4a>
 800a0ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	ec51 0b17 	vmov	r0, r1, d7
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a0fe:	f7f6 fce3 	bl	8000ac8 <__aeabi_dcmpeq>
 800a102:	4680      	mov	r8, r0
 800a104:	b158      	cbz	r0, 800a11e <_dtoa_r+0xce>
 800a106:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a108:	2301      	movs	r3, #1
 800a10a:	6013      	str	r3, [r2, #0]
 800a10c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a10e:	b113      	cbz	r3, 800a116 <_dtoa_r+0xc6>
 800a110:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a112:	4b86      	ldr	r3, [pc, #536]	@ (800a32c <_dtoa_r+0x2dc>)
 800a114:	6013      	str	r3, [r2, #0]
 800a116:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a340 <_dtoa_r+0x2f0>
 800a11a:	f000 bd40 	b.w	800ab9e <_dtoa_r+0xb4e>
 800a11e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a122:	aa14      	add	r2, sp, #80	@ 0x50
 800a124:	a915      	add	r1, sp, #84	@ 0x54
 800a126:	4648      	mov	r0, r9
 800a128:	f001 f8ce 	bl	800b2c8 <__d2b>
 800a12c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a130:	9002      	str	r0, [sp, #8]
 800a132:	2e00      	cmp	r6, #0
 800a134:	d078      	beq.n	800a228 <_dtoa_r+0x1d8>
 800a136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a138:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a13c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a140:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a144:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a148:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a14c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a150:	4619      	mov	r1, r3
 800a152:	2200      	movs	r2, #0
 800a154:	4b76      	ldr	r3, [pc, #472]	@ (800a330 <_dtoa_r+0x2e0>)
 800a156:	f7f6 f897 	bl	8000288 <__aeabi_dsub>
 800a15a:	a36b      	add	r3, pc, #428	@ (adr r3, 800a308 <_dtoa_r+0x2b8>)
 800a15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a160:	f7f6 fa4a 	bl	80005f8 <__aeabi_dmul>
 800a164:	a36a      	add	r3, pc, #424	@ (adr r3, 800a310 <_dtoa_r+0x2c0>)
 800a166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16a:	f7f6 f88f 	bl	800028c <__adddf3>
 800a16e:	4604      	mov	r4, r0
 800a170:	4630      	mov	r0, r6
 800a172:	460d      	mov	r5, r1
 800a174:	f7f6 f9d6 	bl	8000524 <__aeabi_i2d>
 800a178:	a367      	add	r3, pc, #412	@ (adr r3, 800a318 <_dtoa_r+0x2c8>)
 800a17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17e:	f7f6 fa3b 	bl	80005f8 <__aeabi_dmul>
 800a182:	4602      	mov	r2, r0
 800a184:	460b      	mov	r3, r1
 800a186:	4620      	mov	r0, r4
 800a188:	4629      	mov	r1, r5
 800a18a:	f7f6 f87f 	bl	800028c <__adddf3>
 800a18e:	4604      	mov	r4, r0
 800a190:	460d      	mov	r5, r1
 800a192:	f7f6 fce1 	bl	8000b58 <__aeabi_d2iz>
 800a196:	2200      	movs	r2, #0
 800a198:	4607      	mov	r7, r0
 800a19a:	2300      	movs	r3, #0
 800a19c:	4620      	mov	r0, r4
 800a19e:	4629      	mov	r1, r5
 800a1a0:	f7f6 fc9c 	bl	8000adc <__aeabi_dcmplt>
 800a1a4:	b140      	cbz	r0, 800a1b8 <_dtoa_r+0x168>
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	f7f6 f9bc 	bl	8000524 <__aeabi_i2d>
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	462b      	mov	r3, r5
 800a1b0:	f7f6 fc8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1b4:	b900      	cbnz	r0, 800a1b8 <_dtoa_r+0x168>
 800a1b6:	3f01      	subs	r7, #1
 800a1b8:	2f16      	cmp	r7, #22
 800a1ba:	d852      	bhi.n	800a262 <_dtoa_r+0x212>
 800a1bc:	4b5d      	ldr	r3, [pc, #372]	@ (800a334 <_dtoa_r+0x2e4>)
 800a1be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a1ca:	f7f6 fc87 	bl	8000adc <__aeabi_dcmplt>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	d049      	beq.n	800a266 <_dtoa_r+0x216>
 800a1d2:	3f01      	subs	r7, #1
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800a1d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a1da:	1b9b      	subs	r3, r3, r6
 800a1dc:	1e5a      	subs	r2, r3, #1
 800a1de:	bf45      	ittet	mi
 800a1e0:	f1c3 0301 	rsbmi	r3, r3, #1
 800a1e4:	9300      	strmi	r3, [sp, #0]
 800a1e6:	2300      	movpl	r3, #0
 800a1e8:	2300      	movmi	r3, #0
 800a1ea:	9206      	str	r2, [sp, #24]
 800a1ec:	bf54      	ite	pl
 800a1ee:	9300      	strpl	r3, [sp, #0]
 800a1f0:	9306      	strmi	r3, [sp, #24]
 800a1f2:	2f00      	cmp	r7, #0
 800a1f4:	db39      	blt.n	800a26a <_dtoa_r+0x21a>
 800a1f6:	9b06      	ldr	r3, [sp, #24]
 800a1f8:	970d      	str	r7, [sp, #52]	@ 0x34
 800a1fa:	443b      	add	r3, r7
 800a1fc:	9306      	str	r3, [sp, #24]
 800a1fe:	2300      	movs	r3, #0
 800a200:	9308      	str	r3, [sp, #32]
 800a202:	9b07      	ldr	r3, [sp, #28]
 800a204:	2b09      	cmp	r3, #9
 800a206:	d863      	bhi.n	800a2d0 <_dtoa_r+0x280>
 800a208:	2b05      	cmp	r3, #5
 800a20a:	bfc4      	itt	gt
 800a20c:	3b04      	subgt	r3, #4
 800a20e:	9307      	strgt	r3, [sp, #28]
 800a210:	9b07      	ldr	r3, [sp, #28]
 800a212:	f1a3 0302 	sub.w	r3, r3, #2
 800a216:	bfcc      	ite	gt
 800a218:	2400      	movgt	r4, #0
 800a21a:	2401      	movle	r4, #1
 800a21c:	2b03      	cmp	r3, #3
 800a21e:	d863      	bhi.n	800a2e8 <_dtoa_r+0x298>
 800a220:	e8df f003 	tbb	[pc, r3]
 800a224:	2b375452 	.word	0x2b375452
 800a228:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a22c:	441e      	add	r6, r3
 800a22e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a232:	2b20      	cmp	r3, #32
 800a234:	bfc1      	itttt	gt
 800a236:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a23a:	409f      	lslgt	r7, r3
 800a23c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a240:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a244:	bfd6      	itet	le
 800a246:	f1c3 0320 	rsble	r3, r3, #32
 800a24a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a24e:	fa04 f003 	lslle.w	r0, r4, r3
 800a252:	f7f6 f957 	bl	8000504 <__aeabi_ui2d>
 800a256:	2201      	movs	r2, #1
 800a258:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a25c:	3e01      	subs	r6, #1
 800a25e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a260:	e776      	b.n	800a150 <_dtoa_r+0x100>
 800a262:	2301      	movs	r3, #1
 800a264:	e7b7      	b.n	800a1d6 <_dtoa_r+0x186>
 800a266:	9010      	str	r0, [sp, #64]	@ 0x40
 800a268:	e7b6      	b.n	800a1d8 <_dtoa_r+0x188>
 800a26a:	9b00      	ldr	r3, [sp, #0]
 800a26c:	1bdb      	subs	r3, r3, r7
 800a26e:	9300      	str	r3, [sp, #0]
 800a270:	427b      	negs	r3, r7
 800a272:	9308      	str	r3, [sp, #32]
 800a274:	2300      	movs	r3, #0
 800a276:	930d      	str	r3, [sp, #52]	@ 0x34
 800a278:	e7c3      	b.n	800a202 <_dtoa_r+0x1b2>
 800a27a:	2301      	movs	r3, #1
 800a27c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a27e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a280:	eb07 0b03 	add.w	fp, r7, r3
 800a284:	f10b 0301 	add.w	r3, fp, #1
 800a288:	2b01      	cmp	r3, #1
 800a28a:	9303      	str	r3, [sp, #12]
 800a28c:	bfb8      	it	lt
 800a28e:	2301      	movlt	r3, #1
 800a290:	e006      	b.n	800a2a0 <_dtoa_r+0x250>
 800a292:	2301      	movs	r3, #1
 800a294:	9309      	str	r3, [sp, #36]	@ 0x24
 800a296:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a298:	2b00      	cmp	r3, #0
 800a29a:	dd28      	ble.n	800a2ee <_dtoa_r+0x29e>
 800a29c:	469b      	mov	fp, r3
 800a29e:	9303      	str	r3, [sp, #12]
 800a2a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	2204      	movs	r2, #4
 800a2a8:	f102 0514 	add.w	r5, r2, #20
 800a2ac:	429d      	cmp	r5, r3
 800a2ae:	d926      	bls.n	800a2fe <_dtoa_r+0x2ae>
 800a2b0:	6041      	str	r1, [r0, #4]
 800a2b2:	4648      	mov	r0, r9
 800a2b4:	f000 fce6 	bl	800ac84 <_Balloc>
 800a2b8:	4682      	mov	sl, r0
 800a2ba:	2800      	cmp	r0, #0
 800a2bc:	d142      	bne.n	800a344 <_dtoa_r+0x2f4>
 800a2be:	4b1e      	ldr	r3, [pc, #120]	@ (800a338 <_dtoa_r+0x2e8>)
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	f240 11af 	movw	r1, #431	@ 0x1af
 800a2c6:	e6da      	b.n	800a07e <_dtoa_r+0x2e>
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	e7e3      	b.n	800a294 <_dtoa_r+0x244>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	e7d5      	b.n	800a27c <_dtoa_r+0x22c>
 800a2d0:	2401      	movs	r4, #1
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9307      	str	r3, [sp, #28]
 800a2d6:	9409      	str	r4, [sp, #36]	@ 0x24
 800a2d8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a2dc:	2200      	movs	r2, #0
 800a2de:	f8cd b00c 	str.w	fp, [sp, #12]
 800a2e2:	2312      	movs	r3, #18
 800a2e4:	920c      	str	r2, [sp, #48]	@ 0x30
 800a2e6:	e7db      	b.n	800a2a0 <_dtoa_r+0x250>
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ec:	e7f4      	b.n	800a2d8 <_dtoa_r+0x288>
 800a2ee:	f04f 0b01 	mov.w	fp, #1
 800a2f2:	f8cd b00c 	str.w	fp, [sp, #12]
 800a2f6:	465b      	mov	r3, fp
 800a2f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a2fc:	e7d0      	b.n	800a2a0 <_dtoa_r+0x250>
 800a2fe:	3101      	adds	r1, #1
 800a300:	0052      	lsls	r2, r2, #1
 800a302:	e7d1      	b.n	800a2a8 <_dtoa_r+0x258>
 800a304:	f3af 8000 	nop.w
 800a308:	636f4361 	.word	0x636f4361
 800a30c:	3fd287a7 	.word	0x3fd287a7
 800a310:	8b60c8b3 	.word	0x8b60c8b3
 800a314:	3fc68a28 	.word	0x3fc68a28
 800a318:	509f79fb 	.word	0x509f79fb
 800a31c:	3fd34413 	.word	0x3fd34413
 800a320:	0801c159 	.word	0x0801c159
 800a324:	0801c170 	.word	0x0801c170
 800a328:	7ff00000 	.word	0x7ff00000
 800a32c:	0801c129 	.word	0x0801c129
 800a330:	3ff80000 	.word	0x3ff80000
 800a334:	0801c2c0 	.word	0x0801c2c0
 800a338:	0801c1c8 	.word	0x0801c1c8
 800a33c:	0801c155 	.word	0x0801c155
 800a340:	0801c128 	.word	0x0801c128
 800a344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a348:	6018      	str	r0, [r3, #0]
 800a34a:	9b03      	ldr	r3, [sp, #12]
 800a34c:	2b0e      	cmp	r3, #14
 800a34e:	f200 80a1 	bhi.w	800a494 <_dtoa_r+0x444>
 800a352:	2c00      	cmp	r4, #0
 800a354:	f000 809e 	beq.w	800a494 <_dtoa_r+0x444>
 800a358:	2f00      	cmp	r7, #0
 800a35a:	dd33      	ble.n	800a3c4 <_dtoa_r+0x374>
 800a35c:	4b9c      	ldr	r3, [pc, #624]	@ (800a5d0 <_dtoa_r+0x580>)
 800a35e:	f007 020f 	and.w	r2, r7, #15
 800a362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a366:	ed93 7b00 	vldr	d7, [r3]
 800a36a:	05f8      	lsls	r0, r7, #23
 800a36c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a370:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a374:	d516      	bpl.n	800a3a4 <_dtoa_r+0x354>
 800a376:	4b97      	ldr	r3, [pc, #604]	@ (800a5d4 <_dtoa_r+0x584>)
 800a378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a37c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a380:	f7f6 fa64 	bl	800084c <__aeabi_ddiv>
 800a384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a388:	f004 040f 	and.w	r4, r4, #15
 800a38c:	2603      	movs	r6, #3
 800a38e:	4d91      	ldr	r5, [pc, #580]	@ (800a5d4 <_dtoa_r+0x584>)
 800a390:	b954      	cbnz	r4, 800a3a8 <_dtoa_r+0x358>
 800a392:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a39a:	f7f6 fa57 	bl	800084c <__aeabi_ddiv>
 800a39e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a3a2:	e028      	b.n	800a3f6 <_dtoa_r+0x3a6>
 800a3a4:	2602      	movs	r6, #2
 800a3a6:	e7f2      	b.n	800a38e <_dtoa_r+0x33e>
 800a3a8:	07e1      	lsls	r1, r4, #31
 800a3aa:	d508      	bpl.n	800a3be <_dtoa_r+0x36e>
 800a3ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a3b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3b4:	f7f6 f920 	bl	80005f8 <__aeabi_dmul>
 800a3b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a3bc:	3601      	adds	r6, #1
 800a3be:	1064      	asrs	r4, r4, #1
 800a3c0:	3508      	adds	r5, #8
 800a3c2:	e7e5      	b.n	800a390 <_dtoa_r+0x340>
 800a3c4:	f000 80af 	beq.w	800a526 <_dtoa_r+0x4d6>
 800a3c8:	427c      	negs	r4, r7
 800a3ca:	4b81      	ldr	r3, [pc, #516]	@ (800a5d0 <_dtoa_r+0x580>)
 800a3cc:	4d81      	ldr	r5, [pc, #516]	@ (800a5d4 <_dtoa_r+0x584>)
 800a3ce:	f004 020f 	and.w	r2, r4, #15
 800a3d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a3de:	f7f6 f90b 	bl	80005f8 <__aeabi_dmul>
 800a3e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a3e6:	1124      	asrs	r4, r4, #4
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	2602      	movs	r6, #2
 800a3ec:	2c00      	cmp	r4, #0
 800a3ee:	f040 808f 	bne.w	800a510 <_dtoa_r+0x4c0>
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1d3      	bne.n	800a39e <_dtoa_r+0x34e>
 800a3f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f000 8094 	beq.w	800a52a <_dtoa_r+0x4da>
 800a402:	4b75      	ldr	r3, [pc, #468]	@ (800a5d8 <_dtoa_r+0x588>)
 800a404:	2200      	movs	r2, #0
 800a406:	4620      	mov	r0, r4
 800a408:	4629      	mov	r1, r5
 800a40a:	f7f6 fb67 	bl	8000adc <__aeabi_dcmplt>
 800a40e:	2800      	cmp	r0, #0
 800a410:	f000 808b 	beq.w	800a52a <_dtoa_r+0x4da>
 800a414:	9b03      	ldr	r3, [sp, #12]
 800a416:	2b00      	cmp	r3, #0
 800a418:	f000 8087 	beq.w	800a52a <_dtoa_r+0x4da>
 800a41c:	f1bb 0f00 	cmp.w	fp, #0
 800a420:	dd34      	ble.n	800a48c <_dtoa_r+0x43c>
 800a422:	4620      	mov	r0, r4
 800a424:	4b6d      	ldr	r3, [pc, #436]	@ (800a5dc <_dtoa_r+0x58c>)
 800a426:	2200      	movs	r2, #0
 800a428:	4629      	mov	r1, r5
 800a42a:	f7f6 f8e5 	bl	80005f8 <__aeabi_dmul>
 800a42e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a432:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a436:	3601      	adds	r6, #1
 800a438:	465c      	mov	r4, fp
 800a43a:	4630      	mov	r0, r6
 800a43c:	f7f6 f872 	bl	8000524 <__aeabi_i2d>
 800a440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a444:	f7f6 f8d8 	bl	80005f8 <__aeabi_dmul>
 800a448:	4b65      	ldr	r3, [pc, #404]	@ (800a5e0 <_dtoa_r+0x590>)
 800a44a:	2200      	movs	r2, #0
 800a44c:	f7f5 ff1e 	bl	800028c <__adddf3>
 800a450:	4605      	mov	r5, r0
 800a452:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a456:	2c00      	cmp	r4, #0
 800a458:	d16a      	bne.n	800a530 <_dtoa_r+0x4e0>
 800a45a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a45e:	4b61      	ldr	r3, [pc, #388]	@ (800a5e4 <_dtoa_r+0x594>)
 800a460:	2200      	movs	r2, #0
 800a462:	f7f5 ff11 	bl	8000288 <__aeabi_dsub>
 800a466:	4602      	mov	r2, r0
 800a468:	460b      	mov	r3, r1
 800a46a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a46e:	462a      	mov	r2, r5
 800a470:	4633      	mov	r3, r6
 800a472:	f7f6 fb51 	bl	8000b18 <__aeabi_dcmpgt>
 800a476:	2800      	cmp	r0, #0
 800a478:	f040 8298 	bne.w	800a9ac <_dtoa_r+0x95c>
 800a47c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a480:	462a      	mov	r2, r5
 800a482:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a486:	f7f6 fb29 	bl	8000adc <__aeabi_dcmplt>
 800a48a:	bb38      	cbnz	r0, 800a4dc <_dtoa_r+0x48c>
 800a48c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a490:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a494:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a496:	2b00      	cmp	r3, #0
 800a498:	f2c0 8157 	blt.w	800a74a <_dtoa_r+0x6fa>
 800a49c:	2f0e      	cmp	r7, #14
 800a49e:	f300 8154 	bgt.w	800a74a <_dtoa_r+0x6fa>
 800a4a2:	4b4b      	ldr	r3, [pc, #300]	@ (800a5d0 <_dtoa_r+0x580>)
 800a4a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a4a8:	ed93 7b00 	vldr	d7, [r3]
 800a4ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	ed8d 7b00 	vstr	d7, [sp]
 800a4b4:	f280 80e5 	bge.w	800a682 <_dtoa_r+0x632>
 800a4b8:	9b03      	ldr	r3, [sp, #12]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f300 80e1 	bgt.w	800a682 <_dtoa_r+0x632>
 800a4c0:	d10c      	bne.n	800a4dc <_dtoa_r+0x48c>
 800a4c2:	4b48      	ldr	r3, [pc, #288]	@ (800a5e4 <_dtoa_r+0x594>)
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	ec51 0b17 	vmov	r0, r1, d7
 800a4ca:	f7f6 f895 	bl	80005f8 <__aeabi_dmul>
 800a4ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4d2:	f7f6 fb17 	bl	8000b04 <__aeabi_dcmpge>
 800a4d6:	2800      	cmp	r0, #0
 800a4d8:	f000 8266 	beq.w	800a9a8 <_dtoa_r+0x958>
 800a4dc:	2400      	movs	r4, #0
 800a4de:	4625      	mov	r5, r4
 800a4e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4e2:	4656      	mov	r6, sl
 800a4e4:	ea6f 0803 	mvn.w	r8, r3
 800a4e8:	2700      	movs	r7, #0
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	4648      	mov	r0, r9
 800a4ee:	f000 fc09 	bl	800ad04 <_Bfree>
 800a4f2:	2d00      	cmp	r5, #0
 800a4f4:	f000 80bd 	beq.w	800a672 <_dtoa_r+0x622>
 800a4f8:	b12f      	cbz	r7, 800a506 <_dtoa_r+0x4b6>
 800a4fa:	42af      	cmp	r7, r5
 800a4fc:	d003      	beq.n	800a506 <_dtoa_r+0x4b6>
 800a4fe:	4639      	mov	r1, r7
 800a500:	4648      	mov	r0, r9
 800a502:	f000 fbff 	bl	800ad04 <_Bfree>
 800a506:	4629      	mov	r1, r5
 800a508:	4648      	mov	r0, r9
 800a50a:	f000 fbfb 	bl	800ad04 <_Bfree>
 800a50e:	e0b0      	b.n	800a672 <_dtoa_r+0x622>
 800a510:	07e2      	lsls	r2, r4, #31
 800a512:	d505      	bpl.n	800a520 <_dtoa_r+0x4d0>
 800a514:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a518:	f7f6 f86e 	bl	80005f8 <__aeabi_dmul>
 800a51c:	3601      	adds	r6, #1
 800a51e:	2301      	movs	r3, #1
 800a520:	1064      	asrs	r4, r4, #1
 800a522:	3508      	adds	r5, #8
 800a524:	e762      	b.n	800a3ec <_dtoa_r+0x39c>
 800a526:	2602      	movs	r6, #2
 800a528:	e765      	b.n	800a3f6 <_dtoa_r+0x3a6>
 800a52a:	9c03      	ldr	r4, [sp, #12]
 800a52c:	46b8      	mov	r8, r7
 800a52e:	e784      	b.n	800a43a <_dtoa_r+0x3ea>
 800a530:	4b27      	ldr	r3, [pc, #156]	@ (800a5d0 <_dtoa_r+0x580>)
 800a532:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a534:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a538:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a53c:	4454      	add	r4, sl
 800a53e:	2900      	cmp	r1, #0
 800a540:	d054      	beq.n	800a5ec <_dtoa_r+0x59c>
 800a542:	4929      	ldr	r1, [pc, #164]	@ (800a5e8 <_dtoa_r+0x598>)
 800a544:	2000      	movs	r0, #0
 800a546:	f7f6 f981 	bl	800084c <__aeabi_ddiv>
 800a54a:	4633      	mov	r3, r6
 800a54c:	462a      	mov	r2, r5
 800a54e:	f7f5 fe9b 	bl	8000288 <__aeabi_dsub>
 800a552:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a556:	4656      	mov	r6, sl
 800a558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a55c:	f7f6 fafc 	bl	8000b58 <__aeabi_d2iz>
 800a560:	4605      	mov	r5, r0
 800a562:	f7f5 ffdf 	bl	8000524 <__aeabi_i2d>
 800a566:	4602      	mov	r2, r0
 800a568:	460b      	mov	r3, r1
 800a56a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a56e:	f7f5 fe8b 	bl	8000288 <__aeabi_dsub>
 800a572:	3530      	adds	r5, #48	@ 0x30
 800a574:	4602      	mov	r2, r0
 800a576:	460b      	mov	r3, r1
 800a578:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a57c:	f806 5b01 	strb.w	r5, [r6], #1
 800a580:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a584:	f7f6 faaa 	bl	8000adc <__aeabi_dcmplt>
 800a588:	2800      	cmp	r0, #0
 800a58a:	d172      	bne.n	800a672 <_dtoa_r+0x622>
 800a58c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a590:	4911      	ldr	r1, [pc, #68]	@ (800a5d8 <_dtoa_r+0x588>)
 800a592:	2000      	movs	r0, #0
 800a594:	f7f5 fe78 	bl	8000288 <__aeabi_dsub>
 800a598:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a59c:	f7f6 fa9e 	bl	8000adc <__aeabi_dcmplt>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	f040 80b4 	bne.w	800a70e <_dtoa_r+0x6be>
 800a5a6:	42a6      	cmp	r6, r4
 800a5a8:	f43f af70 	beq.w	800a48c <_dtoa_r+0x43c>
 800a5ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a5b0:	4b0a      	ldr	r3, [pc, #40]	@ (800a5dc <_dtoa_r+0x58c>)
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f7f6 f820 	bl	80005f8 <__aeabi_dmul>
 800a5b8:	4b08      	ldr	r3, [pc, #32]	@ (800a5dc <_dtoa_r+0x58c>)
 800a5ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a5be:	2200      	movs	r2, #0
 800a5c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5c4:	f7f6 f818 	bl	80005f8 <__aeabi_dmul>
 800a5c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a5cc:	e7c4      	b.n	800a558 <_dtoa_r+0x508>
 800a5ce:	bf00      	nop
 800a5d0:	0801c2c0 	.word	0x0801c2c0
 800a5d4:	0801c298 	.word	0x0801c298
 800a5d8:	3ff00000 	.word	0x3ff00000
 800a5dc:	40240000 	.word	0x40240000
 800a5e0:	401c0000 	.word	0x401c0000
 800a5e4:	40140000 	.word	0x40140000
 800a5e8:	3fe00000 	.word	0x3fe00000
 800a5ec:	4631      	mov	r1, r6
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	f7f6 f802 	bl	80005f8 <__aeabi_dmul>
 800a5f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a5f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a5fa:	4656      	mov	r6, sl
 800a5fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a600:	f7f6 faaa 	bl	8000b58 <__aeabi_d2iz>
 800a604:	4605      	mov	r5, r0
 800a606:	f7f5 ff8d 	bl	8000524 <__aeabi_i2d>
 800a60a:	4602      	mov	r2, r0
 800a60c:	460b      	mov	r3, r1
 800a60e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a612:	f7f5 fe39 	bl	8000288 <__aeabi_dsub>
 800a616:	3530      	adds	r5, #48	@ 0x30
 800a618:	f806 5b01 	strb.w	r5, [r6], #1
 800a61c:	4602      	mov	r2, r0
 800a61e:	460b      	mov	r3, r1
 800a620:	42a6      	cmp	r6, r4
 800a622:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a626:	f04f 0200 	mov.w	r2, #0
 800a62a:	d124      	bne.n	800a676 <_dtoa_r+0x626>
 800a62c:	4baf      	ldr	r3, [pc, #700]	@ (800a8ec <_dtoa_r+0x89c>)
 800a62e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a632:	f7f5 fe2b 	bl	800028c <__adddf3>
 800a636:	4602      	mov	r2, r0
 800a638:	460b      	mov	r3, r1
 800a63a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a63e:	f7f6 fa6b 	bl	8000b18 <__aeabi_dcmpgt>
 800a642:	2800      	cmp	r0, #0
 800a644:	d163      	bne.n	800a70e <_dtoa_r+0x6be>
 800a646:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a64a:	49a8      	ldr	r1, [pc, #672]	@ (800a8ec <_dtoa_r+0x89c>)
 800a64c:	2000      	movs	r0, #0
 800a64e:	f7f5 fe1b 	bl	8000288 <__aeabi_dsub>
 800a652:	4602      	mov	r2, r0
 800a654:	460b      	mov	r3, r1
 800a656:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a65a:	f7f6 fa3f 	bl	8000adc <__aeabi_dcmplt>
 800a65e:	2800      	cmp	r0, #0
 800a660:	f43f af14 	beq.w	800a48c <_dtoa_r+0x43c>
 800a664:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a666:	1e73      	subs	r3, r6, #1
 800a668:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a66a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a66e:	2b30      	cmp	r3, #48	@ 0x30
 800a670:	d0f8      	beq.n	800a664 <_dtoa_r+0x614>
 800a672:	4647      	mov	r7, r8
 800a674:	e03b      	b.n	800a6ee <_dtoa_r+0x69e>
 800a676:	4b9e      	ldr	r3, [pc, #632]	@ (800a8f0 <_dtoa_r+0x8a0>)
 800a678:	f7f5 ffbe 	bl	80005f8 <__aeabi_dmul>
 800a67c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a680:	e7bc      	b.n	800a5fc <_dtoa_r+0x5ac>
 800a682:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a686:	4656      	mov	r6, sl
 800a688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a68c:	4620      	mov	r0, r4
 800a68e:	4629      	mov	r1, r5
 800a690:	f7f6 f8dc 	bl	800084c <__aeabi_ddiv>
 800a694:	f7f6 fa60 	bl	8000b58 <__aeabi_d2iz>
 800a698:	4680      	mov	r8, r0
 800a69a:	f7f5 ff43 	bl	8000524 <__aeabi_i2d>
 800a69e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6a2:	f7f5 ffa9 	bl	80005f8 <__aeabi_dmul>
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	4629      	mov	r1, r5
 800a6ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a6b2:	f7f5 fde9 	bl	8000288 <__aeabi_dsub>
 800a6b6:	f806 4b01 	strb.w	r4, [r6], #1
 800a6ba:	9d03      	ldr	r5, [sp, #12]
 800a6bc:	eba6 040a 	sub.w	r4, r6, sl
 800a6c0:	42a5      	cmp	r5, r4
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	d133      	bne.n	800a730 <_dtoa_r+0x6e0>
 800a6c8:	f7f5 fde0 	bl	800028c <__adddf3>
 800a6cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6d0:	4604      	mov	r4, r0
 800a6d2:	460d      	mov	r5, r1
 800a6d4:	f7f6 fa20 	bl	8000b18 <__aeabi_dcmpgt>
 800a6d8:	b9c0      	cbnz	r0, 800a70c <_dtoa_r+0x6bc>
 800a6da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6de:	4620      	mov	r0, r4
 800a6e0:	4629      	mov	r1, r5
 800a6e2:	f7f6 f9f1 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6e6:	b110      	cbz	r0, 800a6ee <_dtoa_r+0x69e>
 800a6e8:	f018 0f01 	tst.w	r8, #1
 800a6ec:	d10e      	bne.n	800a70c <_dtoa_r+0x6bc>
 800a6ee:	9902      	ldr	r1, [sp, #8]
 800a6f0:	4648      	mov	r0, r9
 800a6f2:	f000 fb07 	bl	800ad04 <_Bfree>
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	7033      	strb	r3, [r6, #0]
 800a6fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a6fc:	3701      	adds	r7, #1
 800a6fe:	601f      	str	r7, [r3, #0]
 800a700:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 824b 	beq.w	800ab9e <_dtoa_r+0xb4e>
 800a708:	601e      	str	r6, [r3, #0]
 800a70a:	e248      	b.n	800ab9e <_dtoa_r+0xb4e>
 800a70c:	46b8      	mov	r8, r7
 800a70e:	4633      	mov	r3, r6
 800a710:	461e      	mov	r6, r3
 800a712:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a716:	2a39      	cmp	r2, #57	@ 0x39
 800a718:	d106      	bne.n	800a728 <_dtoa_r+0x6d8>
 800a71a:	459a      	cmp	sl, r3
 800a71c:	d1f8      	bne.n	800a710 <_dtoa_r+0x6c0>
 800a71e:	2230      	movs	r2, #48	@ 0x30
 800a720:	f108 0801 	add.w	r8, r8, #1
 800a724:	f88a 2000 	strb.w	r2, [sl]
 800a728:	781a      	ldrb	r2, [r3, #0]
 800a72a:	3201      	adds	r2, #1
 800a72c:	701a      	strb	r2, [r3, #0]
 800a72e:	e7a0      	b.n	800a672 <_dtoa_r+0x622>
 800a730:	4b6f      	ldr	r3, [pc, #444]	@ (800a8f0 <_dtoa_r+0x8a0>)
 800a732:	2200      	movs	r2, #0
 800a734:	f7f5 ff60 	bl	80005f8 <__aeabi_dmul>
 800a738:	2200      	movs	r2, #0
 800a73a:	2300      	movs	r3, #0
 800a73c:	4604      	mov	r4, r0
 800a73e:	460d      	mov	r5, r1
 800a740:	f7f6 f9c2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a744:	2800      	cmp	r0, #0
 800a746:	d09f      	beq.n	800a688 <_dtoa_r+0x638>
 800a748:	e7d1      	b.n	800a6ee <_dtoa_r+0x69e>
 800a74a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a74c:	2a00      	cmp	r2, #0
 800a74e:	f000 80ea 	beq.w	800a926 <_dtoa_r+0x8d6>
 800a752:	9a07      	ldr	r2, [sp, #28]
 800a754:	2a01      	cmp	r2, #1
 800a756:	f300 80cd 	bgt.w	800a8f4 <_dtoa_r+0x8a4>
 800a75a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a75c:	2a00      	cmp	r2, #0
 800a75e:	f000 80c1 	beq.w	800a8e4 <_dtoa_r+0x894>
 800a762:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a766:	9c08      	ldr	r4, [sp, #32]
 800a768:	9e00      	ldr	r6, [sp, #0]
 800a76a:	9a00      	ldr	r2, [sp, #0]
 800a76c:	441a      	add	r2, r3
 800a76e:	9200      	str	r2, [sp, #0]
 800a770:	9a06      	ldr	r2, [sp, #24]
 800a772:	2101      	movs	r1, #1
 800a774:	441a      	add	r2, r3
 800a776:	4648      	mov	r0, r9
 800a778:	9206      	str	r2, [sp, #24]
 800a77a:	f000 fb77 	bl	800ae6c <__i2b>
 800a77e:	4605      	mov	r5, r0
 800a780:	b166      	cbz	r6, 800a79c <_dtoa_r+0x74c>
 800a782:	9b06      	ldr	r3, [sp, #24]
 800a784:	2b00      	cmp	r3, #0
 800a786:	dd09      	ble.n	800a79c <_dtoa_r+0x74c>
 800a788:	42b3      	cmp	r3, r6
 800a78a:	9a00      	ldr	r2, [sp, #0]
 800a78c:	bfa8      	it	ge
 800a78e:	4633      	movge	r3, r6
 800a790:	1ad2      	subs	r2, r2, r3
 800a792:	9200      	str	r2, [sp, #0]
 800a794:	9a06      	ldr	r2, [sp, #24]
 800a796:	1af6      	subs	r6, r6, r3
 800a798:	1ad3      	subs	r3, r2, r3
 800a79a:	9306      	str	r3, [sp, #24]
 800a79c:	9b08      	ldr	r3, [sp, #32]
 800a79e:	b30b      	cbz	r3, 800a7e4 <_dtoa_r+0x794>
 800a7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	f000 80c6 	beq.w	800a934 <_dtoa_r+0x8e4>
 800a7a8:	2c00      	cmp	r4, #0
 800a7aa:	f000 80c0 	beq.w	800a92e <_dtoa_r+0x8de>
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	4622      	mov	r2, r4
 800a7b2:	4648      	mov	r0, r9
 800a7b4:	f000 fc12 	bl	800afdc <__pow5mult>
 800a7b8:	9a02      	ldr	r2, [sp, #8]
 800a7ba:	4601      	mov	r1, r0
 800a7bc:	4605      	mov	r5, r0
 800a7be:	4648      	mov	r0, r9
 800a7c0:	f000 fb6a 	bl	800ae98 <__multiply>
 800a7c4:	9902      	ldr	r1, [sp, #8]
 800a7c6:	4680      	mov	r8, r0
 800a7c8:	4648      	mov	r0, r9
 800a7ca:	f000 fa9b 	bl	800ad04 <_Bfree>
 800a7ce:	9b08      	ldr	r3, [sp, #32]
 800a7d0:	1b1b      	subs	r3, r3, r4
 800a7d2:	9308      	str	r3, [sp, #32]
 800a7d4:	f000 80b1 	beq.w	800a93a <_dtoa_r+0x8ea>
 800a7d8:	9a08      	ldr	r2, [sp, #32]
 800a7da:	4641      	mov	r1, r8
 800a7dc:	4648      	mov	r0, r9
 800a7de:	f000 fbfd 	bl	800afdc <__pow5mult>
 800a7e2:	9002      	str	r0, [sp, #8]
 800a7e4:	2101      	movs	r1, #1
 800a7e6:	4648      	mov	r0, r9
 800a7e8:	f000 fb40 	bl	800ae6c <__i2b>
 800a7ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7ee:	4604      	mov	r4, r0
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	f000 81d8 	beq.w	800aba6 <_dtoa_r+0xb56>
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	4601      	mov	r1, r0
 800a7fa:	4648      	mov	r0, r9
 800a7fc:	f000 fbee 	bl	800afdc <__pow5mult>
 800a800:	9b07      	ldr	r3, [sp, #28]
 800a802:	2b01      	cmp	r3, #1
 800a804:	4604      	mov	r4, r0
 800a806:	f300 809f 	bgt.w	800a948 <_dtoa_r+0x8f8>
 800a80a:	9b04      	ldr	r3, [sp, #16]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	f040 8097 	bne.w	800a940 <_dtoa_r+0x8f0>
 800a812:	9b05      	ldr	r3, [sp, #20]
 800a814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f040 8093 	bne.w	800a944 <_dtoa_r+0x8f4>
 800a81e:	9b05      	ldr	r3, [sp, #20]
 800a820:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a824:	0d1b      	lsrs	r3, r3, #20
 800a826:	051b      	lsls	r3, r3, #20
 800a828:	b133      	cbz	r3, 800a838 <_dtoa_r+0x7e8>
 800a82a:	9b00      	ldr	r3, [sp, #0]
 800a82c:	3301      	adds	r3, #1
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	9b06      	ldr	r3, [sp, #24]
 800a832:	3301      	adds	r3, #1
 800a834:	9306      	str	r3, [sp, #24]
 800a836:	2301      	movs	r3, #1
 800a838:	9308      	str	r3, [sp, #32]
 800a83a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	f000 81b8 	beq.w	800abb2 <_dtoa_r+0xb62>
 800a842:	6923      	ldr	r3, [r4, #16]
 800a844:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a848:	6918      	ldr	r0, [r3, #16]
 800a84a:	f000 fac3 	bl	800add4 <__hi0bits>
 800a84e:	f1c0 0020 	rsb	r0, r0, #32
 800a852:	9b06      	ldr	r3, [sp, #24]
 800a854:	4418      	add	r0, r3
 800a856:	f010 001f 	ands.w	r0, r0, #31
 800a85a:	f000 8082 	beq.w	800a962 <_dtoa_r+0x912>
 800a85e:	f1c0 0320 	rsb	r3, r0, #32
 800a862:	2b04      	cmp	r3, #4
 800a864:	dd73      	ble.n	800a94e <_dtoa_r+0x8fe>
 800a866:	9b00      	ldr	r3, [sp, #0]
 800a868:	f1c0 001c 	rsb	r0, r0, #28
 800a86c:	4403      	add	r3, r0
 800a86e:	9300      	str	r3, [sp, #0]
 800a870:	9b06      	ldr	r3, [sp, #24]
 800a872:	4403      	add	r3, r0
 800a874:	4406      	add	r6, r0
 800a876:	9306      	str	r3, [sp, #24]
 800a878:	9b00      	ldr	r3, [sp, #0]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	dd05      	ble.n	800a88a <_dtoa_r+0x83a>
 800a87e:	9902      	ldr	r1, [sp, #8]
 800a880:	461a      	mov	r2, r3
 800a882:	4648      	mov	r0, r9
 800a884:	f000 fc04 	bl	800b090 <__lshift>
 800a888:	9002      	str	r0, [sp, #8]
 800a88a:	9b06      	ldr	r3, [sp, #24]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	dd05      	ble.n	800a89c <_dtoa_r+0x84c>
 800a890:	4621      	mov	r1, r4
 800a892:	461a      	mov	r2, r3
 800a894:	4648      	mov	r0, r9
 800a896:	f000 fbfb 	bl	800b090 <__lshift>
 800a89a:	4604      	mov	r4, r0
 800a89c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d061      	beq.n	800a966 <_dtoa_r+0x916>
 800a8a2:	9802      	ldr	r0, [sp, #8]
 800a8a4:	4621      	mov	r1, r4
 800a8a6:	f000 fc5f 	bl	800b168 <__mcmp>
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	da5b      	bge.n	800a966 <_dtoa_r+0x916>
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	9902      	ldr	r1, [sp, #8]
 800a8b2:	220a      	movs	r2, #10
 800a8b4:	4648      	mov	r0, r9
 800a8b6:	f000 fa47 	bl	800ad48 <__multadd>
 800a8ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8bc:	9002      	str	r0, [sp, #8]
 800a8be:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	f000 8177 	beq.w	800abb6 <_dtoa_r+0xb66>
 800a8c8:	4629      	mov	r1, r5
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	220a      	movs	r2, #10
 800a8ce:	4648      	mov	r0, r9
 800a8d0:	f000 fa3a 	bl	800ad48 <__multadd>
 800a8d4:	f1bb 0f00 	cmp.w	fp, #0
 800a8d8:	4605      	mov	r5, r0
 800a8da:	dc6f      	bgt.n	800a9bc <_dtoa_r+0x96c>
 800a8dc:	9b07      	ldr	r3, [sp, #28]
 800a8de:	2b02      	cmp	r3, #2
 800a8e0:	dc49      	bgt.n	800a976 <_dtoa_r+0x926>
 800a8e2:	e06b      	b.n	800a9bc <_dtoa_r+0x96c>
 800a8e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a8e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a8ea:	e73c      	b.n	800a766 <_dtoa_r+0x716>
 800a8ec:	3fe00000 	.word	0x3fe00000
 800a8f0:	40240000 	.word	0x40240000
 800a8f4:	9b03      	ldr	r3, [sp, #12]
 800a8f6:	1e5c      	subs	r4, r3, #1
 800a8f8:	9b08      	ldr	r3, [sp, #32]
 800a8fa:	42a3      	cmp	r3, r4
 800a8fc:	db09      	blt.n	800a912 <_dtoa_r+0x8c2>
 800a8fe:	1b1c      	subs	r4, r3, r4
 800a900:	9b03      	ldr	r3, [sp, #12]
 800a902:	2b00      	cmp	r3, #0
 800a904:	f6bf af30 	bge.w	800a768 <_dtoa_r+0x718>
 800a908:	9b00      	ldr	r3, [sp, #0]
 800a90a:	9a03      	ldr	r2, [sp, #12]
 800a90c:	1a9e      	subs	r6, r3, r2
 800a90e:	2300      	movs	r3, #0
 800a910:	e72b      	b.n	800a76a <_dtoa_r+0x71a>
 800a912:	9b08      	ldr	r3, [sp, #32]
 800a914:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a916:	9408      	str	r4, [sp, #32]
 800a918:	1ae3      	subs	r3, r4, r3
 800a91a:	441a      	add	r2, r3
 800a91c:	9e00      	ldr	r6, [sp, #0]
 800a91e:	9b03      	ldr	r3, [sp, #12]
 800a920:	920d      	str	r2, [sp, #52]	@ 0x34
 800a922:	2400      	movs	r4, #0
 800a924:	e721      	b.n	800a76a <_dtoa_r+0x71a>
 800a926:	9c08      	ldr	r4, [sp, #32]
 800a928:	9e00      	ldr	r6, [sp, #0]
 800a92a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a92c:	e728      	b.n	800a780 <_dtoa_r+0x730>
 800a92e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a932:	e751      	b.n	800a7d8 <_dtoa_r+0x788>
 800a934:	9a08      	ldr	r2, [sp, #32]
 800a936:	9902      	ldr	r1, [sp, #8]
 800a938:	e750      	b.n	800a7dc <_dtoa_r+0x78c>
 800a93a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a93e:	e751      	b.n	800a7e4 <_dtoa_r+0x794>
 800a940:	2300      	movs	r3, #0
 800a942:	e779      	b.n	800a838 <_dtoa_r+0x7e8>
 800a944:	9b04      	ldr	r3, [sp, #16]
 800a946:	e777      	b.n	800a838 <_dtoa_r+0x7e8>
 800a948:	2300      	movs	r3, #0
 800a94a:	9308      	str	r3, [sp, #32]
 800a94c:	e779      	b.n	800a842 <_dtoa_r+0x7f2>
 800a94e:	d093      	beq.n	800a878 <_dtoa_r+0x828>
 800a950:	9a00      	ldr	r2, [sp, #0]
 800a952:	331c      	adds	r3, #28
 800a954:	441a      	add	r2, r3
 800a956:	9200      	str	r2, [sp, #0]
 800a958:	9a06      	ldr	r2, [sp, #24]
 800a95a:	441a      	add	r2, r3
 800a95c:	441e      	add	r6, r3
 800a95e:	9206      	str	r2, [sp, #24]
 800a960:	e78a      	b.n	800a878 <_dtoa_r+0x828>
 800a962:	4603      	mov	r3, r0
 800a964:	e7f4      	b.n	800a950 <_dtoa_r+0x900>
 800a966:	9b03      	ldr	r3, [sp, #12]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	46b8      	mov	r8, r7
 800a96c:	dc20      	bgt.n	800a9b0 <_dtoa_r+0x960>
 800a96e:	469b      	mov	fp, r3
 800a970:	9b07      	ldr	r3, [sp, #28]
 800a972:	2b02      	cmp	r3, #2
 800a974:	dd1e      	ble.n	800a9b4 <_dtoa_r+0x964>
 800a976:	f1bb 0f00 	cmp.w	fp, #0
 800a97a:	f47f adb1 	bne.w	800a4e0 <_dtoa_r+0x490>
 800a97e:	4621      	mov	r1, r4
 800a980:	465b      	mov	r3, fp
 800a982:	2205      	movs	r2, #5
 800a984:	4648      	mov	r0, r9
 800a986:	f000 f9df 	bl	800ad48 <__multadd>
 800a98a:	4601      	mov	r1, r0
 800a98c:	4604      	mov	r4, r0
 800a98e:	9802      	ldr	r0, [sp, #8]
 800a990:	f000 fbea 	bl	800b168 <__mcmp>
 800a994:	2800      	cmp	r0, #0
 800a996:	f77f ada3 	ble.w	800a4e0 <_dtoa_r+0x490>
 800a99a:	4656      	mov	r6, sl
 800a99c:	2331      	movs	r3, #49	@ 0x31
 800a99e:	f806 3b01 	strb.w	r3, [r6], #1
 800a9a2:	f108 0801 	add.w	r8, r8, #1
 800a9a6:	e59f      	b.n	800a4e8 <_dtoa_r+0x498>
 800a9a8:	9c03      	ldr	r4, [sp, #12]
 800a9aa:	46b8      	mov	r8, r7
 800a9ac:	4625      	mov	r5, r4
 800a9ae:	e7f4      	b.n	800a99a <_dtoa_r+0x94a>
 800a9b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a9b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	f000 8101 	beq.w	800abbe <_dtoa_r+0xb6e>
 800a9bc:	2e00      	cmp	r6, #0
 800a9be:	dd05      	ble.n	800a9cc <_dtoa_r+0x97c>
 800a9c0:	4629      	mov	r1, r5
 800a9c2:	4632      	mov	r2, r6
 800a9c4:	4648      	mov	r0, r9
 800a9c6:	f000 fb63 	bl	800b090 <__lshift>
 800a9ca:	4605      	mov	r5, r0
 800a9cc:	9b08      	ldr	r3, [sp, #32]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d05c      	beq.n	800aa8c <_dtoa_r+0xa3c>
 800a9d2:	6869      	ldr	r1, [r5, #4]
 800a9d4:	4648      	mov	r0, r9
 800a9d6:	f000 f955 	bl	800ac84 <_Balloc>
 800a9da:	4606      	mov	r6, r0
 800a9dc:	b928      	cbnz	r0, 800a9ea <_dtoa_r+0x99a>
 800a9de:	4b82      	ldr	r3, [pc, #520]	@ (800abe8 <_dtoa_r+0xb98>)
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a9e6:	f7ff bb4a 	b.w	800a07e <_dtoa_r+0x2e>
 800a9ea:	692a      	ldr	r2, [r5, #16]
 800a9ec:	3202      	adds	r2, #2
 800a9ee:	0092      	lsls	r2, r2, #2
 800a9f0:	f105 010c 	add.w	r1, r5, #12
 800a9f4:	300c      	adds	r0, #12
 800a9f6:	f7ff fa92 	bl	8009f1e <memcpy>
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	4631      	mov	r1, r6
 800a9fe:	4648      	mov	r0, r9
 800aa00:	f000 fb46 	bl	800b090 <__lshift>
 800aa04:	f10a 0301 	add.w	r3, sl, #1
 800aa08:	9300      	str	r3, [sp, #0]
 800aa0a:	eb0a 030b 	add.w	r3, sl, fp
 800aa0e:	9308      	str	r3, [sp, #32]
 800aa10:	9b04      	ldr	r3, [sp, #16]
 800aa12:	f003 0301 	and.w	r3, r3, #1
 800aa16:	462f      	mov	r7, r5
 800aa18:	9306      	str	r3, [sp, #24]
 800aa1a:	4605      	mov	r5, r0
 800aa1c:	9b00      	ldr	r3, [sp, #0]
 800aa1e:	9802      	ldr	r0, [sp, #8]
 800aa20:	4621      	mov	r1, r4
 800aa22:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800aa26:	f7ff fa88 	bl	8009f3a <quorem>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	3330      	adds	r3, #48	@ 0x30
 800aa2e:	9003      	str	r0, [sp, #12]
 800aa30:	4639      	mov	r1, r7
 800aa32:	9802      	ldr	r0, [sp, #8]
 800aa34:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa36:	f000 fb97 	bl	800b168 <__mcmp>
 800aa3a:	462a      	mov	r2, r5
 800aa3c:	9004      	str	r0, [sp, #16]
 800aa3e:	4621      	mov	r1, r4
 800aa40:	4648      	mov	r0, r9
 800aa42:	f000 fbad 	bl	800b1a0 <__mdiff>
 800aa46:	68c2      	ldr	r2, [r0, #12]
 800aa48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa4a:	4606      	mov	r6, r0
 800aa4c:	bb02      	cbnz	r2, 800aa90 <_dtoa_r+0xa40>
 800aa4e:	4601      	mov	r1, r0
 800aa50:	9802      	ldr	r0, [sp, #8]
 800aa52:	f000 fb89 	bl	800b168 <__mcmp>
 800aa56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa58:	4602      	mov	r2, r0
 800aa5a:	4631      	mov	r1, r6
 800aa5c:	4648      	mov	r0, r9
 800aa5e:	920c      	str	r2, [sp, #48]	@ 0x30
 800aa60:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa62:	f000 f94f 	bl	800ad04 <_Bfree>
 800aa66:	9b07      	ldr	r3, [sp, #28]
 800aa68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aa6a:	9e00      	ldr	r6, [sp, #0]
 800aa6c:	ea42 0103 	orr.w	r1, r2, r3
 800aa70:	9b06      	ldr	r3, [sp, #24]
 800aa72:	4319      	orrs	r1, r3
 800aa74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa76:	d10d      	bne.n	800aa94 <_dtoa_r+0xa44>
 800aa78:	2b39      	cmp	r3, #57	@ 0x39
 800aa7a:	d027      	beq.n	800aacc <_dtoa_r+0xa7c>
 800aa7c:	9a04      	ldr	r2, [sp, #16]
 800aa7e:	2a00      	cmp	r2, #0
 800aa80:	dd01      	ble.n	800aa86 <_dtoa_r+0xa36>
 800aa82:	9b03      	ldr	r3, [sp, #12]
 800aa84:	3331      	adds	r3, #49	@ 0x31
 800aa86:	f88b 3000 	strb.w	r3, [fp]
 800aa8a:	e52e      	b.n	800a4ea <_dtoa_r+0x49a>
 800aa8c:	4628      	mov	r0, r5
 800aa8e:	e7b9      	b.n	800aa04 <_dtoa_r+0x9b4>
 800aa90:	2201      	movs	r2, #1
 800aa92:	e7e2      	b.n	800aa5a <_dtoa_r+0xa0a>
 800aa94:	9904      	ldr	r1, [sp, #16]
 800aa96:	2900      	cmp	r1, #0
 800aa98:	db04      	blt.n	800aaa4 <_dtoa_r+0xa54>
 800aa9a:	9807      	ldr	r0, [sp, #28]
 800aa9c:	4301      	orrs	r1, r0
 800aa9e:	9806      	ldr	r0, [sp, #24]
 800aaa0:	4301      	orrs	r1, r0
 800aaa2:	d120      	bne.n	800aae6 <_dtoa_r+0xa96>
 800aaa4:	2a00      	cmp	r2, #0
 800aaa6:	ddee      	ble.n	800aa86 <_dtoa_r+0xa36>
 800aaa8:	9902      	ldr	r1, [sp, #8]
 800aaaa:	9300      	str	r3, [sp, #0]
 800aaac:	2201      	movs	r2, #1
 800aaae:	4648      	mov	r0, r9
 800aab0:	f000 faee 	bl	800b090 <__lshift>
 800aab4:	4621      	mov	r1, r4
 800aab6:	9002      	str	r0, [sp, #8]
 800aab8:	f000 fb56 	bl	800b168 <__mcmp>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	9b00      	ldr	r3, [sp, #0]
 800aac0:	dc02      	bgt.n	800aac8 <_dtoa_r+0xa78>
 800aac2:	d1e0      	bne.n	800aa86 <_dtoa_r+0xa36>
 800aac4:	07da      	lsls	r2, r3, #31
 800aac6:	d5de      	bpl.n	800aa86 <_dtoa_r+0xa36>
 800aac8:	2b39      	cmp	r3, #57	@ 0x39
 800aaca:	d1da      	bne.n	800aa82 <_dtoa_r+0xa32>
 800aacc:	2339      	movs	r3, #57	@ 0x39
 800aace:	f88b 3000 	strb.w	r3, [fp]
 800aad2:	4633      	mov	r3, r6
 800aad4:	461e      	mov	r6, r3
 800aad6:	3b01      	subs	r3, #1
 800aad8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aadc:	2a39      	cmp	r2, #57	@ 0x39
 800aade:	d04e      	beq.n	800ab7e <_dtoa_r+0xb2e>
 800aae0:	3201      	adds	r2, #1
 800aae2:	701a      	strb	r2, [r3, #0]
 800aae4:	e501      	b.n	800a4ea <_dtoa_r+0x49a>
 800aae6:	2a00      	cmp	r2, #0
 800aae8:	dd03      	ble.n	800aaf2 <_dtoa_r+0xaa2>
 800aaea:	2b39      	cmp	r3, #57	@ 0x39
 800aaec:	d0ee      	beq.n	800aacc <_dtoa_r+0xa7c>
 800aaee:	3301      	adds	r3, #1
 800aaf0:	e7c9      	b.n	800aa86 <_dtoa_r+0xa36>
 800aaf2:	9a00      	ldr	r2, [sp, #0]
 800aaf4:	9908      	ldr	r1, [sp, #32]
 800aaf6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aafa:	428a      	cmp	r2, r1
 800aafc:	d028      	beq.n	800ab50 <_dtoa_r+0xb00>
 800aafe:	9902      	ldr	r1, [sp, #8]
 800ab00:	2300      	movs	r3, #0
 800ab02:	220a      	movs	r2, #10
 800ab04:	4648      	mov	r0, r9
 800ab06:	f000 f91f 	bl	800ad48 <__multadd>
 800ab0a:	42af      	cmp	r7, r5
 800ab0c:	9002      	str	r0, [sp, #8]
 800ab0e:	f04f 0300 	mov.w	r3, #0
 800ab12:	f04f 020a 	mov.w	r2, #10
 800ab16:	4639      	mov	r1, r7
 800ab18:	4648      	mov	r0, r9
 800ab1a:	d107      	bne.n	800ab2c <_dtoa_r+0xadc>
 800ab1c:	f000 f914 	bl	800ad48 <__multadd>
 800ab20:	4607      	mov	r7, r0
 800ab22:	4605      	mov	r5, r0
 800ab24:	9b00      	ldr	r3, [sp, #0]
 800ab26:	3301      	adds	r3, #1
 800ab28:	9300      	str	r3, [sp, #0]
 800ab2a:	e777      	b.n	800aa1c <_dtoa_r+0x9cc>
 800ab2c:	f000 f90c 	bl	800ad48 <__multadd>
 800ab30:	4629      	mov	r1, r5
 800ab32:	4607      	mov	r7, r0
 800ab34:	2300      	movs	r3, #0
 800ab36:	220a      	movs	r2, #10
 800ab38:	4648      	mov	r0, r9
 800ab3a:	f000 f905 	bl	800ad48 <__multadd>
 800ab3e:	4605      	mov	r5, r0
 800ab40:	e7f0      	b.n	800ab24 <_dtoa_r+0xad4>
 800ab42:	f1bb 0f00 	cmp.w	fp, #0
 800ab46:	bfcc      	ite	gt
 800ab48:	465e      	movgt	r6, fp
 800ab4a:	2601      	movle	r6, #1
 800ab4c:	4456      	add	r6, sl
 800ab4e:	2700      	movs	r7, #0
 800ab50:	9902      	ldr	r1, [sp, #8]
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	2201      	movs	r2, #1
 800ab56:	4648      	mov	r0, r9
 800ab58:	f000 fa9a 	bl	800b090 <__lshift>
 800ab5c:	4621      	mov	r1, r4
 800ab5e:	9002      	str	r0, [sp, #8]
 800ab60:	f000 fb02 	bl	800b168 <__mcmp>
 800ab64:	2800      	cmp	r0, #0
 800ab66:	dcb4      	bgt.n	800aad2 <_dtoa_r+0xa82>
 800ab68:	d102      	bne.n	800ab70 <_dtoa_r+0xb20>
 800ab6a:	9b00      	ldr	r3, [sp, #0]
 800ab6c:	07db      	lsls	r3, r3, #31
 800ab6e:	d4b0      	bmi.n	800aad2 <_dtoa_r+0xa82>
 800ab70:	4633      	mov	r3, r6
 800ab72:	461e      	mov	r6, r3
 800ab74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab78:	2a30      	cmp	r2, #48	@ 0x30
 800ab7a:	d0fa      	beq.n	800ab72 <_dtoa_r+0xb22>
 800ab7c:	e4b5      	b.n	800a4ea <_dtoa_r+0x49a>
 800ab7e:	459a      	cmp	sl, r3
 800ab80:	d1a8      	bne.n	800aad4 <_dtoa_r+0xa84>
 800ab82:	2331      	movs	r3, #49	@ 0x31
 800ab84:	f108 0801 	add.w	r8, r8, #1
 800ab88:	f88a 3000 	strb.w	r3, [sl]
 800ab8c:	e4ad      	b.n	800a4ea <_dtoa_r+0x49a>
 800ab8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800abec <_dtoa_r+0xb9c>
 800ab94:	b11b      	cbz	r3, 800ab9e <_dtoa_r+0xb4e>
 800ab96:	f10a 0308 	add.w	r3, sl, #8
 800ab9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ab9c:	6013      	str	r3, [r2, #0]
 800ab9e:	4650      	mov	r0, sl
 800aba0:	b017      	add	sp, #92	@ 0x5c
 800aba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aba6:	9b07      	ldr	r3, [sp, #28]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	f77f ae2e 	ble.w	800a80a <_dtoa_r+0x7ba>
 800abae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800abb0:	9308      	str	r3, [sp, #32]
 800abb2:	2001      	movs	r0, #1
 800abb4:	e64d      	b.n	800a852 <_dtoa_r+0x802>
 800abb6:	f1bb 0f00 	cmp.w	fp, #0
 800abba:	f77f aed9 	ble.w	800a970 <_dtoa_r+0x920>
 800abbe:	4656      	mov	r6, sl
 800abc0:	9802      	ldr	r0, [sp, #8]
 800abc2:	4621      	mov	r1, r4
 800abc4:	f7ff f9b9 	bl	8009f3a <quorem>
 800abc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800abcc:	f806 3b01 	strb.w	r3, [r6], #1
 800abd0:	eba6 020a 	sub.w	r2, r6, sl
 800abd4:	4593      	cmp	fp, r2
 800abd6:	ddb4      	ble.n	800ab42 <_dtoa_r+0xaf2>
 800abd8:	9902      	ldr	r1, [sp, #8]
 800abda:	2300      	movs	r3, #0
 800abdc:	220a      	movs	r2, #10
 800abde:	4648      	mov	r0, r9
 800abe0:	f000 f8b2 	bl	800ad48 <__multadd>
 800abe4:	9002      	str	r0, [sp, #8]
 800abe6:	e7eb      	b.n	800abc0 <_dtoa_r+0xb70>
 800abe8:	0801c1c8 	.word	0x0801c1c8
 800abec:	0801c14c 	.word	0x0801c14c

0800abf0 <_free_r>:
 800abf0:	b538      	push	{r3, r4, r5, lr}
 800abf2:	4605      	mov	r5, r0
 800abf4:	2900      	cmp	r1, #0
 800abf6:	d041      	beq.n	800ac7c <_free_r+0x8c>
 800abf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abfc:	1f0c      	subs	r4, r1, #4
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	bfb8      	it	lt
 800ac02:	18e4      	addlt	r4, r4, r3
 800ac04:	f7fe fa90 	bl	8009128 <__malloc_lock>
 800ac08:	4a1d      	ldr	r2, [pc, #116]	@ (800ac80 <_free_r+0x90>)
 800ac0a:	6813      	ldr	r3, [r2, #0]
 800ac0c:	b933      	cbnz	r3, 800ac1c <_free_r+0x2c>
 800ac0e:	6063      	str	r3, [r4, #4]
 800ac10:	6014      	str	r4, [r2, #0]
 800ac12:	4628      	mov	r0, r5
 800ac14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac18:	f7fe ba8c 	b.w	8009134 <__malloc_unlock>
 800ac1c:	42a3      	cmp	r3, r4
 800ac1e:	d908      	bls.n	800ac32 <_free_r+0x42>
 800ac20:	6820      	ldr	r0, [r4, #0]
 800ac22:	1821      	adds	r1, r4, r0
 800ac24:	428b      	cmp	r3, r1
 800ac26:	bf01      	itttt	eq
 800ac28:	6819      	ldreq	r1, [r3, #0]
 800ac2a:	685b      	ldreq	r3, [r3, #4]
 800ac2c:	1809      	addeq	r1, r1, r0
 800ac2e:	6021      	streq	r1, [r4, #0]
 800ac30:	e7ed      	b.n	800ac0e <_free_r+0x1e>
 800ac32:	461a      	mov	r2, r3
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	b10b      	cbz	r3, 800ac3c <_free_r+0x4c>
 800ac38:	42a3      	cmp	r3, r4
 800ac3a:	d9fa      	bls.n	800ac32 <_free_r+0x42>
 800ac3c:	6811      	ldr	r1, [r2, #0]
 800ac3e:	1850      	adds	r0, r2, r1
 800ac40:	42a0      	cmp	r0, r4
 800ac42:	d10b      	bne.n	800ac5c <_free_r+0x6c>
 800ac44:	6820      	ldr	r0, [r4, #0]
 800ac46:	4401      	add	r1, r0
 800ac48:	1850      	adds	r0, r2, r1
 800ac4a:	4283      	cmp	r3, r0
 800ac4c:	6011      	str	r1, [r2, #0]
 800ac4e:	d1e0      	bne.n	800ac12 <_free_r+0x22>
 800ac50:	6818      	ldr	r0, [r3, #0]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	6053      	str	r3, [r2, #4]
 800ac56:	4408      	add	r0, r1
 800ac58:	6010      	str	r0, [r2, #0]
 800ac5a:	e7da      	b.n	800ac12 <_free_r+0x22>
 800ac5c:	d902      	bls.n	800ac64 <_free_r+0x74>
 800ac5e:	230c      	movs	r3, #12
 800ac60:	602b      	str	r3, [r5, #0]
 800ac62:	e7d6      	b.n	800ac12 <_free_r+0x22>
 800ac64:	6820      	ldr	r0, [r4, #0]
 800ac66:	1821      	adds	r1, r4, r0
 800ac68:	428b      	cmp	r3, r1
 800ac6a:	bf04      	itt	eq
 800ac6c:	6819      	ldreq	r1, [r3, #0]
 800ac6e:	685b      	ldreq	r3, [r3, #4]
 800ac70:	6063      	str	r3, [r4, #4]
 800ac72:	bf04      	itt	eq
 800ac74:	1809      	addeq	r1, r1, r0
 800ac76:	6021      	streq	r1, [r4, #0]
 800ac78:	6054      	str	r4, [r2, #4]
 800ac7a:	e7ca      	b.n	800ac12 <_free_r+0x22>
 800ac7c:	bd38      	pop	{r3, r4, r5, pc}
 800ac7e:	bf00      	nop
 800ac80:	20008ee8 	.word	0x20008ee8

0800ac84 <_Balloc>:
 800ac84:	b570      	push	{r4, r5, r6, lr}
 800ac86:	69c6      	ldr	r6, [r0, #28]
 800ac88:	4604      	mov	r4, r0
 800ac8a:	460d      	mov	r5, r1
 800ac8c:	b976      	cbnz	r6, 800acac <_Balloc+0x28>
 800ac8e:	2010      	movs	r0, #16
 800ac90:	f7fe f9a0 	bl	8008fd4 <malloc>
 800ac94:	4602      	mov	r2, r0
 800ac96:	61e0      	str	r0, [r4, #28]
 800ac98:	b920      	cbnz	r0, 800aca4 <_Balloc+0x20>
 800ac9a:	4b18      	ldr	r3, [pc, #96]	@ (800acfc <_Balloc+0x78>)
 800ac9c:	4818      	ldr	r0, [pc, #96]	@ (800ad00 <_Balloc+0x7c>)
 800ac9e:	216b      	movs	r1, #107	@ 0x6b
 800aca0:	f000 fddc 	bl	800b85c <__assert_func>
 800aca4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aca8:	6006      	str	r6, [r0, #0]
 800acaa:	60c6      	str	r6, [r0, #12]
 800acac:	69e6      	ldr	r6, [r4, #28]
 800acae:	68f3      	ldr	r3, [r6, #12]
 800acb0:	b183      	cbz	r3, 800acd4 <_Balloc+0x50>
 800acb2:	69e3      	ldr	r3, [r4, #28]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800acba:	b9b8      	cbnz	r0, 800acec <_Balloc+0x68>
 800acbc:	2101      	movs	r1, #1
 800acbe:	fa01 f605 	lsl.w	r6, r1, r5
 800acc2:	1d72      	adds	r2, r6, #5
 800acc4:	0092      	lsls	r2, r2, #2
 800acc6:	4620      	mov	r0, r4
 800acc8:	f000 fde6 	bl	800b898 <_calloc_r>
 800accc:	b160      	cbz	r0, 800ace8 <_Balloc+0x64>
 800acce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800acd2:	e00e      	b.n	800acf2 <_Balloc+0x6e>
 800acd4:	2221      	movs	r2, #33	@ 0x21
 800acd6:	2104      	movs	r1, #4
 800acd8:	4620      	mov	r0, r4
 800acda:	f000 fddd 	bl	800b898 <_calloc_r>
 800acde:	69e3      	ldr	r3, [r4, #28]
 800ace0:	60f0      	str	r0, [r6, #12]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d1e4      	bne.n	800acb2 <_Balloc+0x2e>
 800ace8:	2000      	movs	r0, #0
 800acea:	bd70      	pop	{r4, r5, r6, pc}
 800acec:	6802      	ldr	r2, [r0, #0]
 800acee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800acf2:	2300      	movs	r3, #0
 800acf4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800acf8:	e7f7      	b.n	800acea <_Balloc+0x66>
 800acfa:	bf00      	nop
 800acfc:	0801c159 	.word	0x0801c159
 800ad00:	0801c1d9 	.word	0x0801c1d9

0800ad04 <_Bfree>:
 800ad04:	b570      	push	{r4, r5, r6, lr}
 800ad06:	69c6      	ldr	r6, [r0, #28]
 800ad08:	4605      	mov	r5, r0
 800ad0a:	460c      	mov	r4, r1
 800ad0c:	b976      	cbnz	r6, 800ad2c <_Bfree+0x28>
 800ad0e:	2010      	movs	r0, #16
 800ad10:	f7fe f960 	bl	8008fd4 <malloc>
 800ad14:	4602      	mov	r2, r0
 800ad16:	61e8      	str	r0, [r5, #28]
 800ad18:	b920      	cbnz	r0, 800ad24 <_Bfree+0x20>
 800ad1a:	4b09      	ldr	r3, [pc, #36]	@ (800ad40 <_Bfree+0x3c>)
 800ad1c:	4809      	ldr	r0, [pc, #36]	@ (800ad44 <_Bfree+0x40>)
 800ad1e:	218f      	movs	r1, #143	@ 0x8f
 800ad20:	f000 fd9c 	bl	800b85c <__assert_func>
 800ad24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad28:	6006      	str	r6, [r0, #0]
 800ad2a:	60c6      	str	r6, [r0, #12]
 800ad2c:	b13c      	cbz	r4, 800ad3e <_Bfree+0x3a>
 800ad2e:	69eb      	ldr	r3, [r5, #28]
 800ad30:	6862      	ldr	r2, [r4, #4]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad38:	6021      	str	r1, [r4, #0]
 800ad3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ad3e:	bd70      	pop	{r4, r5, r6, pc}
 800ad40:	0801c159 	.word	0x0801c159
 800ad44:	0801c1d9 	.word	0x0801c1d9

0800ad48 <__multadd>:
 800ad48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad4c:	690d      	ldr	r5, [r1, #16]
 800ad4e:	4607      	mov	r7, r0
 800ad50:	460c      	mov	r4, r1
 800ad52:	461e      	mov	r6, r3
 800ad54:	f101 0c14 	add.w	ip, r1, #20
 800ad58:	2000      	movs	r0, #0
 800ad5a:	f8dc 3000 	ldr.w	r3, [ip]
 800ad5e:	b299      	uxth	r1, r3
 800ad60:	fb02 6101 	mla	r1, r2, r1, r6
 800ad64:	0c1e      	lsrs	r6, r3, #16
 800ad66:	0c0b      	lsrs	r3, r1, #16
 800ad68:	fb02 3306 	mla	r3, r2, r6, r3
 800ad6c:	b289      	uxth	r1, r1
 800ad6e:	3001      	adds	r0, #1
 800ad70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad74:	4285      	cmp	r5, r0
 800ad76:	f84c 1b04 	str.w	r1, [ip], #4
 800ad7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad7e:	dcec      	bgt.n	800ad5a <__multadd+0x12>
 800ad80:	b30e      	cbz	r6, 800adc6 <__multadd+0x7e>
 800ad82:	68a3      	ldr	r3, [r4, #8]
 800ad84:	42ab      	cmp	r3, r5
 800ad86:	dc19      	bgt.n	800adbc <__multadd+0x74>
 800ad88:	6861      	ldr	r1, [r4, #4]
 800ad8a:	4638      	mov	r0, r7
 800ad8c:	3101      	adds	r1, #1
 800ad8e:	f7ff ff79 	bl	800ac84 <_Balloc>
 800ad92:	4680      	mov	r8, r0
 800ad94:	b928      	cbnz	r0, 800ada2 <__multadd+0x5a>
 800ad96:	4602      	mov	r2, r0
 800ad98:	4b0c      	ldr	r3, [pc, #48]	@ (800adcc <__multadd+0x84>)
 800ad9a:	480d      	ldr	r0, [pc, #52]	@ (800add0 <__multadd+0x88>)
 800ad9c:	21ba      	movs	r1, #186	@ 0xba
 800ad9e:	f000 fd5d 	bl	800b85c <__assert_func>
 800ada2:	6922      	ldr	r2, [r4, #16]
 800ada4:	3202      	adds	r2, #2
 800ada6:	f104 010c 	add.w	r1, r4, #12
 800adaa:	0092      	lsls	r2, r2, #2
 800adac:	300c      	adds	r0, #12
 800adae:	f7ff f8b6 	bl	8009f1e <memcpy>
 800adb2:	4621      	mov	r1, r4
 800adb4:	4638      	mov	r0, r7
 800adb6:	f7ff ffa5 	bl	800ad04 <_Bfree>
 800adba:	4644      	mov	r4, r8
 800adbc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800adc0:	3501      	adds	r5, #1
 800adc2:	615e      	str	r6, [r3, #20]
 800adc4:	6125      	str	r5, [r4, #16]
 800adc6:	4620      	mov	r0, r4
 800adc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adcc:	0801c1c8 	.word	0x0801c1c8
 800add0:	0801c1d9 	.word	0x0801c1d9

0800add4 <__hi0bits>:
 800add4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800add8:	4603      	mov	r3, r0
 800adda:	bf36      	itet	cc
 800addc:	0403      	lslcc	r3, r0, #16
 800adde:	2000      	movcs	r0, #0
 800ade0:	2010      	movcc	r0, #16
 800ade2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ade6:	bf3c      	itt	cc
 800ade8:	021b      	lslcc	r3, r3, #8
 800adea:	3008      	addcc	r0, #8
 800adec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adf0:	bf3c      	itt	cc
 800adf2:	011b      	lslcc	r3, r3, #4
 800adf4:	3004      	addcc	r0, #4
 800adf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adfa:	bf3c      	itt	cc
 800adfc:	009b      	lslcc	r3, r3, #2
 800adfe:	3002      	addcc	r0, #2
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	db05      	blt.n	800ae10 <__hi0bits+0x3c>
 800ae04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ae08:	f100 0001 	add.w	r0, r0, #1
 800ae0c:	bf08      	it	eq
 800ae0e:	2020      	moveq	r0, #32
 800ae10:	4770      	bx	lr

0800ae12 <__lo0bits>:
 800ae12:	6803      	ldr	r3, [r0, #0]
 800ae14:	4602      	mov	r2, r0
 800ae16:	f013 0007 	ands.w	r0, r3, #7
 800ae1a:	d00b      	beq.n	800ae34 <__lo0bits+0x22>
 800ae1c:	07d9      	lsls	r1, r3, #31
 800ae1e:	d421      	bmi.n	800ae64 <__lo0bits+0x52>
 800ae20:	0798      	lsls	r0, r3, #30
 800ae22:	bf49      	itett	mi
 800ae24:	085b      	lsrmi	r3, r3, #1
 800ae26:	089b      	lsrpl	r3, r3, #2
 800ae28:	2001      	movmi	r0, #1
 800ae2a:	6013      	strmi	r3, [r2, #0]
 800ae2c:	bf5c      	itt	pl
 800ae2e:	6013      	strpl	r3, [r2, #0]
 800ae30:	2002      	movpl	r0, #2
 800ae32:	4770      	bx	lr
 800ae34:	b299      	uxth	r1, r3
 800ae36:	b909      	cbnz	r1, 800ae3c <__lo0bits+0x2a>
 800ae38:	0c1b      	lsrs	r3, r3, #16
 800ae3a:	2010      	movs	r0, #16
 800ae3c:	b2d9      	uxtb	r1, r3
 800ae3e:	b909      	cbnz	r1, 800ae44 <__lo0bits+0x32>
 800ae40:	3008      	adds	r0, #8
 800ae42:	0a1b      	lsrs	r3, r3, #8
 800ae44:	0719      	lsls	r1, r3, #28
 800ae46:	bf04      	itt	eq
 800ae48:	091b      	lsreq	r3, r3, #4
 800ae4a:	3004      	addeq	r0, #4
 800ae4c:	0799      	lsls	r1, r3, #30
 800ae4e:	bf04      	itt	eq
 800ae50:	089b      	lsreq	r3, r3, #2
 800ae52:	3002      	addeq	r0, #2
 800ae54:	07d9      	lsls	r1, r3, #31
 800ae56:	d403      	bmi.n	800ae60 <__lo0bits+0x4e>
 800ae58:	085b      	lsrs	r3, r3, #1
 800ae5a:	f100 0001 	add.w	r0, r0, #1
 800ae5e:	d003      	beq.n	800ae68 <__lo0bits+0x56>
 800ae60:	6013      	str	r3, [r2, #0]
 800ae62:	4770      	bx	lr
 800ae64:	2000      	movs	r0, #0
 800ae66:	4770      	bx	lr
 800ae68:	2020      	movs	r0, #32
 800ae6a:	4770      	bx	lr

0800ae6c <__i2b>:
 800ae6c:	b510      	push	{r4, lr}
 800ae6e:	460c      	mov	r4, r1
 800ae70:	2101      	movs	r1, #1
 800ae72:	f7ff ff07 	bl	800ac84 <_Balloc>
 800ae76:	4602      	mov	r2, r0
 800ae78:	b928      	cbnz	r0, 800ae86 <__i2b+0x1a>
 800ae7a:	4b05      	ldr	r3, [pc, #20]	@ (800ae90 <__i2b+0x24>)
 800ae7c:	4805      	ldr	r0, [pc, #20]	@ (800ae94 <__i2b+0x28>)
 800ae7e:	f240 1145 	movw	r1, #325	@ 0x145
 800ae82:	f000 fceb 	bl	800b85c <__assert_func>
 800ae86:	2301      	movs	r3, #1
 800ae88:	6144      	str	r4, [r0, #20]
 800ae8a:	6103      	str	r3, [r0, #16]
 800ae8c:	bd10      	pop	{r4, pc}
 800ae8e:	bf00      	nop
 800ae90:	0801c1c8 	.word	0x0801c1c8
 800ae94:	0801c1d9 	.word	0x0801c1d9

0800ae98 <__multiply>:
 800ae98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae9c:	4617      	mov	r7, r2
 800ae9e:	690a      	ldr	r2, [r1, #16]
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	429a      	cmp	r2, r3
 800aea4:	bfa8      	it	ge
 800aea6:	463b      	movge	r3, r7
 800aea8:	4689      	mov	r9, r1
 800aeaa:	bfa4      	itt	ge
 800aeac:	460f      	movge	r7, r1
 800aeae:	4699      	movge	r9, r3
 800aeb0:	693d      	ldr	r5, [r7, #16]
 800aeb2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	6879      	ldr	r1, [r7, #4]
 800aeba:	eb05 060a 	add.w	r6, r5, sl
 800aebe:	42b3      	cmp	r3, r6
 800aec0:	b085      	sub	sp, #20
 800aec2:	bfb8      	it	lt
 800aec4:	3101      	addlt	r1, #1
 800aec6:	f7ff fedd 	bl	800ac84 <_Balloc>
 800aeca:	b930      	cbnz	r0, 800aeda <__multiply+0x42>
 800aecc:	4602      	mov	r2, r0
 800aece:	4b41      	ldr	r3, [pc, #260]	@ (800afd4 <__multiply+0x13c>)
 800aed0:	4841      	ldr	r0, [pc, #260]	@ (800afd8 <__multiply+0x140>)
 800aed2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aed6:	f000 fcc1 	bl	800b85c <__assert_func>
 800aeda:	f100 0414 	add.w	r4, r0, #20
 800aede:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aee2:	4623      	mov	r3, r4
 800aee4:	2200      	movs	r2, #0
 800aee6:	4573      	cmp	r3, lr
 800aee8:	d320      	bcc.n	800af2c <__multiply+0x94>
 800aeea:	f107 0814 	add.w	r8, r7, #20
 800aeee:	f109 0114 	add.w	r1, r9, #20
 800aef2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800aef6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800aefa:	9302      	str	r3, [sp, #8]
 800aefc:	1beb      	subs	r3, r5, r7
 800aefe:	3b15      	subs	r3, #21
 800af00:	f023 0303 	bic.w	r3, r3, #3
 800af04:	3304      	adds	r3, #4
 800af06:	3715      	adds	r7, #21
 800af08:	42bd      	cmp	r5, r7
 800af0a:	bf38      	it	cc
 800af0c:	2304      	movcc	r3, #4
 800af0e:	9301      	str	r3, [sp, #4]
 800af10:	9b02      	ldr	r3, [sp, #8]
 800af12:	9103      	str	r1, [sp, #12]
 800af14:	428b      	cmp	r3, r1
 800af16:	d80c      	bhi.n	800af32 <__multiply+0x9a>
 800af18:	2e00      	cmp	r6, #0
 800af1a:	dd03      	ble.n	800af24 <__multiply+0x8c>
 800af1c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800af20:	2b00      	cmp	r3, #0
 800af22:	d055      	beq.n	800afd0 <__multiply+0x138>
 800af24:	6106      	str	r6, [r0, #16]
 800af26:	b005      	add	sp, #20
 800af28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af2c:	f843 2b04 	str.w	r2, [r3], #4
 800af30:	e7d9      	b.n	800aee6 <__multiply+0x4e>
 800af32:	f8b1 a000 	ldrh.w	sl, [r1]
 800af36:	f1ba 0f00 	cmp.w	sl, #0
 800af3a:	d01f      	beq.n	800af7c <__multiply+0xe4>
 800af3c:	46c4      	mov	ip, r8
 800af3e:	46a1      	mov	r9, r4
 800af40:	2700      	movs	r7, #0
 800af42:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af46:	f8d9 3000 	ldr.w	r3, [r9]
 800af4a:	fa1f fb82 	uxth.w	fp, r2
 800af4e:	b29b      	uxth	r3, r3
 800af50:	fb0a 330b 	mla	r3, sl, fp, r3
 800af54:	443b      	add	r3, r7
 800af56:	f8d9 7000 	ldr.w	r7, [r9]
 800af5a:	0c12      	lsrs	r2, r2, #16
 800af5c:	0c3f      	lsrs	r7, r7, #16
 800af5e:	fb0a 7202 	mla	r2, sl, r2, r7
 800af62:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800af66:	b29b      	uxth	r3, r3
 800af68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af6c:	4565      	cmp	r5, ip
 800af6e:	f849 3b04 	str.w	r3, [r9], #4
 800af72:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800af76:	d8e4      	bhi.n	800af42 <__multiply+0xaa>
 800af78:	9b01      	ldr	r3, [sp, #4]
 800af7a:	50e7      	str	r7, [r4, r3]
 800af7c:	9b03      	ldr	r3, [sp, #12]
 800af7e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af82:	3104      	adds	r1, #4
 800af84:	f1b9 0f00 	cmp.w	r9, #0
 800af88:	d020      	beq.n	800afcc <__multiply+0x134>
 800af8a:	6823      	ldr	r3, [r4, #0]
 800af8c:	4647      	mov	r7, r8
 800af8e:	46a4      	mov	ip, r4
 800af90:	f04f 0a00 	mov.w	sl, #0
 800af94:	f8b7 b000 	ldrh.w	fp, [r7]
 800af98:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800af9c:	fb09 220b 	mla	r2, r9, fp, r2
 800afa0:	4452      	add	r2, sl
 800afa2:	b29b      	uxth	r3, r3
 800afa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afa8:	f84c 3b04 	str.w	r3, [ip], #4
 800afac:	f857 3b04 	ldr.w	r3, [r7], #4
 800afb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afb4:	f8bc 3000 	ldrh.w	r3, [ip]
 800afb8:	fb09 330a 	mla	r3, r9, sl, r3
 800afbc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800afc0:	42bd      	cmp	r5, r7
 800afc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afc6:	d8e5      	bhi.n	800af94 <__multiply+0xfc>
 800afc8:	9a01      	ldr	r2, [sp, #4]
 800afca:	50a3      	str	r3, [r4, r2]
 800afcc:	3404      	adds	r4, #4
 800afce:	e79f      	b.n	800af10 <__multiply+0x78>
 800afd0:	3e01      	subs	r6, #1
 800afd2:	e7a1      	b.n	800af18 <__multiply+0x80>
 800afd4:	0801c1c8 	.word	0x0801c1c8
 800afd8:	0801c1d9 	.word	0x0801c1d9

0800afdc <__pow5mult>:
 800afdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afe0:	4615      	mov	r5, r2
 800afe2:	f012 0203 	ands.w	r2, r2, #3
 800afe6:	4607      	mov	r7, r0
 800afe8:	460e      	mov	r6, r1
 800afea:	d007      	beq.n	800affc <__pow5mult+0x20>
 800afec:	4c25      	ldr	r4, [pc, #148]	@ (800b084 <__pow5mult+0xa8>)
 800afee:	3a01      	subs	r2, #1
 800aff0:	2300      	movs	r3, #0
 800aff2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aff6:	f7ff fea7 	bl	800ad48 <__multadd>
 800affa:	4606      	mov	r6, r0
 800affc:	10ad      	asrs	r5, r5, #2
 800affe:	d03d      	beq.n	800b07c <__pow5mult+0xa0>
 800b000:	69fc      	ldr	r4, [r7, #28]
 800b002:	b97c      	cbnz	r4, 800b024 <__pow5mult+0x48>
 800b004:	2010      	movs	r0, #16
 800b006:	f7fd ffe5 	bl	8008fd4 <malloc>
 800b00a:	4602      	mov	r2, r0
 800b00c:	61f8      	str	r0, [r7, #28]
 800b00e:	b928      	cbnz	r0, 800b01c <__pow5mult+0x40>
 800b010:	4b1d      	ldr	r3, [pc, #116]	@ (800b088 <__pow5mult+0xac>)
 800b012:	481e      	ldr	r0, [pc, #120]	@ (800b08c <__pow5mult+0xb0>)
 800b014:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b018:	f000 fc20 	bl	800b85c <__assert_func>
 800b01c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b020:	6004      	str	r4, [r0, #0]
 800b022:	60c4      	str	r4, [r0, #12]
 800b024:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b028:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b02c:	b94c      	cbnz	r4, 800b042 <__pow5mult+0x66>
 800b02e:	f240 2171 	movw	r1, #625	@ 0x271
 800b032:	4638      	mov	r0, r7
 800b034:	f7ff ff1a 	bl	800ae6c <__i2b>
 800b038:	2300      	movs	r3, #0
 800b03a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b03e:	4604      	mov	r4, r0
 800b040:	6003      	str	r3, [r0, #0]
 800b042:	f04f 0900 	mov.w	r9, #0
 800b046:	07eb      	lsls	r3, r5, #31
 800b048:	d50a      	bpl.n	800b060 <__pow5mult+0x84>
 800b04a:	4631      	mov	r1, r6
 800b04c:	4622      	mov	r2, r4
 800b04e:	4638      	mov	r0, r7
 800b050:	f7ff ff22 	bl	800ae98 <__multiply>
 800b054:	4631      	mov	r1, r6
 800b056:	4680      	mov	r8, r0
 800b058:	4638      	mov	r0, r7
 800b05a:	f7ff fe53 	bl	800ad04 <_Bfree>
 800b05e:	4646      	mov	r6, r8
 800b060:	106d      	asrs	r5, r5, #1
 800b062:	d00b      	beq.n	800b07c <__pow5mult+0xa0>
 800b064:	6820      	ldr	r0, [r4, #0]
 800b066:	b938      	cbnz	r0, 800b078 <__pow5mult+0x9c>
 800b068:	4622      	mov	r2, r4
 800b06a:	4621      	mov	r1, r4
 800b06c:	4638      	mov	r0, r7
 800b06e:	f7ff ff13 	bl	800ae98 <__multiply>
 800b072:	6020      	str	r0, [r4, #0]
 800b074:	f8c0 9000 	str.w	r9, [r0]
 800b078:	4604      	mov	r4, r0
 800b07a:	e7e4      	b.n	800b046 <__pow5mult+0x6a>
 800b07c:	4630      	mov	r0, r6
 800b07e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b082:	bf00      	nop
 800b084:	0801c28c 	.word	0x0801c28c
 800b088:	0801c159 	.word	0x0801c159
 800b08c:	0801c1d9 	.word	0x0801c1d9

0800b090 <__lshift>:
 800b090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b094:	460c      	mov	r4, r1
 800b096:	6849      	ldr	r1, [r1, #4]
 800b098:	6923      	ldr	r3, [r4, #16]
 800b09a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b09e:	68a3      	ldr	r3, [r4, #8]
 800b0a0:	4607      	mov	r7, r0
 800b0a2:	4691      	mov	r9, r2
 800b0a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0a8:	f108 0601 	add.w	r6, r8, #1
 800b0ac:	42b3      	cmp	r3, r6
 800b0ae:	db0b      	blt.n	800b0c8 <__lshift+0x38>
 800b0b0:	4638      	mov	r0, r7
 800b0b2:	f7ff fde7 	bl	800ac84 <_Balloc>
 800b0b6:	4605      	mov	r5, r0
 800b0b8:	b948      	cbnz	r0, 800b0ce <__lshift+0x3e>
 800b0ba:	4602      	mov	r2, r0
 800b0bc:	4b28      	ldr	r3, [pc, #160]	@ (800b160 <__lshift+0xd0>)
 800b0be:	4829      	ldr	r0, [pc, #164]	@ (800b164 <__lshift+0xd4>)
 800b0c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b0c4:	f000 fbca 	bl	800b85c <__assert_func>
 800b0c8:	3101      	adds	r1, #1
 800b0ca:	005b      	lsls	r3, r3, #1
 800b0cc:	e7ee      	b.n	800b0ac <__lshift+0x1c>
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	f100 0114 	add.w	r1, r0, #20
 800b0d4:	f100 0210 	add.w	r2, r0, #16
 800b0d8:	4618      	mov	r0, r3
 800b0da:	4553      	cmp	r3, sl
 800b0dc:	db33      	blt.n	800b146 <__lshift+0xb6>
 800b0de:	6920      	ldr	r0, [r4, #16]
 800b0e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b0e4:	f104 0314 	add.w	r3, r4, #20
 800b0e8:	f019 091f 	ands.w	r9, r9, #31
 800b0ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b0f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b0f4:	d02b      	beq.n	800b14e <__lshift+0xbe>
 800b0f6:	f1c9 0e20 	rsb	lr, r9, #32
 800b0fa:	468a      	mov	sl, r1
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	6818      	ldr	r0, [r3, #0]
 800b100:	fa00 f009 	lsl.w	r0, r0, r9
 800b104:	4310      	orrs	r0, r2
 800b106:	f84a 0b04 	str.w	r0, [sl], #4
 800b10a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b10e:	459c      	cmp	ip, r3
 800b110:	fa22 f20e 	lsr.w	r2, r2, lr
 800b114:	d8f3      	bhi.n	800b0fe <__lshift+0x6e>
 800b116:	ebac 0304 	sub.w	r3, ip, r4
 800b11a:	3b15      	subs	r3, #21
 800b11c:	f023 0303 	bic.w	r3, r3, #3
 800b120:	3304      	adds	r3, #4
 800b122:	f104 0015 	add.w	r0, r4, #21
 800b126:	4560      	cmp	r0, ip
 800b128:	bf88      	it	hi
 800b12a:	2304      	movhi	r3, #4
 800b12c:	50ca      	str	r2, [r1, r3]
 800b12e:	b10a      	cbz	r2, 800b134 <__lshift+0xa4>
 800b130:	f108 0602 	add.w	r6, r8, #2
 800b134:	3e01      	subs	r6, #1
 800b136:	4638      	mov	r0, r7
 800b138:	612e      	str	r6, [r5, #16]
 800b13a:	4621      	mov	r1, r4
 800b13c:	f7ff fde2 	bl	800ad04 <_Bfree>
 800b140:	4628      	mov	r0, r5
 800b142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b146:	f842 0f04 	str.w	r0, [r2, #4]!
 800b14a:	3301      	adds	r3, #1
 800b14c:	e7c5      	b.n	800b0da <__lshift+0x4a>
 800b14e:	3904      	subs	r1, #4
 800b150:	f853 2b04 	ldr.w	r2, [r3], #4
 800b154:	f841 2f04 	str.w	r2, [r1, #4]!
 800b158:	459c      	cmp	ip, r3
 800b15a:	d8f9      	bhi.n	800b150 <__lshift+0xc0>
 800b15c:	e7ea      	b.n	800b134 <__lshift+0xa4>
 800b15e:	bf00      	nop
 800b160:	0801c1c8 	.word	0x0801c1c8
 800b164:	0801c1d9 	.word	0x0801c1d9

0800b168 <__mcmp>:
 800b168:	690a      	ldr	r2, [r1, #16]
 800b16a:	4603      	mov	r3, r0
 800b16c:	6900      	ldr	r0, [r0, #16]
 800b16e:	1a80      	subs	r0, r0, r2
 800b170:	b530      	push	{r4, r5, lr}
 800b172:	d10e      	bne.n	800b192 <__mcmp+0x2a>
 800b174:	3314      	adds	r3, #20
 800b176:	3114      	adds	r1, #20
 800b178:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b17c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b180:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b184:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b188:	4295      	cmp	r5, r2
 800b18a:	d003      	beq.n	800b194 <__mcmp+0x2c>
 800b18c:	d205      	bcs.n	800b19a <__mcmp+0x32>
 800b18e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b192:	bd30      	pop	{r4, r5, pc}
 800b194:	42a3      	cmp	r3, r4
 800b196:	d3f3      	bcc.n	800b180 <__mcmp+0x18>
 800b198:	e7fb      	b.n	800b192 <__mcmp+0x2a>
 800b19a:	2001      	movs	r0, #1
 800b19c:	e7f9      	b.n	800b192 <__mcmp+0x2a>
	...

0800b1a0 <__mdiff>:
 800b1a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a4:	4689      	mov	r9, r1
 800b1a6:	4606      	mov	r6, r0
 800b1a8:	4611      	mov	r1, r2
 800b1aa:	4648      	mov	r0, r9
 800b1ac:	4614      	mov	r4, r2
 800b1ae:	f7ff ffdb 	bl	800b168 <__mcmp>
 800b1b2:	1e05      	subs	r5, r0, #0
 800b1b4:	d112      	bne.n	800b1dc <__mdiff+0x3c>
 800b1b6:	4629      	mov	r1, r5
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	f7ff fd63 	bl	800ac84 <_Balloc>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	b928      	cbnz	r0, 800b1ce <__mdiff+0x2e>
 800b1c2:	4b3f      	ldr	r3, [pc, #252]	@ (800b2c0 <__mdiff+0x120>)
 800b1c4:	f240 2137 	movw	r1, #567	@ 0x237
 800b1c8:	483e      	ldr	r0, [pc, #248]	@ (800b2c4 <__mdiff+0x124>)
 800b1ca:	f000 fb47 	bl	800b85c <__assert_func>
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b1d4:	4610      	mov	r0, r2
 800b1d6:	b003      	add	sp, #12
 800b1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1dc:	bfbc      	itt	lt
 800b1de:	464b      	movlt	r3, r9
 800b1e0:	46a1      	movlt	r9, r4
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b1e8:	bfba      	itte	lt
 800b1ea:	461c      	movlt	r4, r3
 800b1ec:	2501      	movlt	r5, #1
 800b1ee:	2500      	movge	r5, #0
 800b1f0:	f7ff fd48 	bl	800ac84 <_Balloc>
 800b1f4:	4602      	mov	r2, r0
 800b1f6:	b918      	cbnz	r0, 800b200 <__mdiff+0x60>
 800b1f8:	4b31      	ldr	r3, [pc, #196]	@ (800b2c0 <__mdiff+0x120>)
 800b1fa:	f240 2145 	movw	r1, #581	@ 0x245
 800b1fe:	e7e3      	b.n	800b1c8 <__mdiff+0x28>
 800b200:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b204:	6926      	ldr	r6, [r4, #16]
 800b206:	60c5      	str	r5, [r0, #12]
 800b208:	f109 0310 	add.w	r3, r9, #16
 800b20c:	f109 0514 	add.w	r5, r9, #20
 800b210:	f104 0e14 	add.w	lr, r4, #20
 800b214:	f100 0b14 	add.w	fp, r0, #20
 800b218:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b21c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b220:	9301      	str	r3, [sp, #4]
 800b222:	46d9      	mov	r9, fp
 800b224:	f04f 0c00 	mov.w	ip, #0
 800b228:	9b01      	ldr	r3, [sp, #4]
 800b22a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b22e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b232:	9301      	str	r3, [sp, #4]
 800b234:	fa1f f38a 	uxth.w	r3, sl
 800b238:	4619      	mov	r1, r3
 800b23a:	b283      	uxth	r3, r0
 800b23c:	1acb      	subs	r3, r1, r3
 800b23e:	0c00      	lsrs	r0, r0, #16
 800b240:	4463      	add	r3, ip
 800b242:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b246:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b24a:	b29b      	uxth	r3, r3
 800b24c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b250:	4576      	cmp	r6, lr
 800b252:	f849 3b04 	str.w	r3, [r9], #4
 800b256:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b25a:	d8e5      	bhi.n	800b228 <__mdiff+0x88>
 800b25c:	1b33      	subs	r3, r6, r4
 800b25e:	3b15      	subs	r3, #21
 800b260:	f023 0303 	bic.w	r3, r3, #3
 800b264:	3415      	adds	r4, #21
 800b266:	3304      	adds	r3, #4
 800b268:	42a6      	cmp	r6, r4
 800b26a:	bf38      	it	cc
 800b26c:	2304      	movcc	r3, #4
 800b26e:	441d      	add	r5, r3
 800b270:	445b      	add	r3, fp
 800b272:	461e      	mov	r6, r3
 800b274:	462c      	mov	r4, r5
 800b276:	4544      	cmp	r4, r8
 800b278:	d30e      	bcc.n	800b298 <__mdiff+0xf8>
 800b27a:	f108 0103 	add.w	r1, r8, #3
 800b27e:	1b49      	subs	r1, r1, r5
 800b280:	f021 0103 	bic.w	r1, r1, #3
 800b284:	3d03      	subs	r5, #3
 800b286:	45a8      	cmp	r8, r5
 800b288:	bf38      	it	cc
 800b28a:	2100      	movcc	r1, #0
 800b28c:	440b      	add	r3, r1
 800b28e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b292:	b191      	cbz	r1, 800b2ba <__mdiff+0x11a>
 800b294:	6117      	str	r7, [r2, #16]
 800b296:	e79d      	b.n	800b1d4 <__mdiff+0x34>
 800b298:	f854 1b04 	ldr.w	r1, [r4], #4
 800b29c:	46e6      	mov	lr, ip
 800b29e:	0c08      	lsrs	r0, r1, #16
 800b2a0:	fa1c fc81 	uxtah	ip, ip, r1
 800b2a4:	4471      	add	r1, lr
 800b2a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b2aa:	b289      	uxth	r1, r1
 800b2ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b2b0:	f846 1b04 	str.w	r1, [r6], #4
 800b2b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b2b8:	e7dd      	b.n	800b276 <__mdiff+0xd6>
 800b2ba:	3f01      	subs	r7, #1
 800b2bc:	e7e7      	b.n	800b28e <__mdiff+0xee>
 800b2be:	bf00      	nop
 800b2c0:	0801c1c8 	.word	0x0801c1c8
 800b2c4:	0801c1d9 	.word	0x0801c1d9

0800b2c8 <__d2b>:
 800b2c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b2cc:	460f      	mov	r7, r1
 800b2ce:	2101      	movs	r1, #1
 800b2d0:	ec59 8b10 	vmov	r8, r9, d0
 800b2d4:	4616      	mov	r6, r2
 800b2d6:	f7ff fcd5 	bl	800ac84 <_Balloc>
 800b2da:	4604      	mov	r4, r0
 800b2dc:	b930      	cbnz	r0, 800b2ec <__d2b+0x24>
 800b2de:	4602      	mov	r2, r0
 800b2e0:	4b23      	ldr	r3, [pc, #140]	@ (800b370 <__d2b+0xa8>)
 800b2e2:	4824      	ldr	r0, [pc, #144]	@ (800b374 <__d2b+0xac>)
 800b2e4:	f240 310f 	movw	r1, #783	@ 0x30f
 800b2e8:	f000 fab8 	bl	800b85c <__assert_func>
 800b2ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b2f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2f4:	b10d      	cbz	r5, 800b2fa <__d2b+0x32>
 800b2f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2fa:	9301      	str	r3, [sp, #4]
 800b2fc:	f1b8 0300 	subs.w	r3, r8, #0
 800b300:	d023      	beq.n	800b34a <__d2b+0x82>
 800b302:	4668      	mov	r0, sp
 800b304:	9300      	str	r3, [sp, #0]
 800b306:	f7ff fd84 	bl	800ae12 <__lo0bits>
 800b30a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b30e:	b1d0      	cbz	r0, 800b346 <__d2b+0x7e>
 800b310:	f1c0 0320 	rsb	r3, r0, #32
 800b314:	fa02 f303 	lsl.w	r3, r2, r3
 800b318:	430b      	orrs	r3, r1
 800b31a:	40c2      	lsrs	r2, r0
 800b31c:	6163      	str	r3, [r4, #20]
 800b31e:	9201      	str	r2, [sp, #4]
 800b320:	9b01      	ldr	r3, [sp, #4]
 800b322:	61a3      	str	r3, [r4, #24]
 800b324:	2b00      	cmp	r3, #0
 800b326:	bf0c      	ite	eq
 800b328:	2201      	moveq	r2, #1
 800b32a:	2202      	movne	r2, #2
 800b32c:	6122      	str	r2, [r4, #16]
 800b32e:	b1a5      	cbz	r5, 800b35a <__d2b+0x92>
 800b330:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b334:	4405      	add	r5, r0
 800b336:	603d      	str	r5, [r7, #0]
 800b338:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b33c:	6030      	str	r0, [r6, #0]
 800b33e:	4620      	mov	r0, r4
 800b340:	b003      	add	sp, #12
 800b342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b346:	6161      	str	r1, [r4, #20]
 800b348:	e7ea      	b.n	800b320 <__d2b+0x58>
 800b34a:	a801      	add	r0, sp, #4
 800b34c:	f7ff fd61 	bl	800ae12 <__lo0bits>
 800b350:	9b01      	ldr	r3, [sp, #4]
 800b352:	6163      	str	r3, [r4, #20]
 800b354:	3020      	adds	r0, #32
 800b356:	2201      	movs	r2, #1
 800b358:	e7e8      	b.n	800b32c <__d2b+0x64>
 800b35a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b35e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b362:	6038      	str	r0, [r7, #0]
 800b364:	6918      	ldr	r0, [r3, #16]
 800b366:	f7ff fd35 	bl	800add4 <__hi0bits>
 800b36a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b36e:	e7e5      	b.n	800b33c <__d2b+0x74>
 800b370:	0801c1c8 	.word	0x0801c1c8
 800b374:	0801c1d9 	.word	0x0801c1d9

0800b378 <__sfputc_r>:
 800b378:	6893      	ldr	r3, [r2, #8]
 800b37a:	3b01      	subs	r3, #1
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	b410      	push	{r4}
 800b380:	6093      	str	r3, [r2, #8]
 800b382:	da08      	bge.n	800b396 <__sfputc_r+0x1e>
 800b384:	6994      	ldr	r4, [r2, #24]
 800b386:	42a3      	cmp	r3, r4
 800b388:	db01      	blt.n	800b38e <__sfputc_r+0x16>
 800b38a:	290a      	cmp	r1, #10
 800b38c:	d103      	bne.n	800b396 <__sfputc_r+0x1e>
 800b38e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b392:	f7fe bca0 	b.w	8009cd6 <__swbuf_r>
 800b396:	6813      	ldr	r3, [r2, #0]
 800b398:	1c58      	adds	r0, r3, #1
 800b39a:	6010      	str	r0, [r2, #0]
 800b39c:	7019      	strb	r1, [r3, #0]
 800b39e:	4608      	mov	r0, r1
 800b3a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3a4:	4770      	bx	lr

0800b3a6 <__sfputs_r>:
 800b3a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3a8:	4606      	mov	r6, r0
 800b3aa:	460f      	mov	r7, r1
 800b3ac:	4614      	mov	r4, r2
 800b3ae:	18d5      	adds	r5, r2, r3
 800b3b0:	42ac      	cmp	r4, r5
 800b3b2:	d101      	bne.n	800b3b8 <__sfputs_r+0x12>
 800b3b4:	2000      	movs	r0, #0
 800b3b6:	e007      	b.n	800b3c8 <__sfputs_r+0x22>
 800b3b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3bc:	463a      	mov	r2, r7
 800b3be:	4630      	mov	r0, r6
 800b3c0:	f7ff ffda 	bl	800b378 <__sfputc_r>
 800b3c4:	1c43      	adds	r3, r0, #1
 800b3c6:	d1f3      	bne.n	800b3b0 <__sfputs_r+0xa>
 800b3c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b3cc <_vfiprintf_r>:
 800b3cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d0:	460d      	mov	r5, r1
 800b3d2:	b09d      	sub	sp, #116	@ 0x74
 800b3d4:	4614      	mov	r4, r2
 800b3d6:	4698      	mov	r8, r3
 800b3d8:	4606      	mov	r6, r0
 800b3da:	b118      	cbz	r0, 800b3e4 <_vfiprintf_r+0x18>
 800b3dc:	6a03      	ldr	r3, [r0, #32]
 800b3de:	b90b      	cbnz	r3, 800b3e4 <_vfiprintf_r+0x18>
 800b3e0:	f7fe fb90 	bl	8009b04 <__sinit>
 800b3e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3e6:	07d9      	lsls	r1, r3, #31
 800b3e8:	d405      	bmi.n	800b3f6 <_vfiprintf_r+0x2a>
 800b3ea:	89ab      	ldrh	r3, [r5, #12]
 800b3ec:	059a      	lsls	r2, r3, #22
 800b3ee:	d402      	bmi.n	800b3f6 <_vfiprintf_r+0x2a>
 800b3f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3f2:	f7fe fd92 	bl	8009f1a <__retarget_lock_acquire_recursive>
 800b3f6:	89ab      	ldrh	r3, [r5, #12]
 800b3f8:	071b      	lsls	r3, r3, #28
 800b3fa:	d501      	bpl.n	800b400 <_vfiprintf_r+0x34>
 800b3fc:	692b      	ldr	r3, [r5, #16]
 800b3fe:	b99b      	cbnz	r3, 800b428 <_vfiprintf_r+0x5c>
 800b400:	4629      	mov	r1, r5
 800b402:	4630      	mov	r0, r6
 800b404:	f7fe fca6 	bl	8009d54 <__swsetup_r>
 800b408:	b170      	cbz	r0, 800b428 <_vfiprintf_r+0x5c>
 800b40a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b40c:	07dc      	lsls	r4, r3, #31
 800b40e:	d504      	bpl.n	800b41a <_vfiprintf_r+0x4e>
 800b410:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b414:	b01d      	add	sp, #116	@ 0x74
 800b416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b41a:	89ab      	ldrh	r3, [r5, #12]
 800b41c:	0598      	lsls	r0, r3, #22
 800b41e:	d4f7      	bmi.n	800b410 <_vfiprintf_r+0x44>
 800b420:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b422:	f7fe fd7b 	bl	8009f1c <__retarget_lock_release_recursive>
 800b426:	e7f3      	b.n	800b410 <_vfiprintf_r+0x44>
 800b428:	2300      	movs	r3, #0
 800b42a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b42c:	2320      	movs	r3, #32
 800b42e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b432:	f8cd 800c 	str.w	r8, [sp, #12]
 800b436:	2330      	movs	r3, #48	@ 0x30
 800b438:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b5e8 <_vfiprintf_r+0x21c>
 800b43c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b440:	f04f 0901 	mov.w	r9, #1
 800b444:	4623      	mov	r3, r4
 800b446:	469a      	mov	sl, r3
 800b448:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b44c:	b10a      	cbz	r2, 800b452 <_vfiprintf_r+0x86>
 800b44e:	2a25      	cmp	r2, #37	@ 0x25
 800b450:	d1f9      	bne.n	800b446 <_vfiprintf_r+0x7a>
 800b452:	ebba 0b04 	subs.w	fp, sl, r4
 800b456:	d00b      	beq.n	800b470 <_vfiprintf_r+0xa4>
 800b458:	465b      	mov	r3, fp
 800b45a:	4622      	mov	r2, r4
 800b45c:	4629      	mov	r1, r5
 800b45e:	4630      	mov	r0, r6
 800b460:	f7ff ffa1 	bl	800b3a6 <__sfputs_r>
 800b464:	3001      	adds	r0, #1
 800b466:	f000 80a7 	beq.w	800b5b8 <_vfiprintf_r+0x1ec>
 800b46a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b46c:	445a      	add	r2, fp
 800b46e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b470:	f89a 3000 	ldrb.w	r3, [sl]
 800b474:	2b00      	cmp	r3, #0
 800b476:	f000 809f 	beq.w	800b5b8 <_vfiprintf_r+0x1ec>
 800b47a:	2300      	movs	r3, #0
 800b47c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b480:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b484:	f10a 0a01 	add.w	sl, sl, #1
 800b488:	9304      	str	r3, [sp, #16]
 800b48a:	9307      	str	r3, [sp, #28]
 800b48c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b490:	931a      	str	r3, [sp, #104]	@ 0x68
 800b492:	4654      	mov	r4, sl
 800b494:	2205      	movs	r2, #5
 800b496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b49a:	4853      	ldr	r0, [pc, #332]	@ (800b5e8 <_vfiprintf_r+0x21c>)
 800b49c:	f7f4 fe98 	bl	80001d0 <memchr>
 800b4a0:	9a04      	ldr	r2, [sp, #16]
 800b4a2:	b9d8      	cbnz	r0, 800b4dc <_vfiprintf_r+0x110>
 800b4a4:	06d1      	lsls	r1, r2, #27
 800b4a6:	bf44      	itt	mi
 800b4a8:	2320      	movmi	r3, #32
 800b4aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4ae:	0713      	lsls	r3, r2, #28
 800b4b0:	bf44      	itt	mi
 800b4b2:	232b      	movmi	r3, #43	@ 0x2b
 800b4b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4b8:	f89a 3000 	ldrb.w	r3, [sl]
 800b4bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4be:	d015      	beq.n	800b4ec <_vfiprintf_r+0x120>
 800b4c0:	9a07      	ldr	r2, [sp, #28]
 800b4c2:	4654      	mov	r4, sl
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	f04f 0c0a 	mov.w	ip, #10
 800b4ca:	4621      	mov	r1, r4
 800b4cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4d0:	3b30      	subs	r3, #48	@ 0x30
 800b4d2:	2b09      	cmp	r3, #9
 800b4d4:	d94b      	bls.n	800b56e <_vfiprintf_r+0x1a2>
 800b4d6:	b1b0      	cbz	r0, 800b506 <_vfiprintf_r+0x13a>
 800b4d8:	9207      	str	r2, [sp, #28]
 800b4da:	e014      	b.n	800b506 <_vfiprintf_r+0x13a>
 800b4dc:	eba0 0308 	sub.w	r3, r0, r8
 800b4e0:	fa09 f303 	lsl.w	r3, r9, r3
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	9304      	str	r3, [sp, #16]
 800b4e8:	46a2      	mov	sl, r4
 800b4ea:	e7d2      	b.n	800b492 <_vfiprintf_r+0xc6>
 800b4ec:	9b03      	ldr	r3, [sp, #12]
 800b4ee:	1d19      	adds	r1, r3, #4
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	9103      	str	r1, [sp, #12]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	bfbb      	ittet	lt
 800b4f8:	425b      	neglt	r3, r3
 800b4fa:	f042 0202 	orrlt.w	r2, r2, #2
 800b4fe:	9307      	strge	r3, [sp, #28]
 800b500:	9307      	strlt	r3, [sp, #28]
 800b502:	bfb8      	it	lt
 800b504:	9204      	strlt	r2, [sp, #16]
 800b506:	7823      	ldrb	r3, [r4, #0]
 800b508:	2b2e      	cmp	r3, #46	@ 0x2e
 800b50a:	d10a      	bne.n	800b522 <_vfiprintf_r+0x156>
 800b50c:	7863      	ldrb	r3, [r4, #1]
 800b50e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b510:	d132      	bne.n	800b578 <_vfiprintf_r+0x1ac>
 800b512:	9b03      	ldr	r3, [sp, #12]
 800b514:	1d1a      	adds	r2, r3, #4
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	9203      	str	r2, [sp, #12]
 800b51a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b51e:	3402      	adds	r4, #2
 800b520:	9305      	str	r3, [sp, #20]
 800b522:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b5f8 <_vfiprintf_r+0x22c>
 800b526:	7821      	ldrb	r1, [r4, #0]
 800b528:	2203      	movs	r2, #3
 800b52a:	4650      	mov	r0, sl
 800b52c:	f7f4 fe50 	bl	80001d0 <memchr>
 800b530:	b138      	cbz	r0, 800b542 <_vfiprintf_r+0x176>
 800b532:	9b04      	ldr	r3, [sp, #16]
 800b534:	eba0 000a 	sub.w	r0, r0, sl
 800b538:	2240      	movs	r2, #64	@ 0x40
 800b53a:	4082      	lsls	r2, r0
 800b53c:	4313      	orrs	r3, r2
 800b53e:	3401      	adds	r4, #1
 800b540:	9304      	str	r3, [sp, #16]
 800b542:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b546:	4829      	ldr	r0, [pc, #164]	@ (800b5ec <_vfiprintf_r+0x220>)
 800b548:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b54c:	2206      	movs	r2, #6
 800b54e:	f7f4 fe3f 	bl	80001d0 <memchr>
 800b552:	2800      	cmp	r0, #0
 800b554:	d03f      	beq.n	800b5d6 <_vfiprintf_r+0x20a>
 800b556:	4b26      	ldr	r3, [pc, #152]	@ (800b5f0 <_vfiprintf_r+0x224>)
 800b558:	bb1b      	cbnz	r3, 800b5a2 <_vfiprintf_r+0x1d6>
 800b55a:	9b03      	ldr	r3, [sp, #12]
 800b55c:	3307      	adds	r3, #7
 800b55e:	f023 0307 	bic.w	r3, r3, #7
 800b562:	3308      	adds	r3, #8
 800b564:	9303      	str	r3, [sp, #12]
 800b566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b568:	443b      	add	r3, r7
 800b56a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b56c:	e76a      	b.n	800b444 <_vfiprintf_r+0x78>
 800b56e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b572:	460c      	mov	r4, r1
 800b574:	2001      	movs	r0, #1
 800b576:	e7a8      	b.n	800b4ca <_vfiprintf_r+0xfe>
 800b578:	2300      	movs	r3, #0
 800b57a:	3401      	adds	r4, #1
 800b57c:	9305      	str	r3, [sp, #20]
 800b57e:	4619      	mov	r1, r3
 800b580:	f04f 0c0a 	mov.w	ip, #10
 800b584:	4620      	mov	r0, r4
 800b586:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b58a:	3a30      	subs	r2, #48	@ 0x30
 800b58c:	2a09      	cmp	r2, #9
 800b58e:	d903      	bls.n	800b598 <_vfiprintf_r+0x1cc>
 800b590:	2b00      	cmp	r3, #0
 800b592:	d0c6      	beq.n	800b522 <_vfiprintf_r+0x156>
 800b594:	9105      	str	r1, [sp, #20]
 800b596:	e7c4      	b.n	800b522 <_vfiprintf_r+0x156>
 800b598:	fb0c 2101 	mla	r1, ip, r1, r2
 800b59c:	4604      	mov	r4, r0
 800b59e:	2301      	movs	r3, #1
 800b5a0:	e7f0      	b.n	800b584 <_vfiprintf_r+0x1b8>
 800b5a2:	ab03      	add	r3, sp, #12
 800b5a4:	9300      	str	r3, [sp, #0]
 800b5a6:	462a      	mov	r2, r5
 800b5a8:	4b12      	ldr	r3, [pc, #72]	@ (800b5f4 <_vfiprintf_r+0x228>)
 800b5aa:	a904      	add	r1, sp, #16
 800b5ac:	4630      	mov	r0, r6
 800b5ae:	f7fd fe67 	bl	8009280 <_printf_float>
 800b5b2:	4607      	mov	r7, r0
 800b5b4:	1c78      	adds	r0, r7, #1
 800b5b6:	d1d6      	bne.n	800b566 <_vfiprintf_r+0x19a>
 800b5b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b5ba:	07d9      	lsls	r1, r3, #31
 800b5bc:	d405      	bmi.n	800b5ca <_vfiprintf_r+0x1fe>
 800b5be:	89ab      	ldrh	r3, [r5, #12]
 800b5c0:	059a      	lsls	r2, r3, #22
 800b5c2:	d402      	bmi.n	800b5ca <_vfiprintf_r+0x1fe>
 800b5c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5c6:	f7fe fca9 	bl	8009f1c <__retarget_lock_release_recursive>
 800b5ca:	89ab      	ldrh	r3, [r5, #12]
 800b5cc:	065b      	lsls	r3, r3, #25
 800b5ce:	f53f af1f 	bmi.w	800b410 <_vfiprintf_r+0x44>
 800b5d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5d4:	e71e      	b.n	800b414 <_vfiprintf_r+0x48>
 800b5d6:	ab03      	add	r3, sp, #12
 800b5d8:	9300      	str	r3, [sp, #0]
 800b5da:	462a      	mov	r2, r5
 800b5dc:	4b05      	ldr	r3, [pc, #20]	@ (800b5f4 <_vfiprintf_r+0x228>)
 800b5de:	a904      	add	r1, sp, #16
 800b5e0:	4630      	mov	r0, r6
 800b5e2:	f7fe f8e5 	bl	80097b0 <_printf_i>
 800b5e6:	e7e4      	b.n	800b5b2 <_vfiprintf_r+0x1e6>
 800b5e8:	0801c232 	.word	0x0801c232
 800b5ec:	0801c23c 	.word	0x0801c23c
 800b5f0:	08009281 	.word	0x08009281
 800b5f4:	0800b3a7 	.word	0x0800b3a7
 800b5f8:	0801c238 	.word	0x0801c238

0800b5fc <__sflush_r>:
 800b5fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b604:	0716      	lsls	r6, r2, #28
 800b606:	4605      	mov	r5, r0
 800b608:	460c      	mov	r4, r1
 800b60a:	d454      	bmi.n	800b6b6 <__sflush_r+0xba>
 800b60c:	684b      	ldr	r3, [r1, #4]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	dc02      	bgt.n	800b618 <__sflush_r+0x1c>
 800b612:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b614:	2b00      	cmp	r3, #0
 800b616:	dd48      	ble.n	800b6aa <__sflush_r+0xae>
 800b618:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b61a:	2e00      	cmp	r6, #0
 800b61c:	d045      	beq.n	800b6aa <__sflush_r+0xae>
 800b61e:	2300      	movs	r3, #0
 800b620:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b624:	682f      	ldr	r7, [r5, #0]
 800b626:	6a21      	ldr	r1, [r4, #32]
 800b628:	602b      	str	r3, [r5, #0]
 800b62a:	d030      	beq.n	800b68e <__sflush_r+0x92>
 800b62c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b62e:	89a3      	ldrh	r3, [r4, #12]
 800b630:	0759      	lsls	r1, r3, #29
 800b632:	d505      	bpl.n	800b640 <__sflush_r+0x44>
 800b634:	6863      	ldr	r3, [r4, #4]
 800b636:	1ad2      	subs	r2, r2, r3
 800b638:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b63a:	b10b      	cbz	r3, 800b640 <__sflush_r+0x44>
 800b63c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b63e:	1ad2      	subs	r2, r2, r3
 800b640:	2300      	movs	r3, #0
 800b642:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b644:	6a21      	ldr	r1, [r4, #32]
 800b646:	4628      	mov	r0, r5
 800b648:	47b0      	blx	r6
 800b64a:	1c43      	adds	r3, r0, #1
 800b64c:	89a3      	ldrh	r3, [r4, #12]
 800b64e:	d106      	bne.n	800b65e <__sflush_r+0x62>
 800b650:	6829      	ldr	r1, [r5, #0]
 800b652:	291d      	cmp	r1, #29
 800b654:	d82b      	bhi.n	800b6ae <__sflush_r+0xb2>
 800b656:	4a2a      	ldr	r2, [pc, #168]	@ (800b700 <__sflush_r+0x104>)
 800b658:	40ca      	lsrs	r2, r1
 800b65a:	07d6      	lsls	r6, r2, #31
 800b65c:	d527      	bpl.n	800b6ae <__sflush_r+0xb2>
 800b65e:	2200      	movs	r2, #0
 800b660:	6062      	str	r2, [r4, #4]
 800b662:	04d9      	lsls	r1, r3, #19
 800b664:	6922      	ldr	r2, [r4, #16]
 800b666:	6022      	str	r2, [r4, #0]
 800b668:	d504      	bpl.n	800b674 <__sflush_r+0x78>
 800b66a:	1c42      	adds	r2, r0, #1
 800b66c:	d101      	bne.n	800b672 <__sflush_r+0x76>
 800b66e:	682b      	ldr	r3, [r5, #0]
 800b670:	b903      	cbnz	r3, 800b674 <__sflush_r+0x78>
 800b672:	6560      	str	r0, [r4, #84]	@ 0x54
 800b674:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b676:	602f      	str	r7, [r5, #0]
 800b678:	b1b9      	cbz	r1, 800b6aa <__sflush_r+0xae>
 800b67a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b67e:	4299      	cmp	r1, r3
 800b680:	d002      	beq.n	800b688 <__sflush_r+0x8c>
 800b682:	4628      	mov	r0, r5
 800b684:	f7ff fab4 	bl	800abf0 <_free_r>
 800b688:	2300      	movs	r3, #0
 800b68a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b68c:	e00d      	b.n	800b6aa <__sflush_r+0xae>
 800b68e:	2301      	movs	r3, #1
 800b690:	4628      	mov	r0, r5
 800b692:	47b0      	blx	r6
 800b694:	4602      	mov	r2, r0
 800b696:	1c50      	adds	r0, r2, #1
 800b698:	d1c9      	bne.n	800b62e <__sflush_r+0x32>
 800b69a:	682b      	ldr	r3, [r5, #0]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d0c6      	beq.n	800b62e <__sflush_r+0x32>
 800b6a0:	2b1d      	cmp	r3, #29
 800b6a2:	d001      	beq.n	800b6a8 <__sflush_r+0xac>
 800b6a4:	2b16      	cmp	r3, #22
 800b6a6:	d11e      	bne.n	800b6e6 <__sflush_r+0xea>
 800b6a8:	602f      	str	r7, [r5, #0]
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	e022      	b.n	800b6f4 <__sflush_r+0xf8>
 800b6ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6b2:	b21b      	sxth	r3, r3
 800b6b4:	e01b      	b.n	800b6ee <__sflush_r+0xf2>
 800b6b6:	690f      	ldr	r7, [r1, #16]
 800b6b8:	2f00      	cmp	r7, #0
 800b6ba:	d0f6      	beq.n	800b6aa <__sflush_r+0xae>
 800b6bc:	0793      	lsls	r3, r2, #30
 800b6be:	680e      	ldr	r6, [r1, #0]
 800b6c0:	bf08      	it	eq
 800b6c2:	694b      	ldreq	r3, [r1, #20]
 800b6c4:	600f      	str	r7, [r1, #0]
 800b6c6:	bf18      	it	ne
 800b6c8:	2300      	movne	r3, #0
 800b6ca:	eba6 0807 	sub.w	r8, r6, r7
 800b6ce:	608b      	str	r3, [r1, #8]
 800b6d0:	f1b8 0f00 	cmp.w	r8, #0
 800b6d4:	dde9      	ble.n	800b6aa <__sflush_r+0xae>
 800b6d6:	6a21      	ldr	r1, [r4, #32]
 800b6d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b6da:	4643      	mov	r3, r8
 800b6dc:	463a      	mov	r2, r7
 800b6de:	4628      	mov	r0, r5
 800b6e0:	47b0      	blx	r6
 800b6e2:	2800      	cmp	r0, #0
 800b6e4:	dc08      	bgt.n	800b6f8 <__sflush_r+0xfc>
 800b6e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6ee:	81a3      	strh	r3, [r4, #12]
 800b6f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b6f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6f8:	4407      	add	r7, r0
 800b6fa:	eba8 0800 	sub.w	r8, r8, r0
 800b6fe:	e7e7      	b.n	800b6d0 <__sflush_r+0xd4>
 800b700:	20400001 	.word	0x20400001

0800b704 <_fflush_r>:
 800b704:	b538      	push	{r3, r4, r5, lr}
 800b706:	690b      	ldr	r3, [r1, #16]
 800b708:	4605      	mov	r5, r0
 800b70a:	460c      	mov	r4, r1
 800b70c:	b913      	cbnz	r3, 800b714 <_fflush_r+0x10>
 800b70e:	2500      	movs	r5, #0
 800b710:	4628      	mov	r0, r5
 800b712:	bd38      	pop	{r3, r4, r5, pc}
 800b714:	b118      	cbz	r0, 800b71e <_fflush_r+0x1a>
 800b716:	6a03      	ldr	r3, [r0, #32]
 800b718:	b90b      	cbnz	r3, 800b71e <_fflush_r+0x1a>
 800b71a:	f7fe f9f3 	bl	8009b04 <__sinit>
 800b71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d0f3      	beq.n	800b70e <_fflush_r+0xa>
 800b726:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b728:	07d0      	lsls	r0, r2, #31
 800b72a:	d404      	bmi.n	800b736 <_fflush_r+0x32>
 800b72c:	0599      	lsls	r1, r3, #22
 800b72e:	d402      	bmi.n	800b736 <_fflush_r+0x32>
 800b730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b732:	f7fe fbf2 	bl	8009f1a <__retarget_lock_acquire_recursive>
 800b736:	4628      	mov	r0, r5
 800b738:	4621      	mov	r1, r4
 800b73a:	f7ff ff5f 	bl	800b5fc <__sflush_r>
 800b73e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b740:	07da      	lsls	r2, r3, #31
 800b742:	4605      	mov	r5, r0
 800b744:	d4e4      	bmi.n	800b710 <_fflush_r+0xc>
 800b746:	89a3      	ldrh	r3, [r4, #12]
 800b748:	059b      	lsls	r3, r3, #22
 800b74a:	d4e1      	bmi.n	800b710 <_fflush_r+0xc>
 800b74c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b74e:	f7fe fbe5 	bl	8009f1c <__retarget_lock_release_recursive>
 800b752:	e7dd      	b.n	800b710 <_fflush_r+0xc>

0800b754 <__swhatbuf_r>:
 800b754:	b570      	push	{r4, r5, r6, lr}
 800b756:	460c      	mov	r4, r1
 800b758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b75c:	2900      	cmp	r1, #0
 800b75e:	b096      	sub	sp, #88	@ 0x58
 800b760:	4615      	mov	r5, r2
 800b762:	461e      	mov	r6, r3
 800b764:	da0d      	bge.n	800b782 <__swhatbuf_r+0x2e>
 800b766:	89a3      	ldrh	r3, [r4, #12]
 800b768:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b76c:	f04f 0100 	mov.w	r1, #0
 800b770:	bf14      	ite	ne
 800b772:	2340      	movne	r3, #64	@ 0x40
 800b774:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b778:	2000      	movs	r0, #0
 800b77a:	6031      	str	r1, [r6, #0]
 800b77c:	602b      	str	r3, [r5, #0]
 800b77e:	b016      	add	sp, #88	@ 0x58
 800b780:	bd70      	pop	{r4, r5, r6, pc}
 800b782:	466a      	mov	r2, sp
 800b784:	f000 f848 	bl	800b818 <_fstat_r>
 800b788:	2800      	cmp	r0, #0
 800b78a:	dbec      	blt.n	800b766 <__swhatbuf_r+0x12>
 800b78c:	9901      	ldr	r1, [sp, #4]
 800b78e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b792:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b796:	4259      	negs	r1, r3
 800b798:	4159      	adcs	r1, r3
 800b79a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b79e:	e7eb      	b.n	800b778 <__swhatbuf_r+0x24>

0800b7a0 <__smakebuf_r>:
 800b7a0:	898b      	ldrh	r3, [r1, #12]
 800b7a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7a4:	079d      	lsls	r5, r3, #30
 800b7a6:	4606      	mov	r6, r0
 800b7a8:	460c      	mov	r4, r1
 800b7aa:	d507      	bpl.n	800b7bc <__smakebuf_r+0x1c>
 800b7ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b7b0:	6023      	str	r3, [r4, #0]
 800b7b2:	6123      	str	r3, [r4, #16]
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	6163      	str	r3, [r4, #20]
 800b7b8:	b003      	add	sp, #12
 800b7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7bc:	ab01      	add	r3, sp, #4
 800b7be:	466a      	mov	r2, sp
 800b7c0:	f7ff ffc8 	bl	800b754 <__swhatbuf_r>
 800b7c4:	9f00      	ldr	r7, [sp, #0]
 800b7c6:	4605      	mov	r5, r0
 800b7c8:	4639      	mov	r1, r7
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	f7fd fc2c 	bl	8009028 <_malloc_r>
 800b7d0:	b948      	cbnz	r0, 800b7e6 <__smakebuf_r+0x46>
 800b7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7d6:	059a      	lsls	r2, r3, #22
 800b7d8:	d4ee      	bmi.n	800b7b8 <__smakebuf_r+0x18>
 800b7da:	f023 0303 	bic.w	r3, r3, #3
 800b7de:	f043 0302 	orr.w	r3, r3, #2
 800b7e2:	81a3      	strh	r3, [r4, #12]
 800b7e4:	e7e2      	b.n	800b7ac <__smakebuf_r+0xc>
 800b7e6:	89a3      	ldrh	r3, [r4, #12]
 800b7e8:	6020      	str	r0, [r4, #0]
 800b7ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7ee:	81a3      	strh	r3, [r4, #12]
 800b7f0:	9b01      	ldr	r3, [sp, #4]
 800b7f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7f6:	b15b      	cbz	r3, 800b810 <__smakebuf_r+0x70>
 800b7f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f000 f81d 	bl	800b83c <_isatty_r>
 800b802:	b128      	cbz	r0, 800b810 <__smakebuf_r+0x70>
 800b804:	89a3      	ldrh	r3, [r4, #12]
 800b806:	f023 0303 	bic.w	r3, r3, #3
 800b80a:	f043 0301 	orr.w	r3, r3, #1
 800b80e:	81a3      	strh	r3, [r4, #12]
 800b810:	89a3      	ldrh	r3, [r4, #12]
 800b812:	431d      	orrs	r5, r3
 800b814:	81a5      	strh	r5, [r4, #12]
 800b816:	e7cf      	b.n	800b7b8 <__smakebuf_r+0x18>

0800b818 <_fstat_r>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	4d07      	ldr	r5, [pc, #28]	@ (800b838 <_fstat_r+0x20>)
 800b81c:	2300      	movs	r3, #0
 800b81e:	4604      	mov	r4, r0
 800b820:	4608      	mov	r0, r1
 800b822:	4611      	mov	r1, r2
 800b824:	602b      	str	r3, [r5, #0]
 800b826:	f000 fa05 	bl	800bc34 <_fstat>
 800b82a:	1c43      	adds	r3, r0, #1
 800b82c:	d102      	bne.n	800b834 <_fstat_r+0x1c>
 800b82e:	682b      	ldr	r3, [r5, #0]
 800b830:	b103      	cbz	r3, 800b834 <_fstat_r+0x1c>
 800b832:	6023      	str	r3, [r4, #0]
 800b834:	bd38      	pop	{r3, r4, r5, pc}
 800b836:	bf00      	nop
 800b838:	20009028 	.word	0x20009028

0800b83c <_isatty_r>:
 800b83c:	b538      	push	{r3, r4, r5, lr}
 800b83e:	4d06      	ldr	r5, [pc, #24]	@ (800b858 <_isatty_r+0x1c>)
 800b840:	2300      	movs	r3, #0
 800b842:	4604      	mov	r4, r0
 800b844:	4608      	mov	r0, r1
 800b846:	602b      	str	r3, [r5, #0]
 800b848:	f000 fa04 	bl	800bc54 <_isatty>
 800b84c:	1c43      	adds	r3, r0, #1
 800b84e:	d102      	bne.n	800b856 <_isatty_r+0x1a>
 800b850:	682b      	ldr	r3, [r5, #0]
 800b852:	b103      	cbz	r3, 800b856 <_isatty_r+0x1a>
 800b854:	6023      	str	r3, [r4, #0]
 800b856:	bd38      	pop	{r3, r4, r5, pc}
 800b858:	20009028 	.word	0x20009028

0800b85c <__assert_func>:
 800b85c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b85e:	4614      	mov	r4, r2
 800b860:	461a      	mov	r2, r3
 800b862:	4b09      	ldr	r3, [pc, #36]	@ (800b888 <__assert_func+0x2c>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4605      	mov	r5, r0
 800b868:	68d8      	ldr	r0, [r3, #12]
 800b86a:	b14c      	cbz	r4, 800b880 <__assert_func+0x24>
 800b86c:	4b07      	ldr	r3, [pc, #28]	@ (800b88c <__assert_func+0x30>)
 800b86e:	9100      	str	r1, [sp, #0]
 800b870:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b874:	4906      	ldr	r1, [pc, #24]	@ (800b890 <__assert_func+0x34>)
 800b876:	462b      	mov	r3, r5
 800b878:	f000 f842 	bl	800b900 <fiprintf>
 800b87c:	f000 f852 	bl	800b924 <abort>
 800b880:	4b04      	ldr	r3, [pc, #16]	@ (800b894 <__assert_func+0x38>)
 800b882:	461c      	mov	r4, r3
 800b884:	e7f3      	b.n	800b86e <__assert_func+0x12>
 800b886:	bf00      	nop
 800b888:	20000d80 	.word	0x20000d80
 800b88c:	0801c24d 	.word	0x0801c24d
 800b890:	0801c25a 	.word	0x0801c25a
 800b894:	0801c288 	.word	0x0801c288

0800b898 <_calloc_r>:
 800b898:	b570      	push	{r4, r5, r6, lr}
 800b89a:	fba1 5402 	umull	r5, r4, r1, r2
 800b89e:	b934      	cbnz	r4, 800b8ae <_calloc_r+0x16>
 800b8a0:	4629      	mov	r1, r5
 800b8a2:	f7fd fbc1 	bl	8009028 <_malloc_r>
 800b8a6:	4606      	mov	r6, r0
 800b8a8:	b928      	cbnz	r0, 800b8b6 <_calloc_r+0x1e>
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	bd70      	pop	{r4, r5, r6, pc}
 800b8ae:	220c      	movs	r2, #12
 800b8b0:	6002      	str	r2, [r0, #0]
 800b8b2:	2600      	movs	r6, #0
 800b8b4:	e7f9      	b.n	800b8aa <_calloc_r+0x12>
 800b8b6:	462a      	mov	r2, r5
 800b8b8:	4621      	mov	r1, r4
 800b8ba:	f7fe faa1 	bl	8009e00 <memset>
 800b8be:	e7f4      	b.n	800b8aa <_calloc_r+0x12>

0800b8c0 <__ascii_mbtowc>:
 800b8c0:	b082      	sub	sp, #8
 800b8c2:	b901      	cbnz	r1, 800b8c6 <__ascii_mbtowc+0x6>
 800b8c4:	a901      	add	r1, sp, #4
 800b8c6:	b142      	cbz	r2, 800b8da <__ascii_mbtowc+0x1a>
 800b8c8:	b14b      	cbz	r3, 800b8de <__ascii_mbtowc+0x1e>
 800b8ca:	7813      	ldrb	r3, [r2, #0]
 800b8cc:	600b      	str	r3, [r1, #0]
 800b8ce:	7812      	ldrb	r2, [r2, #0]
 800b8d0:	1e10      	subs	r0, r2, #0
 800b8d2:	bf18      	it	ne
 800b8d4:	2001      	movne	r0, #1
 800b8d6:	b002      	add	sp, #8
 800b8d8:	4770      	bx	lr
 800b8da:	4610      	mov	r0, r2
 800b8dc:	e7fb      	b.n	800b8d6 <__ascii_mbtowc+0x16>
 800b8de:	f06f 0001 	mvn.w	r0, #1
 800b8e2:	e7f8      	b.n	800b8d6 <__ascii_mbtowc+0x16>

0800b8e4 <__ascii_wctomb>:
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	4608      	mov	r0, r1
 800b8e8:	b141      	cbz	r1, 800b8fc <__ascii_wctomb+0x18>
 800b8ea:	2aff      	cmp	r2, #255	@ 0xff
 800b8ec:	d904      	bls.n	800b8f8 <__ascii_wctomb+0x14>
 800b8ee:	228a      	movs	r2, #138	@ 0x8a
 800b8f0:	601a      	str	r2, [r3, #0]
 800b8f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b8f6:	4770      	bx	lr
 800b8f8:	700a      	strb	r2, [r1, #0]
 800b8fa:	2001      	movs	r0, #1
 800b8fc:	4770      	bx	lr
	...

0800b900 <fiprintf>:
 800b900:	b40e      	push	{r1, r2, r3}
 800b902:	b503      	push	{r0, r1, lr}
 800b904:	4601      	mov	r1, r0
 800b906:	ab03      	add	r3, sp, #12
 800b908:	4805      	ldr	r0, [pc, #20]	@ (800b920 <fiprintf+0x20>)
 800b90a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b90e:	6800      	ldr	r0, [r0, #0]
 800b910:	9301      	str	r3, [sp, #4]
 800b912:	f7ff fd5b 	bl	800b3cc <_vfiprintf_r>
 800b916:	b002      	add	sp, #8
 800b918:	f85d eb04 	ldr.w	lr, [sp], #4
 800b91c:	b003      	add	sp, #12
 800b91e:	4770      	bx	lr
 800b920:	20000d80 	.word	0x20000d80

0800b924 <abort>:
 800b924:	b508      	push	{r3, lr}
 800b926:	2006      	movs	r0, #6
 800b928:	f000 f82c 	bl	800b984 <raise>
 800b92c:	2001      	movs	r0, #1
 800b92e:	f000 f9b1 	bl	800bc94 <_exit>

0800b932 <_raise_r>:
 800b932:	291f      	cmp	r1, #31
 800b934:	b538      	push	{r3, r4, r5, lr}
 800b936:	4605      	mov	r5, r0
 800b938:	460c      	mov	r4, r1
 800b93a:	d904      	bls.n	800b946 <_raise_r+0x14>
 800b93c:	2316      	movs	r3, #22
 800b93e:	6003      	str	r3, [r0, #0]
 800b940:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b944:	bd38      	pop	{r3, r4, r5, pc}
 800b946:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b948:	b112      	cbz	r2, 800b950 <_raise_r+0x1e>
 800b94a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b94e:	b94b      	cbnz	r3, 800b964 <_raise_r+0x32>
 800b950:	4628      	mov	r0, r5
 800b952:	f000 f831 	bl	800b9b8 <_getpid_r>
 800b956:	4622      	mov	r2, r4
 800b958:	4601      	mov	r1, r0
 800b95a:	4628      	mov	r0, r5
 800b95c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b960:	f000 b818 	b.w	800b994 <_kill_r>
 800b964:	2b01      	cmp	r3, #1
 800b966:	d00a      	beq.n	800b97e <_raise_r+0x4c>
 800b968:	1c59      	adds	r1, r3, #1
 800b96a:	d103      	bne.n	800b974 <_raise_r+0x42>
 800b96c:	2316      	movs	r3, #22
 800b96e:	6003      	str	r3, [r0, #0]
 800b970:	2001      	movs	r0, #1
 800b972:	e7e7      	b.n	800b944 <_raise_r+0x12>
 800b974:	2100      	movs	r1, #0
 800b976:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b97a:	4620      	mov	r0, r4
 800b97c:	4798      	blx	r3
 800b97e:	2000      	movs	r0, #0
 800b980:	e7e0      	b.n	800b944 <_raise_r+0x12>
	...

0800b984 <raise>:
 800b984:	4b02      	ldr	r3, [pc, #8]	@ (800b990 <raise+0xc>)
 800b986:	4601      	mov	r1, r0
 800b988:	6818      	ldr	r0, [r3, #0]
 800b98a:	f7ff bfd2 	b.w	800b932 <_raise_r>
 800b98e:	bf00      	nop
 800b990:	20000d80 	.word	0x20000d80

0800b994 <_kill_r>:
 800b994:	b538      	push	{r3, r4, r5, lr}
 800b996:	4d07      	ldr	r5, [pc, #28]	@ (800b9b4 <_kill_r+0x20>)
 800b998:	2300      	movs	r3, #0
 800b99a:	4604      	mov	r4, r0
 800b99c:	4608      	mov	r0, r1
 800b99e:	4611      	mov	r1, r2
 800b9a0:	602b      	str	r3, [r5, #0]
 800b9a2:	f000 f95f 	bl	800bc64 <_kill>
 800b9a6:	1c43      	adds	r3, r0, #1
 800b9a8:	d102      	bne.n	800b9b0 <_kill_r+0x1c>
 800b9aa:	682b      	ldr	r3, [r5, #0]
 800b9ac:	b103      	cbz	r3, 800b9b0 <_kill_r+0x1c>
 800b9ae:	6023      	str	r3, [r4, #0]
 800b9b0:	bd38      	pop	{r3, r4, r5, pc}
 800b9b2:	bf00      	nop
 800b9b4:	20009028 	.word	0x20009028

0800b9b8 <_getpid_r>:
 800b9b8:	f000 b944 	b.w	800bc44 <_getpid>

0800b9bc <expf>:
 800b9bc:	b508      	push	{r3, lr}
 800b9be:	ed2d 8b02 	vpush	{d8}
 800b9c2:	eef0 8a40 	vmov.f32	s17, s0
 800b9c6:	f000 f85f 	bl	800ba88 <__ieee754_expf>
 800b9ca:	eeb0 8a40 	vmov.f32	s16, s0
 800b9ce:	eeb0 0a68 	vmov.f32	s0, s17
 800b9d2:	f000 f829 	bl	800ba28 <finitef>
 800b9d6:	b160      	cbz	r0, 800b9f2 <expf+0x36>
 800b9d8:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800ba18 <expf+0x5c>
 800b9dc:	eef4 8ae7 	vcmpe.f32	s17, s15
 800b9e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9e4:	dd0a      	ble.n	800b9fc <expf+0x40>
 800b9e6:	f7fe fa6d 	bl	8009ec4 <__errno>
 800b9ea:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800ba1c <expf+0x60>
 800b9ee:	2322      	movs	r3, #34	@ 0x22
 800b9f0:	6003      	str	r3, [r0, #0]
 800b9f2:	eeb0 0a48 	vmov.f32	s0, s16
 800b9f6:	ecbd 8b02 	vpop	{d8}
 800b9fa:	bd08      	pop	{r3, pc}
 800b9fc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ba20 <expf+0x64>
 800ba00:	eef4 8ae7 	vcmpe.f32	s17, s15
 800ba04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba08:	d5f3      	bpl.n	800b9f2 <expf+0x36>
 800ba0a:	f7fe fa5b 	bl	8009ec4 <__errno>
 800ba0e:	2322      	movs	r3, #34	@ 0x22
 800ba10:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800ba24 <expf+0x68>
 800ba14:	6003      	str	r3, [r0, #0]
 800ba16:	e7ec      	b.n	800b9f2 <expf+0x36>
 800ba18:	42b17217 	.word	0x42b17217
 800ba1c:	7f800000 	.word	0x7f800000
 800ba20:	c2cff1b5 	.word	0xc2cff1b5
 800ba24:	00000000 	.word	0x00000000

0800ba28 <finitef>:
 800ba28:	ee10 3a10 	vmov	r3, s0
 800ba2c:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800ba30:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800ba34:	bfac      	ite	ge
 800ba36:	2000      	movge	r0, #0
 800ba38:	2001      	movlt	r0, #1
 800ba3a:	4770      	bx	lr

0800ba3c <with_errnof>:
 800ba3c:	b510      	push	{r4, lr}
 800ba3e:	ed2d 8b02 	vpush	{d8}
 800ba42:	eeb0 8a40 	vmov.f32	s16, s0
 800ba46:	4604      	mov	r4, r0
 800ba48:	f7fe fa3c 	bl	8009ec4 <__errno>
 800ba4c:	eeb0 0a48 	vmov.f32	s0, s16
 800ba50:	ecbd 8b02 	vpop	{d8}
 800ba54:	6004      	str	r4, [r0, #0]
 800ba56:	bd10      	pop	{r4, pc}

0800ba58 <xflowf>:
 800ba58:	b130      	cbz	r0, 800ba68 <xflowf+0x10>
 800ba5a:	eef1 7a40 	vneg.f32	s15, s0
 800ba5e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ba62:	2022      	movs	r0, #34	@ 0x22
 800ba64:	f7ff bfea 	b.w	800ba3c <with_errnof>
 800ba68:	eef0 7a40 	vmov.f32	s15, s0
 800ba6c:	e7f7      	b.n	800ba5e <xflowf+0x6>
	...

0800ba70 <__math_uflowf>:
 800ba70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ba78 <__math_uflowf+0x8>
 800ba74:	f7ff bff0 	b.w	800ba58 <xflowf>
 800ba78:	10000000 	.word	0x10000000

0800ba7c <__math_oflowf>:
 800ba7c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ba84 <__math_oflowf+0x8>
 800ba80:	f7ff bfea 	b.w	800ba58 <xflowf>
 800ba84:	70000000 	.word	0x70000000

0800ba88 <__ieee754_expf>:
 800ba88:	ee10 2a10 	vmov	r2, s0
 800ba8c:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800ba90:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ba94:	d902      	bls.n	800ba9c <__ieee754_expf+0x14>
 800ba96:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ba9a:	4770      	bx	lr
 800ba9c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800baa0:	d106      	bne.n	800bab0 <__ieee754_expf+0x28>
 800baa2:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800bbdc <__ieee754_expf+0x154>
 800baa6:	2900      	cmp	r1, #0
 800baa8:	bf18      	it	ne
 800baaa:	eeb0 0a67 	vmovne.f32	s0, s15
 800baae:	4770      	bx	lr
 800bab0:	484b      	ldr	r0, [pc, #300]	@ (800bbe0 <__ieee754_expf+0x158>)
 800bab2:	4282      	cmp	r2, r0
 800bab4:	dd02      	ble.n	800babc <__ieee754_expf+0x34>
 800bab6:	2000      	movs	r0, #0
 800bab8:	f7ff bfe0 	b.w	800ba7c <__math_oflowf>
 800babc:	2a00      	cmp	r2, #0
 800babe:	da05      	bge.n	800bacc <__ieee754_expf+0x44>
 800bac0:	4a48      	ldr	r2, [pc, #288]	@ (800bbe4 <__ieee754_expf+0x15c>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d902      	bls.n	800bacc <__ieee754_expf+0x44>
 800bac6:	2000      	movs	r0, #0
 800bac8:	f7ff bfd2 	b.w	800ba70 <__math_uflowf>
 800bacc:	4a46      	ldr	r2, [pc, #280]	@ (800bbe8 <__ieee754_expf+0x160>)
 800bace:	4293      	cmp	r3, r2
 800bad0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800bad4:	d952      	bls.n	800bb7c <__ieee754_expf+0xf4>
 800bad6:	4a45      	ldr	r2, [pc, #276]	@ (800bbec <__ieee754_expf+0x164>)
 800bad8:	4293      	cmp	r3, r2
 800bada:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800bade:	d834      	bhi.n	800bb4a <__ieee754_expf+0xc2>
 800bae0:	4b43      	ldr	r3, [pc, #268]	@ (800bbf0 <__ieee754_expf+0x168>)
 800bae2:	4413      	add	r3, r2
 800bae4:	ed93 7a00 	vldr	s14, [r3]
 800bae8:	4b42      	ldr	r3, [pc, #264]	@ (800bbf4 <__ieee754_expf+0x16c>)
 800baea:	4413      	add	r3, r2
 800baec:	ee30 7a47 	vsub.f32	s14, s0, s14
 800baf0:	f081 0201 	eor.w	r2, r1, #1
 800baf4:	edd3 7a00 	vldr	s15, [r3]
 800baf8:	1a52      	subs	r2, r2, r1
 800bafa:	ee37 0a67 	vsub.f32	s0, s14, s15
 800bafe:	ee20 6a00 	vmul.f32	s12, s0, s0
 800bb02:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800bbf8 <__ieee754_expf+0x170>
 800bb06:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800bbfc <__ieee754_expf+0x174>
 800bb0a:	eee6 6a05 	vfma.f32	s13, s12, s10
 800bb0e:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800bc00 <__ieee754_expf+0x178>
 800bb12:	eea6 5a86 	vfma.f32	s10, s13, s12
 800bb16:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800bc04 <__ieee754_expf+0x17c>
 800bb1a:	eee5 6a06 	vfma.f32	s13, s10, s12
 800bb1e:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800bc08 <__ieee754_expf+0x180>
 800bb22:	eea6 5a86 	vfma.f32	s10, s13, s12
 800bb26:	eef0 6a40 	vmov.f32	s13, s0
 800bb2a:	eee5 6a46 	vfms.f32	s13, s10, s12
 800bb2e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800bb32:	ee20 5a26 	vmul.f32	s10, s0, s13
 800bb36:	bb92      	cbnz	r2, 800bb9e <__ieee754_expf+0x116>
 800bb38:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800bb3c:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800bb40:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800bb44:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800bb48:	4770      	bx	lr
 800bb4a:	4b30      	ldr	r3, [pc, #192]	@ (800bc0c <__ieee754_expf+0x184>)
 800bb4c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800bc10 <__ieee754_expf+0x188>
 800bb50:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800bc14 <__ieee754_expf+0x18c>
 800bb54:	4413      	add	r3, r2
 800bb56:	edd3 7a00 	vldr	s15, [r3]
 800bb5a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bb5e:	eeb0 7a40 	vmov.f32	s14, s0
 800bb62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bb66:	ee17 2a90 	vmov	r2, s15
 800bb6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb6e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800bb72:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800bc18 <__ieee754_expf+0x190>
 800bb76:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bb7a:	e7be      	b.n	800bafa <__ieee754_expf+0x72>
 800bb7c:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800bb80:	d20b      	bcs.n	800bb9a <__ieee754_expf+0x112>
 800bb82:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800bc1c <__ieee754_expf+0x194>
 800bb86:	ee70 6a26 	vadd.f32	s13, s0, s13
 800bb8a:	eef4 6ae5 	vcmpe.f32	s13, s11
 800bb8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb92:	dd02      	ble.n	800bb9a <__ieee754_expf+0x112>
 800bb94:	ee30 0a25 	vadd.f32	s0, s0, s11
 800bb98:	4770      	bx	lr
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	e7af      	b.n	800bafe <__ieee754_expf+0x76>
 800bb9e:	ee36 6a66 	vsub.f32	s12, s12, s13
 800bba2:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800bba6:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800bbaa:	bfb8      	it	lt
 800bbac:	3264      	addlt	r2, #100	@ 0x64
 800bbae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bbb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbb6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800bbba:	ee17 3a90 	vmov	r3, s15
 800bbbe:	bfab      	itete	ge
 800bbc0:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800bbc4:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800bbc8:	ee00 3a10 	vmovge	s0, r3
 800bbcc:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800bc20 <__ieee754_expf+0x198>
 800bbd0:	bfbc      	itt	lt
 800bbd2:	ee00 3a10 	vmovlt	s0, r3
 800bbd6:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800bbda:	4770      	bx	lr
 800bbdc:	00000000 	.word	0x00000000
 800bbe0:	42b17217 	.word	0x42b17217
 800bbe4:	42cff1b5 	.word	0x42cff1b5
 800bbe8:	3eb17218 	.word	0x3eb17218
 800bbec:	3f851591 	.word	0x3f851591
 800bbf0:	0801c494 	.word	0x0801c494
 800bbf4:	0801c48c 	.word	0x0801c48c
 800bbf8:	3331bb4c 	.word	0x3331bb4c
 800bbfc:	b5ddea0e 	.word	0xb5ddea0e
 800bc00:	388ab355 	.word	0x388ab355
 800bc04:	bb360b61 	.word	0xbb360b61
 800bc08:	3e2aaaab 	.word	0x3e2aaaab
 800bc0c:	0801c49c 	.word	0x0801c49c
 800bc10:	3fb8aa3b 	.word	0x3fb8aa3b
 800bc14:	3f317180 	.word	0x3f317180
 800bc18:	3717f7d1 	.word	0x3717f7d1
 800bc1c:	7149f2ca 	.word	0x7149f2ca
 800bc20:	0d800000 	.word	0x0d800000

0800bc24 <_close>:
 800bc24:	4b02      	ldr	r3, [pc, #8]	@ (800bc30 <_close+0xc>)
 800bc26:	2258      	movs	r2, #88	@ 0x58
 800bc28:	601a      	str	r2, [r3, #0]
 800bc2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc2e:	4770      	bx	lr
 800bc30:	20009028 	.word	0x20009028

0800bc34 <_fstat>:
 800bc34:	4b02      	ldr	r3, [pc, #8]	@ (800bc40 <_fstat+0xc>)
 800bc36:	2258      	movs	r2, #88	@ 0x58
 800bc38:	601a      	str	r2, [r3, #0]
 800bc3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc3e:	4770      	bx	lr
 800bc40:	20009028 	.word	0x20009028

0800bc44 <_getpid>:
 800bc44:	4b02      	ldr	r3, [pc, #8]	@ (800bc50 <_getpid+0xc>)
 800bc46:	2258      	movs	r2, #88	@ 0x58
 800bc48:	601a      	str	r2, [r3, #0]
 800bc4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc4e:	4770      	bx	lr
 800bc50:	20009028 	.word	0x20009028

0800bc54 <_isatty>:
 800bc54:	4b02      	ldr	r3, [pc, #8]	@ (800bc60 <_isatty+0xc>)
 800bc56:	2258      	movs	r2, #88	@ 0x58
 800bc58:	601a      	str	r2, [r3, #0]
 800bc5a:	2000      	movs	r0, #0
 800bc5c:	4770      	bx	lr
 800bc5e:	bf00      	nop
 800bc60:	20009028 	.word	0x20009028

0800bc64 <_kill>:
 800bc64:	4b02      	ldr	r3, [pc, #8]	@ (800bc70 <_kill+0xc>)
 800bc66:	2258      	movs	r2, #88	@ 0x58
 800bc68:	601a      	str	r2, [r3, #0]
 800bc6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc6e:	4770      	bx	lr
 800bc70:	20009028 	.word	0x20009028

0800bc74 <_lseek>:
 800bc74:	4b02      	ldr	r3, [pc, #8]	@ (800bc80 <_lseek+0xc>)
 800bc76:	2258      	movs	r2, #88	@ 0x58
 800bc78:	601a      	str	r2, [r3, #0]
 800bc7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc7e:	4770      	bx	lr
 800bc80:	20009028 	.word	0x20009028

0800bc84 <_read>:
 800bc84:	4b02      	ldr	r3, [pc, #8]	@ (800bc90 <_read+0xc>)
 800bc86:	2258      	movs	r2, #88	@ 0x58
 800bc88:	601a      	str	r2, [r3, #0]
 800bc8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc8e:	4770      	bx	lr
 800bc90:	20009028 	.word	0x20009028

0800bc94 <_exit>:
 800bc94:	e7fe      	b.n	800bc94 <_exit>
	...

0800bc98 <_init>:
 800bc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc9a:	bf00      	nop
 800bc9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc9e:	bc08      	pop	{r3}
 800bca0:	469e      	mov	lr, r3
 800bca2:	4770      	bx	lr

0800bca4 <_fini>:
 800bca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bca6:	bf00      	nop
 800bca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcaa:	bc08      	pop	{r3}
 800bcac:	469e      	mov	lr, r3
 800bcae:	4770      	bx	lr
