m255
K4
z2
!s12c _opt
Z0 !s99 mlopt
!s11f MIXED_VERSIONS
!s11e vcom 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula25_ex_ula/sim_exula_8bits
T_opt
!s110 1747161885
V51idakGV2X?n8mG[;TC3A0
04 14 4 work exula_8bits_tf fast 0
=1-ac675dfda9e9-6823931d-225-54e8
R0
!s12f OEM25U5 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
Ecarry_lah_4bits_behav
Z3 w1747158609
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R1
Z6 8D:/RTL_FPGA/VERILOG/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
Z7 FD:/RTL_FPGA/VERILOG/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd
l0
L3 1
VaSE<SP;EHX5iOT@VF_I6n2
!s100 `6GMATj9aRYj15=J^C?333
Z8 OL;C;2024.2;79
32
Z9 !s110 1747161884
!i10b 1
Z10 !s108 1747161884.000000
Z11 !s90 -reportprogress|300|-work|work|D:/RTL_FPGA/VERILOG/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd|
Z12 !s107 D:/RTL_FPGA/VERILOG/aula25_ex_ula/impl1/source/carry_lah_4bits_behav.vhd|
!i113 0
Z13 o-work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R4
R5
DEx4 work 21 carry_lah_4bits_behav 0 22 aSE<SP;EHX5iOT@VF_I6n2
!i122 0
l20
L15 18
VKcng`Z87@`OPDc:7QXJZ^2
!s100 >e2H9=84bC?h[]0@DSC?J2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
vexula_8bits
2D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula_8bits.v
R9
!i10b 1
!s100 >5Bc=K7E1AfWm[]7lmNHQ3
IlLdiW[5?YCloVZ7BRIL7l1
R1
w1747161485
8D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula_8bits.v
FD:/RTL_FPGA/VERILOG/aula25_ex_ula/exula_8bits.v
!i122 2
L0 1 31
Z15 VDg1SIo80bB@j0V0VzS_@n1
Z16 OL;L;2024.2;79
r1
!s85 0
31
R10
!s107 D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula_8bits.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula25_ex_ula|-work|work|D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula_8bits.v|
!i113 0
Z17 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z18 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula25_ex_ula -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vexula_8bits_tf
2D:/RTL_FPGA/VERILOG/aula25_ex_ula/aula25_ex_ula_tf.v
R9
!i10b 1
!s100 Je:cf;jQ4WzNJ[Tl7X]Yn2
I95]hheZ^bJjgE>8Ll3T0:3
R1
w1747161849
8D:/RTL_FPGA/VERILOG/aula25_ex_ula/aula25_ex_ula_tf.v
FD:/RTL_FPGA/VERILOG/aula25_ex_ula/aula25_ex_ula_tf.v
!i122 3
L0 18 49
R15
R16
r1
!s85 0
31
R10
!s107 D:/RTL_FPGA/VERILOG/aula25_ex_ula/aula25_ex_ula_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula25_ex_ula|-work|work|D:/RTL_FPGA/VERILOG/aula25_ex_ula/aula25_ex_ula_tf.v|
!i113 0
R17
R18
R2
vexula_ula
2D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula1.v
R9
!i10b 1
!s100 a3:kG7FTAc4`[<P;h[SK11
I8K^I>m@^a16Mk7VjJed2]3
R1
w1747160037
8D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula1.v
FD:/RTL_FPGA/VERILOG/aula25_ex_ula/exula1.v
!i122 1
L0 1 33
R15
R16
r1
!s85 0
31
R10
!s107 D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula1.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula25_ex_ula|-work|work|D:/RTL_FPGA/VERILOG/aula25_ex_ula/exula1.v|
!i113 0
R17
R18
R2
