
3_Mini_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000024e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000128  00800060  000024e0  00002574  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800188  00800188  0000269c  2**0
                  ALLOC
  3 .stab         00001e30  00000000  00000000  0000269c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000108d  00000000  00000000  000044cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  00005559  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  00005719  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000592d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  00007f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0000940d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0000a718  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  0000a8f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  0000abff  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b619  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ee       	ldi	r30, 0xE0	; 224
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 38       	cpi	r26, 0x88	; 136
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e8       	ldi	r26, 0x88	; 136
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 38       	cpi	r26, 0x8C	; 140
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 f7 10 	call	0x21ee	; 0x21ee <main>
      8a:	0c 94 6e 12 	jmp	0x24dc	; 0x24dc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 f2 11 	jmp	0x23e4	; 0x23e4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ab e7       	ldi	r26, 0x7B	; 123
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 0e 12 	jmp	0x241c	; 0x241c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 f2 11 	jmp	0x23e4	; 0x23e4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	8b e7       	ldi	r24, 0x7B	; 123
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 0e 12 	jmp	0x241c	; 0x241c <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 fa 11 	jmp	0x23f4	; 0x23f4 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6b e7       	ldi	r22, 0x7B	; 123
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 16 12 	jmp	0x242c	; 0x242c <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 fb 11 	jmp	0x23f6	; 0x23f6 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 17 12 	jmp	0x242e	; 0x242e <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 1e 12 	jmp	0x243c	; 0x243c <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 fa 11 	jmp	0x23f4	; 0x23f4 <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 16 12 	jmp	0x242c	; 0x242c <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	ed 57       	subi	r30, 0x7D	; 125
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <LCD_sendCommand>:
#include "gpio.h"
#include "Lcd_Config.h"
#include <util/delay.h>
#include <stdlib.h>

void LCD_sendCommand(uint8 command){
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
     ef2:	e9 97       	sbiw	r28, 0x39	; 57
     ef4:	0f b6       	in	r0, 0x3f	; 63
     ef6:	f8 94       	cli
     ef8:	de bf       	out	0x3e, r29	; 62
     efa:	0f be       	out	0x3f, r0	; 63
     efc:	cd bf       	out	0x3d, r28	; 61
     efe:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW); /* Instruction Mode RS=0 */
     f00:	83 e0       	ldi	r24, 0x03	; 3
     f02:	60 e0       	ldi	r22, 0x00	; 0
     f04:	40 e0       	ldi	r20, 0x00	; 0
     f06:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
     f0a:	83 e0       	ldi	r24, 0x03	; 3
     f0c:	61 e0       	ldi	r22, 0x01	; 1
     f0e:	40 e0       	ldi	r20, 0x00	; 0
     f10:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
     f14:	80 e0       	ldi	r24, 0x00	; 0
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	a0 e8       	ldi	r26, 0x80	; 128
     f1a:	bf e3       	ldi	r27, 0x3F	; 63
     f1c:	8d ab       	std	Y+53, r24	; 0x35
     f1e:	9e ab       	std	Y+54, r25	; 0x36
     f20:	af ab       	std	Y+55, r26	; 0x37
     f22:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f24:	6d a9       	ldd	r22, Y+53	; 0x35
     f26:	7e a9       	ldd	r23, Y+54	; 0x36
     f28:	8f a9       	ldd	r24, Y+55	; 0x37
     f2a:	98 ad       	ldd	r25, Y+56	; 0x38
     f2c:	20 e0       	ldi	r18, 0x00	; 0
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	4a e7       	ldi	r20, 0x7A	; 122
     f32:	53 e4       	ldi	r21, 0x43	; 67
     f34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f38:	dc 01       	movw	r26, r24
     f3a:	cb 01       	movw	r24, r22
     f3c:	89 ab       	std	Y+49, r24	; 0x31
     f3e:	9a ab       	std	Y+50, r25	; 0x32
     f40:	ab ab       	std	Y+51, r26	; 0x33
     f42:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     f44:	69 a9       	ldd	r22, Y+49	; 0x31
     f46:	7a a9       	ldd	r23, Y+50	; 0x32
     f48:	8b a9       	ldd	r24, Y+51	; 0x33
     f4a:	9c a9       	ldd	r25, Y+52	; 0x34
     f4c:	20 e0       	ldi	r18, 0x00	; 0
     f4e:	30 e0       	ldi	r19, 0x00	; 0
     f50:	40 e8       	ldi	r20, 0x80	; 128
     f52:	5f e3       	ldi	r21, 0x3F	; 63
     f54:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     f58:	88 23       	and	r24, r24
     f5a:	2c f4       	brge	.+10     	; 0xf66 <LCD_sendCommand+0x7c>
		__ticks = 1;
     f5c:	81 e0       	ldi	r24, 0x01	; 1
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	98 ab       	std	Y+48, r25	; 0x30
     f62:	8f a7       	std	Y+47, r24	; 0x2f
     f64:	3f c0       	rjmp	.+126    	; 0xfe4 <LCD_sendCommand+0xfa>
	else if (__tmp > 65535)
     f66:	69 a9       	ldd	r22, Y+49	; 0x31
     f68:	7a a9       	ldd	r23, Y+50	; 0x32
     f6a:	8b a9       	ldd	r24, Y+51	; 0x33
     f6c:	9c a9       	ldd	r25, Y+52	; 0x34
     f6e:	20 e0       	ldi	r18, 0x00	; 0
     f70:	3f ef       	ldi	r19, 0xFF	; 255
     f72:	4f e7       	ldi	r20, 0x7F	; 127
     f74:	57 e4       	ldi	r21, 0x47	; 71
     f76:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     f7a:	18 16       	cp	r1, r24
     f7c:	4c f5       	brge	.+82     	; 0xfd0 <LCD_sendCommand+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f7e:	6d a9       	ldd	r22, Y+53	; 0x35
     f80:	7e a9       	ldd	r23, Y+54	; 0x36
     f82:	8f a9       	ldd	r24, Y+55	; 0x37
     f84:	98 ad       	ldd	r25, Y+56	; 0x38
     f86:	20 e0       	ldi	r18, 0x00	; 0
     f88:	30 e0       	ldi	r19, 0x00	; 0
     f8a:	40 e2       	ldi	r20, 0x20	; 32
     f8c:	51 e4       	ldi	r21, 0x41	; 65
     f8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f92:	dc 01       	movw	r26, r24
     f94:	cb 01       	movw	r24, r22
     f96:	bc 01       	movw	r22, r24
     f98:	cd 01       	movw	r24, r26
     f9a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f9e:	dc 01       	movw	r26, r24
     fa0:	cb 01       	movw	r24, r22
     fa2:	98 ab       	std	Y+48, r25	; 0x30
     fa4:	8f a7       	std	Y+47, r24	; 0x2f
     fa6:	0f c0       	rjmp	.+30     	; 0xfc6 <LCD_sendCommand+0xdc>
     fa8:	89 e1       	ldi	r24, 0x19	; 25
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	9e a7       	std	Y+46, r25	; 0x2e
     fae:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fb0:	8d a5       	ldd	r24, Y+45	; 0x2d
     fb2:	9e a5       	ldd	r25, Y+46	; 0x2e
     fb4:	01 97       	sbiw	r24, 0x01	; 1
     fb6:	f1 f7       	brne	.-4      	; 0xfb4 <LCD_sendCommand+0xca>
     fb8:	9e a7       	std	Y+46, r25	; 0x2e
     fba:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fbc:	8f a5       	ldd	r24, Y+47	; 0x2f
     fbe:	98 a9       	ldd	r25, Y+48	; 0x30
     fc0:	01 97       	sbiw	r24, 0x01	; 1
     fc2:	98 ab       	std	Y+48, r25	; 0x30
     fc4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fc6:	8f a5       	ldd	r24, Y+47	; 0x2f
     fc8:	98 a9       	ldd	r25, Y+48	; 0x30
     fca:	00 97       	sbiw	r24, 0x00	; 0
     fcc:	69 f7       	brne	.-38     	; 0xfa8 <LCD_sendCommand+0xbe>
     fce:	14 c0       	rjmp	.+40     	; 0xff8 <LCD_sendCommand+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fd0:	69 a9       	ldd	r22, Y+49	; 0x31
     fd2:	7a a9       	ldd	r23, Y+50	; 0x32
     fd4:	8b a9       	ldd	r24, Y+51	; 0x33
     fd6:	9c a9       	ldd	r25, Y+52	; 0x34
     fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fdc:	dc 01       	movw	r26, r24
     fde:	cb 01       	movw	r24, r22
     fe0:	98 ab       	std	Y+48, r25	; 0x30
     fe2:	8f a7       	std	Y+47, r24	; 0x2f
     fe4:	8f a5       	ldd	r24, Y+47	; 0x2f
     fe6:	98 a9       	ldd	r25, Y+48	; 0x30
     fe8:	9c a7       	std	Y+44, r25	; 0x2c
     fea:	8b a7       	std	Y+43, r24	; 0x2b
     fec:	8b a5       	ldd	r24, Y+43	; 0x2b
     fee:	9c a5       	ldd	r25, Y+44	; 0x2c
     ff0:	01 97       	sbiw	r24, 0x01	; 1
     ff2:	f1 f7       	brne	.-4      	; 0xff0 <LCD_sendCommand+0x106>
     ff4:	9c a7       	std	Y+44, r25	; 0x2c
     ff6:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
     ff8:	83 e0       	ldi	r24, 0x03	; 3
     ffa:	62 e0       	ldi	r22, 0x02	; 2
     ffc:	41 e0       	ldi	r20, 0x01	; 1
     ffe:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
    1002:	80 e0       	ldi	r24, 0x00	; 0
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	a0 e8       	ldi	r26, 0x80	; 128
    1008:	bf e3       	ldi	r27, 0x3F	; 63
    100a:	8f a3       	std	Y+39, r24	; 0x27
    100c:	98 a7       	std	Y+40, r25	; 0x28
    100e:	a9 a7       	std	Y+41, r26	; 0x29
    1010:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1012:	6f a1       	ldd	r22, Y+39	; 0x27
    1014:	78 a5       	ldd	r23, Y+40	; 0x28
    1016:	89 a5       	ldd	r24, Y+41	; 0x29
    1018:	9a a5       	ldd	r25, Y+42	; 0x2a
    101a:	20 e0       	ldi	r18, 0x00	; 0
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	4a e7       	ldi	r20, 0x7A	; 122
    1020:	53 e4       	ldi	r21, 0x43	; 67
    1022:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1026:	dc 01       	movw	r26, r24
    1028:	cb 01       	movw	r24, r22
    102a:	8b a3       	std	Y+35, r24	; 0x23
    102c:	9c a3       	std	Y+36, r25	; 0x24
    102e:	ad a3       	std	Y+37, r26	; 0x25
    1030:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1032:	6b a1       	ldd	r22, Y+35	; 0x23
    1034:	7c a1       	ldd	r23, Y+36	; 0x24
    1036:	8d a1       	ldd	r24, Y+37	; 0x25
    1038:	9e a1       	ldd	r25, Y+38	; 0x26
    103a:	20 e0       	ldi	r18, 0x00	; 0
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	40 e8       	ldi	r20, 0x80	; 128
    1040:	5f e3       	ldi	r21, 0x3F	; 63
    1042:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1046:	88 23       	and	r24, r24
    1048:	2c f4       	brge	.+10     	; 0x1054 <LCD_sendCommand+0x16a>
		__ticks = 1;
    104a:	81 e0       	ldi	r24, 0x01	; 1
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	9a a3       	std	Y+34, r25	; 0x22
    1050:	89 a3       	std	Y+33, r24	; 0x21
    1052:	3f c0       	rjmp	.+126    	; 0x10d2 <LCD_sendCommand+0x1e8>
	else if (__tmp > 65535)
    1054:	6b a1       	ldd	r22, Y+35	; 0x23
    1056:	7c a1       	ldd	r23, Y+36	; 0x24
    1058:	8d a1       	ldd	r24, Y+37	; 0x25
    105a:	9e a1       	ldd	r25, Y+38	; 0x26
    105c:	20 e0       	ldi	r18, 0x00	; 0
    105e:	3f ef       	ldi	r19, 0xFF	; 255
    1060:	4f e7       	ldi	r20, 0x7F	; 127
    1062:	57 e4       	ldi	r21, 0x47	; 71
    1064:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1068:	18 16       	cp	r1, r24
    106a:	4c f5       	brge	.+82     	; 0x10be <LCD_sendCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    106c:	6f a1       	ldd	r22, Y+39	; 0x27
    106e:	78 a5       	ldd	r23, Y+40	; 0x28
    1070:	89 a5       	ldd	r24, Y+41	; 0x29
    1072:	9a a5       	ldd	r25, Y+42	; 0x2a
    1074:	20 e0       	ldi	r18, 0x00	; 0
    1076:	30 e0       	ldi	r19, 0x00	; 0
    1078:	40 e2       	ldi	r20, 0x20	; 32
    107a:	51 e4       	ldi	r21, 0x41	; 65
    107c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1080:	dc 01       	movw	r26, r24
    1082:	cb 01       	movw	r24, r22
    1084:	bc 01       	movw	r22, r24
    1086:	cd 01       	movw	r24, r26
    1088:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    108c:	dc 01       	movw	r26, r24
    108e:	cb 01       	movw	r24, r22
    1090:	9a a3       	std	Y+34, r25	; 0x22
    1092:	89 a3       	std	Y+33, r24	; 0x21
    1094:	0f c0       	rjmp	.+30     	; 0x10b4 <LCD_sendCommand+0x1ca>
    1096:	89 e1       	ldi	r24, 0x19	; 25
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	98 a3       	std	Y+32, r25	; 0x20
    109c:	8f 8f       	std	Y+31, r24	; 0x1f
    109e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    10a0:	98 a1       	ldd	r25, Y+32	; 0x20
    10a2:	01 97       	sbiw	r24, 0x01	; 1
    10a4:	f1 f7       	brne	.-4      	; 0x10a2 <LCD_sendCommand+0x1b8>
    10a6:	98 a3       	std	Y+32, r25	; 0x20
    10a8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10aa:	89 a1       	ldd	r24, Y+33	; 0x21
    10ac:	9a a1       	ldd	r25, Y+34	; 0x22
    10ae:	01 97       	sbiw	r24, 0x01	; 1
    10b0:	9a a3       	std	Y+34, r25	; 0x22
    10b2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10b4:	89 a1       	ldd	r24, Y+33	; 0x21
    10b6:	9a a1       	ldd	r25, Y+34	; 0x22
    10b8:	00 97       	sbiw	r24, 0x00	; 0
    10ba:	69 f7       	brne	.-38     	; 0x1096 <LCD_sendCommand+0x1ac>
    10bc:	14 c0       	rjmp	.+40     	; 0x10e6 <LCD_sendCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10be:	6b a1       	ldd	r22, Y+35	; 0x23
    10c0:	7c a1       	ldd	r23, Y+36	; 0x24
    10c2:	8d a1       	ldd	r24, Y+37	; 0x25
    10c4:	9e a1       	ldd	r25, Y+38	; 0x26
    10c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10ca:	dc 01       	movw	r26, r24
    10cc:	cb 01       	movw	r24, r22
    10ce:	9a a3       	std	Y+34, r25	; 0x22
    10d0:	89 a3       	std	Y+33, r24	; 0x21
    10d2:	89 a1       	ldd	r24, Y+33	; 0x21
    10d4:	9a a1       	ldd	r25, Y+34	; 0x22
    10d6:	9e 8f       	std	Y+30, r25	; 0x1e
    10d8:	8d 8f       	std	Y+29, r24	; 0x1d
    10da:	8d 8d       	ldd	r24, Y+29	; 0x1d
    10dc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    10de:	01 97       	sbiw	r24, 0x01	; 1
    10e0:	f1 f7       	brne	.-4      	; 0x10de <LCD_sendCommand+0x1f4>
    10e2:	9e 8f       	std	Y+30, r25	; 0x1e
    10e4:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	GPIO_writePort(LCD_DATA_PORT_ID,command); /* out the required command to the data bus D0 --> D7 */
    10e6:	82 e0       	ldi	r24, 0x02	; 2
    10e8:	69 ad       	ldd	r22, Y+57	; 0x39
    10ea:	0e 94 28 10 	call	0x2050	; 0x2050 <GPIO_writePort>
    10ee:	80 e0       	ldi	r24, 0x00	; 0
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	a0 e8       	ldi	r26, 0x80	; 128
    10f4:	bf e3       	ldi	r27, 0x3F	; 63
    10f6:	89 8f       	std	Y+25, r24	; 0x19
    10f8:	9a 8f       	std	Y+26, r25	; 0x1a
    10fa:	ab 8f       	std	Y+27, r26	; 0x1b
    10fc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10fe:	69 8d       	ldd	r22, Y+25	; 0x19
    1100:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1102:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1104:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1106:	20 e0       	ldi	r18, 0x00	; 0
    1108:	30 e0       	ldi	r19, 0x00	; 0
    110a:	4a e7       	ldi	r20, 0x7A	; 122
    110c:	53 e4       	ldi	r21, 0x43	; 67
    110e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1112:	dc 01       	movw	r26, r24
    1114:	cb 01       	movw	r24, r22
    1116:	8d 8b       	std	Y+21, r24	; 0x15
    1118:	9e 8b       	std	Y+22, r25	; 0x16
    111a:	af 8b       	std	Y+23, r26	; 0x17
    111c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    111e:	6d 89       	ldd	r22, Y+21	; 0x15
    1120:	7e 89       	ldd	r23, Y+22	; 0x16
    1122:	8f 89       	ldd	r24, Y+23	; 0x17
    1124:	98 8d       	ldd	r25, Y+24	; 0x18
    1126:	20 e0       	ldi	r18, 0x00	; 0
    1128:	30 e0       	ldi	r19, 0x00	; 0
    112a:	40 e8       	ldi	r20, 0x80	; 128
    112c:	5f e3       	ldi	r21, 0x3F	; 63
    112e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1132:	88 23       	and	r24, r24
    1134:	2c f4       	brge	.+10     	; 0x1140 <LCD_sendCommand+0x256>
		__ticks = 1;
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	9c 8b       	std	Y+20, r25	; 0x14
    113c:	8b 8b       	std	Y+19, r24	; 0x13
    113e:	3f c0       	rjmp	.+126    	; 0x11be <LCD_sendCommand+0x2d4>
	else if (__tmp > 65535)
    1140:	6d 89       	ldd	r22, Y+21	; 0x15
    1142:	7e 89       	ldd	r23, Y+22	; 0x16
    1144:	8f 89       	ldd	r24, Y+23	; 0x17
    1146:	98 8d       	ldd	r25, Y+24	; 0x18
    1148:	20 e0       	ldi	r18, 0x00	; 0
    114a:	3f ef       	ldi	r19, 0xFF	; 255
    114c:	4f e7       	ldi	r20, 0x7F	; 127
    114e:	57 e4       	ldi	r21, 0x47	; 71
    1150:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1154:	18 16       	cp	r1, r24
    1156:	4c f5       	brge	.+82     	; 0x11aa <LCD_sendCommand+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1158:	69 8d       	ldd	r22, Y+25	; 0x19
    115a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    115c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    115e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1160:	20 e0       	ldi	r18, 0x00	; 0
    1162:	30 e0       	ldi	r19, 0x00	; 0
    1164:	40 e2       	ldi	r20, 0x20	; 32
    1166:	51 e4       	ldi	r21, 0x41	; 65
    1168:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    116c:	dc 01       	movw	r26, r24
    116e:	cb 01       	movw	r24, r22
    1170:	bc 01       	movw	r22, r24
    1172:	cd 01       	movw	r24, r26
    1174:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1178:	dc 01       	movw	r26, r24
    117a:	cb 01       	movw	r24, r22
    117c:	9c 8b       	std	Y+20, r25	; 0x14
    117e:	8b 8b       	std	Y+19, r24	; 0x13
    1180:	0f c0       	rjmp	.+30     	; 0x11a0 <LCD_sendCommand+0x2b6>
    1182:	89 e1       	ldi	r24, 0x19	; 25
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	9a 8b       	std	Y+18, r25	; 0x12
    1188:	89 8b       	std	Y+17, r24	; 0x11
    118a:	89 89       	ldd	r24, Y+17	; 0x11
    118c:	9a 89       	ldd	r25, Y+18	; 0x12
    118e:	01 97       	sbiw	r24, 0x01	; 1
    1190:	f1 f7       	brne	.-4      	; 0x118e <LCD_sendCommand+0x2a4>
    1192:	9a 8b       	std	Y+18, r25	; 0x12
    1194:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1196:	8b 89       	ldd	r24, Y+19	; 0x13
    1198:	9c 89       	ldd	r25, Y+20	; 0x14
    119a:	01 97       	sbiw	r24, 0x01	; 1
    119c:	9c 8b       	std	Y+20, r25	; 0x14
    119e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11a0:	8b 89       	ldd	r24, Y+19	; 0x13
    11a2:	9c 89       	ldd	r25, Y+20	; 0x14
    11a4:	00 97       	sbiw	r24, 0x00	; 0
    11a6:	69 f7       	brne	.-38     	; 0x1182 <LCD_sendCommand+0x298>
    11a8:	14 c0       	rjmp	.+40     	; 0x11d2 <LCD_sendCommand+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11aa:	6d 89       	ldd	r22, Y+21	; 0x15
    11ac:	7e 89       	ldd	r23, Y+22	; 0x16
    11ae:	8f 89       	ldd	r24, Y+23	; 0x17
    11b0:	98 8d       	ldd	r25, Y+24	; 0x18
    11b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11b6:	dc 01       	movw	r26, r24
    11b8:	cb 01       	movw	r24, r22
    11ba:	9c 8b       	std	Y+20, r25	; 0x14
    11bc:	8b 8b       	std	Y+19, r24	; 0x13
    11be:	8b 89       	ldd	r24, Y+19	; 0x13
    11c0:	9c 89       	ldd	r25, Y+20	; 0x14
    11c2:	98 8b       	std	Y+16, r25	; 0x10
    11c4:	8f 87       	std	Y+15, r24	; 0x0f
    11c6:	8f 85       	ldd	r24, Y+15	; 0x0f
    11c8:	98 89       	ldd	r25, Y+16	; 0x10
    11ca:	01 97       	sbiw	r24, 0x01	; 1
    11cc:	f1 f7       	brne	.-4      	; 0x11ca <LCD_sendCommand+0x2e0>
    11ce:	98 8b       	std	Y+16, r25	; 0x10
    11d0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    11d2:	83 e0       	ldi	r24, 0x03	; 3
    11d4:	62 e0       	ldi	r22, 0x02	; 2
    11d6:	40 e0       	ldi	r20, 0x00	; 0
    11d8:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
    11dc:	80 e0       	ldi	r24, 0x00	; 0
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	a0 e8       	ldi	r26, 0x80	; 128
    11e2:	bf e3       	ldi	r27, 0x3F	; 63
    11e4:	8b 87       	std	Y+11, r24	; 0x0b
    11e6:	9c 87       	std	Y+12, r25	; 0x0c
    11e8:	ad 87       	std	Y+13, r26	; 0x0d
    11ea:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    11ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    11f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    11f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    11f4:	20 e0       	ldi	r18, 0x00	; 0
    11f6:	30 e0       	ldi	r19, 0x00	; 0
    11f8:	4a e7       	ldi	r20, 0x7A	; 122
    11fa:	53 e4       	ldi	r21, 0x43	; 67
    11fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1200:	dc 01       	movw	r26, r24
    1202:	cb 01       	movw	r24, r22
    1204:	8f 83       	std	Y+7, r24	; 0x07
    1206:	98 87       	std	Y+8, r25	; 0x08
    1208:	a9 87       	std	Y+9, r26	; 0x09
    120a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    120c:	6f 81       	ldd	r22, Y+7	; 0x07
    120e:	78 85       	ldd	r23, Y+8	; 0x08
    1210:	89 85       	ldd	r24, Y+9	; 0x09
    1212:	9a 85       	ldd	r25, Y+10	; 0x0a
    1214:	20 e0       	ldi	r18, 0x00	; 0
    1216:	30 e0       	ldi	r19, 0x00	; 0
    1218:	40 e8       	ldi	r20, 0x80	; 128
    121a:	5f e3       	ldi	r21, 0x3F	; 63
    121c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1220:	88 23       	and	r24, r24
    1222:	2c f4       	brge	.+10     	; 0x122e <LCD_sendCommand+0x344>
		__ticks = 1;
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	9e 83       	std	Y+6, r25	; 0x06
    122a:	8d 83       	std	Y+5, r24	; 0x05
    122c:	3f c0       	rjmp	.+126    	; 0x12ac <LCD_sendCommand+0x3c2>
	else if (__tmp > 65535)
    122e:	6f 81       	ldd	r22, Y+7	; 0x07
    1230:	78 85       	ldd	r23, Y+8	; 0x08
    1232:	89 85       	ldd	r24, Y+9	; 0x09
    1234:	9a 85       	ldd	r25, Y+10	; 0x0a
    1236:	20 e0       	ldi	r18, 0x00	; 0
    1238:	3f ef       	ldi	r19, 0xFF	; 255
    123a:	4f e7       	ldi	r20, 0x7F	; 127
    123c:	57 e4       	ldi	r21, 0x47	; 71
    123e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1242:	18 16       	cp	r1, r24
    1244:	4c f5       	brge	.+82     	; 0x1298 <LCD_sendCommand+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1246:	6b 85       	ldd	r22, Y+11	; 0x0b
    1248:	7c 85       	ldd	r23, Y+12	; 0x0c
    124a:	8d 85       	ldd	r24, Y+13	; 0x0d
    124c:	9e 85       	ldd	r25, Y+14	; 0x0e
    124e:	20 e0       	ldi	r18, 0x00	; 0
    1250:	30 e0       	ldi	r19, 0x00	; 0
    1252:	40 e2       	ldi	r20, 0x20	; 32
    1254:	51 e4       	ldi	r21, 0x41	; 65
    1256:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    125a:	dc 01       	movw	r26, r24
    125c:	cb 01       	movw	r24, r22
    125e:	bc 01       	movw	r22, r24
    1260:	cd 01       	movw	r24, r26
    1262:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1266:	dc 01       	movw	r26, r24
    1268:	cb 01       	movw	r24, r22
    126a:	9e 83       	std	Y+6, r25	; 0x06
    126c:	8d 83       	std	Y+5, r24	; 0x05
    126e:	0f c0       	rjmp	.+30     	; 0x128e <LCD_sendCommand+0x3a4>
    1270:	89 e1       	ldi	r24, 0x19	; 25
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	9c 83       	std	Y+4, r25	; 0x04
    1276:	8b 83       	std	Y+3, r24	; 0x03
    1278:	8b 81       	ldd	r24, Y+3	; 0x03
    127a:	9c 81       	ldd	r25, Y+4	; 0x04
    127c:	01 97       	sbiw	r24, 0x01	; 1
    127e:	f1 f7       	brne	.-4      	; 0x127c <LCD_sendCommand+0x392>
    1280:	9c 83       	std	Y+4, r25	; 0x04
    1282:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1284:	8d 81       	ldd	r24, Y+5	; 0x05
    1286:	9e 81       	ldd	r25, Y+6	; 0x06
    1288:	01 97       	sbiw	r24, 0x01	; 1
    128a:	9e 83       	std	Y+6, r25	; 0x06
    128c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    128e:	8d 81       	ldd	r24, Y+5	; 0x05
    1290:	9e 81       	ldd	r25, Y+6	; 0x06
    1292:	00 97       	sbiw	r24, 0x00	; 0
    1294:	69 f7       	brne	.-38     	; 0x1270 <LCD_sendCommand+0x386>
    1296:	14 c0       	rjmp	.+40     	; 0x12c0 <LCD_sendCommand+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1298:	6f 81       	ldd	r22, Y+7	; 0x07
    129a:	78 85       	ldd	r23, Y+8	; 0x08
    129c:	89 85       	ldd	r24, Y+9	; 0x09
    129e:	9a 85       	ldd	r25, Y+10	; 0x0a
    12a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12a4:	dc 01       	movw	r26, r24
    12a6:	cb 01       	movw	r24, r22
    12a8:	9e 83       	std	Y+6, r25	; 0x06
    12aa:	8d 83       	std	Y+5, r24	; 0x05
    12ac:	8d 81       	ldd	r24, Y+5	; 0x05
    12ae:	9e 81       	ldd	r25, Y+6	; 0x06
    12b0:	9a 83       	std	Y+2, r25	; 0x02
    12b2:	89 83       	std	Y+1, r24	; 0x01
    12b4:	89 81       	ldd	r24, Y+1	; 0x01
    12b6:	9a 81       	ldd	r25, Y+2	; 0x02
    12b8:	01 97       	sbiw	r24, 0x01	; 1
    12ba:	f1 f7       	brne	.-4      	; 0x12b8 <LCD_sendCommand+0x3ce>
    12bc:	9a 83       	std	Y+2, r25	; 0x02
    12be:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
}
    12c0:	e9 96       	adiw	r28, 0x39	; 57
    12c2:	0f b6       	in	r0, 0x3f	; 63
    12c4:	f8 94       	cli
    12c6:	de bf       	out	0x3e, r29	; 62
    12c8:	0f be       	out	0x3f, r0	; 63
    12ca:	cd bf       	out	0x3d, r28	; 61
    12cc:	cf 91       	pop	r28
    12ce:	df 91       	pop	r29
    12d0:	08 95       	ret

000012d2 <LCD_displayCharacter>:
void LCD_displayCharacter(uint8 data){
    12d2:	df 93       	push	r29
    12d4:	cf 93       	push	r28
    12d6:	cd b7       	in	r28, 0x3d	; 61
    12d8:	de b7       	in	r29, 0x3e	; 62
    12da:	e9 97       	sbiw	r28, 0x39	; 57
    12dc:	0f b6       	in	r0, 0x3f	; 63
    12de:	f8 94       	cli
    12e0:	de bf       	out	0x3e, r29	; 62
    12e2:	0f be       	out	0x3f, r0	; 63
    12e4:	cd bf       	out	0x3d, r28	; 61
    12e6:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Data Mode RS=1 */
    12e8:	83 e0       	ldi	r24, 0x03	; 3
    12ea:	60 e0       	ldi	r22, 0x00	; 0
    12ec:	41 e0       	ldi	r20, 0x01	; 1
    12ee:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
    12f2:	83 e0       	ldi	r24, 0x03	; 3
    12f4:	61 e0       	ldi	r22, 0x01	; 1
    12f6:	40 e0       	ldi	r20, 0x00	; 0
    12f8:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
    12fc:	80 e0       	ldi	r24, 0x00	; 0
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	a0 e8       	ldi	r26, 0x80	; 128
    1302:	bf e3       	ldi	r27, 0x3F	; 63
    1304:	8d ab       	std	Y+53, r24	; 0x35
    1306:	9e ab       	std	Y+54, r25	; 0x36
    1308:	af ab       	std	Y+55, r26	; 0x37
    130a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    130c:	6d a9       	ldd	r22, Y+53	; 0x35
    130e:	7e a9       	ldd	r23, Y+54	; 0x36
    1310:	8f a9       	ldd	r24, Y+55	; 0x37
    1312:	98 ad       	ldd	r25, Y+56	; 0x38
    1314:	20 e0       	ldi	r18, 0x00	; 0
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	4a e7       	ldi	r20, 0x7A	; 122
    131a:	53 e4       	ldi	r21, 0x43	; 67
    131c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1320:	dc 01       	movw	r26, r24
    1322:	cb 01       	movw	r24, r22
    1324:	89 ab       	std	Y+49, r24	; 0x31
    1326:	9a ab       	std	Y+50, r25	; 0x32
    1328:	ab ab       	std	Y+51, r26	; 0x33
    132a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    132c:	69 a9       	ldd	r22, Y+49	; 0x31
    132e:	7a a9       	ldd	r23, Y+50	; 0x32
    1330:	8b a9       	ldd	r24, Y+51	; 0x33
    1332:	9c a9       	ldd	r25, Y+52	; 0x34
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	40 e8       	ldi	r20, 0x80	; 128
    133a:	5f e3       	ldi	r21, 0x3F	; 63
    133c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1340:	88 23       	and	r24, r24
    1342:	2c f4       	brge	.+10     	; 0x134e <LCD_displayCharacter+0x7c>
		__ticks = 1;
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	98 ab       	std	Y+48, r25	; 0x30
    134a:	8f a7       	std	Y+47, r24	; 0x2f
    134c:	3f c0       	rjmp	.+126    	; 0x13cc <LCD_displayCharacter+0xfa>
	else if (__tmp > 65535)
    134e:	69 a9       	ldd	r22, Y+49	; 0x31
    1350:	7a a9       	ldd	r23, Y+50	; 0x32
    1352:	8b a9       	ldd	r24, Y+51	; 0x33
    1354:	9c a9       	ldd	r25, Y+52	; 0x34
    1356:	20 e0       	ldi	r18, 0x00	; 0
    1358:	3f ef       	ldi	r19, 0xFF	; 255
    135a:	4f e7       	ldi	r20, 0x7F	; 127
    135c:	57 e4       	ldi	r21, 0x47	; 71
    135e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1362:	18 16       	cp	r1, r24
    1364:	4c f5       	brge	.+82     	; 0x13b8 <LCD_displayCharacter+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1366:	6d a9       	ldd	r22, Y+53	; 0x35
    1368:	7e a9       	ldd	r23, Y+54	; 0x36
    136a:	8f a9       	ldd	r24, Y+55	; 0x37
    136c:	98 ad       	ldd	r25, Y+56	; 0x38
    136e:	20 e0       	ldi	r18, 0x00	; 0
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	40 e2       	ldi	r20, 0x20	; 32
    1374:	51 e4       	ldi	r21, 0x41	; 65
    1376:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    137a:	dc 01       	movw	r26, r24
    137c:	cb 01       	movw	r24, r22
    137e:	bc 01       	movw	r22, r24
    1380:	cd 01       	movw	r24, r26
    1382:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1386:	dc 01       	movw	r26, r24
    1388:	cb 01       	movw	r24, r22
    138a:	98 ab       	std	Y+48, r25	; 0x30
    138c:	8f a7       	std	Y+47, r24	; 0x2f
    138e:	0f c0       	rjmp	.+30     	; 0x13ae <LCD_displayCharacter+0xdc>
    1390:	89 e1       	ldi	r24, 0x19	; 25
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	9e a7       	std	Y+46, r25	; 0x2e
    1396:	8d a7       	std	Y+45, r24	; 0x2d
    1398:	8d a5       	ldd	r24, Y+45	; 0x2d
    139a:	9e a5       	ldd	r25, Y+46	; 0x2e
    139c:	01 97       	sbiw	r24, 0x01	; 1
    139e:	f1 f7       	brne	.-4      	; 0x139c <LCD_displayCharacter+0xca>
    13a0:	9e a7       	std	Y+46, r25	; 0x2e
    13a2:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13a4:	8f a5       	ldd	r24, Y+47	; 0x2f
    13a6:	98 a9       	ldd	r25, Y+48	; 0x30
    13a8:	01 97       	sbiw	r24, 0x01	; 1
    13aa:	98 ab       	std	Y+48, r25	; 0x30
    13ac:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13ae:	8f a5       	ldd	r24, Y+47	; 0x2f
    13b0:	98 a9       	ldd	r25, Y+48	; 0x30
    13b2:	00 97       	sbiw	r24, 0x00	; 0
    13b4:	69 f7       	brne	.-38     	; 0x1390 <LCD_displayCharacter+0xbe>
    13b6:	14 c0       	rjmp	.+40     	; 0x13e0 <LCD_displayCharacter+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13b8:	69 a9       	ldd	r22, Y+49	; 0x31
    13ba:	7a a9       	ldd	r23, Y+50	; 0x32
    13bc:	8b a9       	ldd	r24, Y+51	; 0x33
    13be:	9c a9       	ldd	r25, Y+52	; 0x34
    13c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13c4:	dc 01       	movw	r26, r24
    13c6:	cb 01       	movw	r24, r22
    13c8:	98 ab       	std	Y+48, r25	; 0x30
    13ca:	8f a7       	std	Y+47, r24	; 0x2f
    13cc:	8f a5       	ldd	r24, Y+47	; 0x2f
    13ce:	98 a9       	ldd	r25, Y+48	; 0x30
    13d0:	9c a7       	std	Y+44, r25	; 0x2c
    13d2:	8b a7       	std	Y+43, r24	; 0x2b
    13d4:	8b a5       	ldd	r24, Y+43	; 0x2b
    13d6:	9c a5       	ldd	r25, Y+44	; 0x2c
    13d8:	01 97       	sbiw	r24, 0x01	; 1
    13da:	f1 f7       	brne	.-4      	; 0x13d8 <LCD_displayCharacter+0x106>
    13dc:	9c a7       	std	Y+44, r25	; 0x2c
    13de:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    13e0:	83 e0       	ldi	r24, 0x03	; 3
    13e2:	62 e0       	ldi	r22, 0x02	; 2
    13e4:	41 e0       	ldi	r20, 0x01	; 1
    13e6:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
    13ea:	80 e0       	ldi	r24, 0x00	; 0
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	a0 e8       	ldi	r26, 0x80	; 128
    13f0:	bf e3       	ldi	r27, 0x3F	; 63
    13f2:	8f a3       	std	Y+39, r24	; 0x27
    13f4:	98 a7       	std	Y+40, r25	; 0x28
    13f6:	a9 a7       	std	Y+41, r26	; 0x29
    13f8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13fa:	6f a1       	ldd	r22, Y+39	; 0x27
    13fc:	78 a5       	ldd	r23, Y+40	; 0x28
    13fe:	89 a5       	ldd	r24, Y+41	; 0x29
    1400:	9a a5       	ldd	r25, Y+42	; 0x2a
    1402:	20 e0       	ldi	r18, 0x00	; 0
    1404:	30 e0       	ldi	r19, 0x00	; 0
    1406:	4a e7       	ldi	r20, 0x7A	; 122
    1408:	53 e4       	ldi	r21, 0x43	; 67
    140a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    140e:	dc 01       	movw	r26, r24
    1410:	cb 01       	movw	r24, r22
    1412:	8b a3       	std	Y+35, r24	; 0x23
    1414:	9c a3       	std	Y+36, r25	; 0x24
    1416:	ad a3       	std	Y+37, r26	; 0x25
    1418:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    141a:	6b a1       	ldd	r22, Y+35	; 0x23
    141c:	7c a1       	ldd	r23, Y+36	; 0x24
    141e:	8d a1       	ldd	r24, Y+37	; 0x25
    1420:	9e a1       	ldd	r25, Y+38	; 0x26
    1422:	20 e0       	ldi	r18, 0x00	; 0
    1424:	30 e0       	ldi	r19, 0x00	; 0
    1426:	40 e8       	ldi	r20, 0x80	; 128
    1428:	5f e3       	ldi	r21, 0x3F	; 63
    142a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    142e:	88 23       	and	r24, r24
    1430:	2c f4       	brge	.+10     	; 0x143c <LCD_displayCharacter+0x16a>
		__ticks = 1;
    1432:	81 e0       	ldi	r24, 0x01	; 1
    1434:	90 e0       	ldi	r25, 0x00	; 0
    1436:	9a a3       	std	Y+34, r25	; 0x22
    1438:	89 a3       	std	Y+33, r24	; 0x21
    143a:	3f c0       	rjmp	.+126    	; 0x14ba <LCD_displayCharacter+0x1e8>
	else if (__tmp > 65535)
    143c:	6b a1       	ldd	r22, Y+35	; 0x23
    143e:	7c a1       	ldd	r23, Y+36	; 0x24
    1440:	8d a1       	ldd	r24, Y+37	; 0x25
    1442:	9e a1       	ldd	r25, Y+38	; 0x26
    1444:	20 e0       	ldi	r18, 0x00	; 0
    1446:	3f ef       	ldi	r19, 0xFF	; 255
    1448:	4f e7       	ldi	r20, 0x7F	; 127
    144a:	57 e4       	ldi	r21, 0x47	; 71
    144c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1450:	18 16       	cp	r1, r24
    1452:	4c f5       	brge	.+82     	; 0x14a6 <LCD_displayCharacter+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1454:	6f a1       	ldd	r22, Y+39	; 0x27
    1456:	78 a5       	ldd	r23, Y+40	; 0x28
    1458:	89 a5       	ldd	r24, Y+41	; 0x29
    145a:	9a a5       	ldd	r25, Y+42	; 0x2a
    145c:	20 e0       	ldi	r18, 0x00	; 0
    145e:	30 e0       	ldi	r19, 0x00	; 0
    1460:	40 e2       	ldi	r20, 0x20	; 32
    1462:	51 e4       	ldi	r21, 0x41	; 65
    1464:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1468:	dc 01       	movw	r26, r24
    146a:	cb 01       	movw	r24, r22
    146c:	bc 01       	movw	r22, r24
    146e:	cd 01       	movw	r24, r26
    1470:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1474:	dc 01       	movw	r26, r24
    1476:	cb 01       	movw	r24, r22
    1478:	9a a3       	std	Y+34, r25	; 0x22
    147a:	89 a3       	std	Y+33, r24	; 0x21
    147c:	0f c0       	rjmp	.+30     	; 0x149c <LCD_displayCharacter+0x1ca>
    147e:	89 e1       	ldi	r24, 0x19	; 25
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	98 a3       	std	Y+32, r25	; 0x20
    1484:	8f 8f       	std	Y+31, r24	; 0x1f
    1486:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1488:	98 a1       	ldd	r25, Y+32	; 0x20
    148a:	01 97       	sbiw	r24, 0x01	; 1
    148c:	f1 f7       	brne	.-4      	; 0x148a <LCD_displayCharacter+0x1b8>
    148e:	98 a3       	std	Y+32, r25	; 0x20
    1490:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1492:	89 a1       	ldd	r24, Y+33	; 0x21
    1494:	9a a1       	ldd	r25, Y+34	; 0x22
    1496:	01 97       	sbiw	r24, 0x01	; 1
    1498:	9a a3       	std	Y+34, r25	; 0x22
    149a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    149c:	89 a1       	ldd	r24, Y+33	; 0x21
    149e:	9a a1       	ldd	r25, Y+34	; 0x22
    14a0:	00 97       	sbiw	r24, 0x00	; 0
    14a2:	69 f7       	brne	.-38     	; 0x147e <LCD_displayCharacter+0x1ac>
    14a4:	14 c0       	rjmp	.+40     	; 0x14ce <LCD_displayCharacter+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14a6:	6b a1       	ldd	r22, Y+35	; 0x23
    14a8:	7c a1       	ldd	r23, Y+36	; 0x24
    14aa:	8d a1       	ldd	r24, Y+37	; 0x25
    14ac:	9e a1       	ldd	r25, Y+38	; 0x26
    14ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14b2:	dc 01       	movw	r26, r24
    14b4:	cb 01       	movw	r24, r22
    14b6:	9a a3       	std	Y+34, r25	; 0x22
    14b8:	89 a3       	std	Y+33, r24	; 0x21
    14ba:	89 a1       	ldd	r24, Y+33	; 0x21
    14bc:	9a a1       	ldd	r25, Y+34	; 0x22
    14be:	9e 8f       	std	Y+30, r25	; 0x1e
    14c0:	8d 8f       	std	Y+29, r24	; 0x1d
    14c2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14c4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    14c6:	01 97       	sbiw	r24, 0x01	; 1
    14c8:	f1 f7       	brne	.-4      	; 0x14c6 <LCD_displayCharacter+0x1f4>
    14ca:	9e 8f       	std	Y+30, r25	; 0x1e
    14cc:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	GPIO_writePort(LCD_DATA_PORT_ID,data); /* out the required command to the data bus D0 --> D7 */
    14ce:	82 e0       	ldi	r24, 0x02	; 2
    14d0:	69 ad       	ldd	r22, Y+57	; 0x39
    14d2:	0e 94 28 10 	call	0x2050	; 0x2050 <GPIO_writePort>
    14d6:	80 e0       	ldi	r24, 0x00	; 0
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	a0 e8       	ldi	r26, 0x80	; 128
    14dc:	bf e3       	ldi	r27, 0x3F	; 63
    14de:	89 8f       	std	Y+25, r24	; 0x19
    14e0:	9a 8f       	std	Y+26, r25	; 0x1a
    14e2:	ab 8f       	std	Y+27, r26	; 0x1b
    14e4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14e6:	69 8d       	ldd	r22, Y+25	; 0x19
    14e8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14ea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    14ec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    14ee:	20 e0       	ldi	r18, 0x00	; 0
    14f0:	30 e0       	ldi	r19, 0x00	; 0
    14f2:	4a e7       	ldi	r20, 0x7A	; 122
    14f4:	53 e4       	ldi	r21, 0x43	; 67
    14f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14fa:	dc 01       	movw	r26, r24
    14fc:	cb 01       	movw	r24, r22
    14fe:	8d 8b       	std	Y+21, r24	; 0x15
    1500:	9e 8b       	std	Y+22, r25	; 0x16
    1502:	af 8b       	std	Y+23, r26	; 0x17
    1504:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1506:	6d 89       	ldd	r22, Y+21	; 0x15
    1508:	7e 89       	ldd	r23, Y+22	; 0x16
    150a:	8f 89       	ldd	r24, Y+23	; 0x17
    150c:	98 8d       	ldd	r25, Y+24	; 0x18
    150e:	20 e0       	ldi	r18, 0x00	; 0
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	40 e8       	ldi	r20, 0x80	; 128
    1514:	5f e3       	ldi	r21, 0x3F	; 63
    1516:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    151a:	88 23       	and	r24, r24
    151c:	2c f4       	brge	.+10     	; 0x1528 <LCD_displayCharacter+0x256>
		__ticks = 1;
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	9c 8b       	std	Y+20, r25	; 0x14
    1524:	8b 8b       	std	Y+19, r24	; 0x13
    1526:	3f c0       	rjmp	.+126    	; 0x15a6 <LCD_displayCharacter+0x2d4>
	else if (__tmp > 65535)
    1528:	6d 89       	ldd	r22, Y+21	; 0x15
    152a:	7e 89       	ldd	r23, Y+22	; 0x16
    152c:	8f 89       	ldd	r24, Y+23	; 0x17
    152e:	98 8d       	ldd	r25, Y+24	; 0x18
    1530:	20 e0       	ldi	r18, 0x00	; 0
    1532:	3f ef       	ldi	r19, 0xFF	; 255
    1534:	4f e7       	ldi	r20, 0x7F	; 127
    1536:	57 e4       	ldi	r21, 0x47	; 71
    1538:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    153c:	18 16       	cp	r1, r24
    153e:	4c f5       	brge	.+82     	; 0x1592 <LCD_displayCharacter+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1540:	69 8d       	ldd	r22, Y+25	; 0x19
    1542:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1544:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1546:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1548:	20 e0       	ldi	r18, 0x00	; 0
    154a:	30 e0       	ldi	r19, 0x00	; 0
    154c:	40 e2       	ldi	r20, 0x20	; 32
    154e:	51 e4       	ldi	r21, 0x41	; 65
    1550:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1554:	dc 01       	movw	r26, r24
    1556:	cb 01       	movw	r24, r22
    1558:	bc 01       	movw	r22, r24
    155a:	cd 01       	movw	r24, r26
    155c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1560:	dc 01       	movw	r26, r24
    1562:	cb 01       	movw	r24, r22
    1564:	9c 8b       	std	Y+20, r25	; 0x14
    1566:	8b 8b       	std	Y+19, r24	; 0x13
    1568:	0f c0       	rjmp	.+30     	; 0x1588 <LCD_displayCharacter+0x2b6>
    156a:	89 e1       	ldi	r24, 0x19	; 25
    156c:	90 e0       	ldi	r25, 0x00	; 0
    156e:	9a 8b       	std	Y+18, r25	; 0x12
    1570:	89 8b       	std	Y+17, r24	; 0x11
    1572:	89 89       	ldd	r24, Y+17	; 0x11
    1574:	9a 89       	ldd	r25, Y+18	; 0x12
    1576:	01 97       	sbiw	r24, 0x01	; 1
    1578:	f1 f7       	brne	.-4      	; 0x1576 <LCD_displayCharacter+0x2a4>
    157a:	9a 8b       	std	Y+18, r25	; 0x12
    157c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    157e:	8b 89       	ldd	r24, Y+19	; 0x13
    1580:	9c 89       	ldd	r25, Y+20	; 0x14
    1582:	01 97       	sbiw	r24, 0x01	; 1
    1584:	9c 8b       	std	Y+20, r25	; 0x14
    1586:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1588:	8b 89       	ldd	r24, Y+19	; 0x13
    158a:	9c 89       	ldd	r25, Y+20	; 0x14
    158c:	00 97       	sbiw	r24, 0x00	; 0
    158e:	69 f7       	brne	.-38     	; 0x156a <LCD_displayCharacter+0x298>
    1590:	14 c0       	rjmp	.+40     	; 0x15ba <LCD_displayCharacter+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1592:	6d 89       	ldd	r22, Y+21	; 0x15
    1594:	7e 89       	ldd	r23, Y+22	; 0x16
    1596:	8f 89       	ldd	r24, Y+23	; 0x17
    1598:	98 8d       	ldd	r25, Y+24	; 0x18
    159a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    159e:	dc 01       	movw	r26, r24
    15a0:	cb 01       	movw	r24, r22
    15a2:	9c 8b       	std	Y+20, r25	; 0x14
    15a4:	8b 8b       	std	Y+19, r24	; 0x13
    15a6:	8b 89       	ldd	r24, Y+19	; 0x13
    15a8:	9c 89       	ldd	r25, Y+20	; 0x14
    15aa:	98 8b       	std	Y+16, r25	; 0x10
    15ac:	8f 87       	std	Y+15, r24	; 0x0f
    15ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    15b0:	98 89       	ldd	r25, Y+16	; 0x10
    15b2:	01 97       	sbiw	r24, 0x01	; 1
    15b4:	f1 f7       	brne	.-4      	; 0x15b2 <LCD_displayCharacter+0x2e0>
    15b6:	98 8b       	std	Y+16, r25	; 0x10
    15b8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    15ba:	83 e0       	ldi	r24, 0x03	; 3
    15bc:	62 e0       	ldi	r22, 0x02	; 2
    15be:	40 e0       	ldi	r20, 0x00	; 0
    15c0:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
    15c4:	80 e0       	ldi	r24, 0x00	; 0
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	a0 e8       	ldi	r26, 0x80	; 128
    15ca:	bf e3       	ldi	r27, 0x3F	; 63
    15cc:	8b 87       	std	Y+11, r24	; 0x0b
    15ce:	9c 87       	std	Y+12, r25	; 0x0c
    15d0:	ad 87       	std	Y+13, r26	; 0x0d
    15d2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15d4:	6b 85       	ldd	r22, Y+11	; 0x0b
    15d6:	7c 85       	ldd	r23, Y+12	; 0x0c
    15d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    15da:	9e 85       	ldd	r25, Y+14	; 0x0e
    15dc:	20 e0       	ldi	r18, 0x00	; 0
    15de:	30 e0       	ldi	r19, 0x00	; 0
    15e0:	4a e7       	ldi	r20, 0x7A	; 122
    15e2:	53 e4       	ldi	r21, 0x43	; 67
    15e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15e8:	dc 01       	movw	r26, r24
    15ea:	cb 01       	movw	r24, r22
    15ec:	8f 83       	std	Y+7, r24	; 0x07
    15ee:	98 87       	std	Y+8, r25	; 0x08
    15f0:	a9 87       	std	Y+9, r26	; 0x09
    15f2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    15f4:	6f 81       	ldd	r22, Y+7	; 0x07
    15f6:	78 85       	ldd	r23, Y+8	; 0x08
    15f8:	89 85       	ldd	r24, Y+9	; 0x09
    15fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    15fc:	20 e0       	ldi	r18, 0x00	; 0
    15fe:	30 e0       	ldi	r19, 0x00	; 0
    1600:	40 e8       	ldi	r20, 0x80	; 128
    1602:	5f e3       	ldi	r21, 0x3F	; 63
    1604:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1608:	88 23       	and	r24, r24
    160a:	2c f4       	brge	.+10     	; 0x1616 <LCD_displayCharacter+0x344>
		__ticks = 1;
    160c:	81 e0       	ldi	r24, 0x01	; 1
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	9e 83       	std	Y+6, r25	; 0x06
    1612:	8d 83       	std	Y+5, r24	; 0x05
    1614:	3f c0       	rjmp	.+126    	; 0x1694 <LCD_displayCharacter+0x3c2>
	else if (__tmp > 65535)
    1616:	6f 81       	ldd	r22, Y+7	; 0x07
    1618:	78 85       	ldd	r23, Y+8	; 0x08
    161a:	89 85       	ldd	r24, Y+9	; 0x09
    161c:	9a 85       	ldd	r25, Y+10	; 0x0a
    161e:	20 e0       	ldi	r18, 0x00	; 0
    1620:	3f ef       	ldi	r19, 0xFF	; 255
    1622:	4f e7       	ldi	r20, 0x7F	; 127
    1624:	57 e4       	ldi	r21, 0x47	; 71
    1626:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    162a:	18 16       	cp	r1, r24
    162c:	4c f5       	brge	.+82     	; 0x1680 <LCD_displayCharacter+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    162e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1630:	7c 85       	ldd	r23, Y+12	; 0x0c
    1632:	8d 85       	ldd	r24, Y+13	; 0x0d
    1634:	9e 85       	ldd	r25, Y+14	; 0x0e
    1636:	20 e0       	ldi	r18, 0x00	; 0
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	40 e2       	ldi	r20, 0x20	; 32
    163c:	51 e4       	ldi	r21, 0x41	; 65
    163e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1642:	dc 01       	movw	r26, r24
    1644:	cb 01       	movw	r24, r22
    1646:	bc 01       	movw	r22, r24
    1648:	cd 01       	movw	r24, r26
    164a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    164e:	dc 01       	movw	r26, r24
    1650:	cb 01       	movw	r24, r22
    1652:	9e 83       	std	Y+6, r25	; 0x06
    1654:	8d 83       	std	Y+5, r24	; 0x05
    1656:	0f c0       	rjmp	.+30     	; 0x1676 <LCD_displayCharacter+0x3a4>
    1658:	89 e1       	ldi	r24, 0x19	; 25
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	9c 83       	std	Y+4, r25	; 0x04
    165e:	8b 83       	std	Y+3, r24	; 0x03
    1660:	8b 81       	ldd	r24, Y+3	; 0x03
    1662:	9c 81       	ldd	r25, Y+4	; 0x04
    1664:	01 97       	sbiw	r24, 0x01	; 1
    1666:	f1 f7       	brne	.-4      	; 0x1664 <LCD_displayCharacter+0x392>
    1668:	9c 83       	std	Y+4, r25	; 0x04
    166a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    166c:	8d 81       	ldd	r24, Y+5	; 0x05
    166e:	9e 81       	ldd	r25, Y+6	; 0x06
    1670:	01 97       	sbiw	r24, 0x01	; 1
    1672:	9e 83       	std	Y+6, r25	; 0x06
    1674:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1676:	8d 81       	ldd	r24, Y+5	; 0x05
    1678:	9e 81       	ldd	r25, Y+6	; 0x06
    167a:	00 97       	sbiw	r24, 0x00	; 0
    167c:	69 f7       	brne	.-38     	; 0x1658 <LCD_displayCharacter+0x386>
    167e:	14 c0       	rjmp	.+40     	; 0x16a8 <LCD_displayCharacter+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1680:	6f 81       	ldd	r22, Y+7	; 0x07
    1682:	78 85       	ldd	r23, Y+8	; 0x08
    1684:	89 85       	ldd	r24, Y+9	; 0x09
    1686:	9a 85       	ldd	r25, Y+10	; 0x0a
    1688:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    168c:	dc 01       	movw	r26, r24
    168e:	cb 01       	movw	r24, r22
    1690:	9e 83       	std	Y+6, r25	; 0x06
    1692:	8d 83       	std	Y+5, r24	; 0x05
    1694:	8d 81       	ldd	r24, Y+5	; 0x05
    1696:	9e 81       	ldd	r25, Y+6	; 0x06
    1698:	9a 83       	std	Y+2, r25	; 0x02
    169a:	89 83       	std	Y+1, r24	; 0x01
    169c:	89 81       	ldd	r24, Y+1	; 0x01
    169e:	9a 81       	ldd	r25, Y+2	; 0x02
    16a0:	01 97       	sbiw	r24, 0x01	; 1
    16a2:	f1 f7       	brne	.-4      	; 0x16a0 <LCD_displayCharacter+0x3ce>
    16a4:	9a 83       	std	Y+2, r25	; 0x02
    16a6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
}
    16a8:	e9 96       	adiw	r28, 0x39	; 57
    16aa:	0f b6       	in	r0, 0x3f	; 63
    16ac:	f8 94       	cli
    16ae:	de bf       	out	0x3e, r29	; 62
    16b0:	0f be       	out	0x3f, r0	; 63
    16b2:	cd bf       	out	0x3d, r28	; 61
    16b4:	cf 91       	pop	r28
    16b6:	df 91       	pop	r29
    16b8:	08 95       	ret

000016ba <LCD_init>:

void LCD_init(){
    16ba:	df 93       	push	r29
    16bc:	cf 93       	push	r28
    16be:	cd b7       	in	r28, 0x3d	; 61
    16c0:	de b7       	in	r29, 0x3e	; 62
	/* Configure the direction for RS, RW and E pins as output pins */
		GPIO_setupPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,PIN_OUTPUT);
    16c2:	83 e0       	ldi	r24, 0x03	; 3
    16c4:	60 e0       	ldi	r22, 0x00	; 0
    16c6:	41 e0       	ldi	r20, 0x01	; 1
    16c8:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_RW_PORT_ID,LCD_RW_PIN_ID,PIN_OUTPUT);
    16cc:	83 e0       	ldi	r24, 0x03	; 3
    16ce:	61 e0       	ldi	r22, 0x01	; 1
    16d0:	41 e0       	ldi	r20, 0x01	; 1
    16d2:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_E_PORT_ID,LCD_E_PIN_ID,PIN_OUTPUT);
    16d6:	83 e0       	ldi	r24, 0x03	; 3
    16d8:	62 e0       	ldi	r22, 0x02	; 2
    16da:	41 e0       	ldi	r20, 0x01	; 1
    16dc:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <GPIO_setupPinDirection>

		/* Configure the data port as output port */
		GPIO_setupPortDirection(LCD_DATA_PORT_ID,PORT_OUTPUT);
    16e0:	82 e0       	ldi	r24, 0x02	; 2
    16e2:	6f ef       	ldi	r22, 0xFF	; 255
    16e4:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <GPIO_setupPortDirection>

		LCD_sendCommand(LCD_OPERATING_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
    16e8:	88 e3       	ldi	r24, 0x38	; 56
    16ea:	0e 94 75 07 	call	0xeea	; 0xeea <LCD_sendCommand>

		LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
    16ee:	8c e0       	ldi	r24, 0x0C	; 12
    16f0:	0e 94 75 07 	call	0xeea	; 0xeea <LCD_sendCommand>

		LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
    16f4:	81 e0       	ldi	r24, 0x01	; 1
    16f6:	0e 94 75 07 	call	0xeea	; 0xeea <LCD_sendCommand>
}
    16fa:	cf 91       	pop	r28
    16fc:	df 91       	pop	r29
    16fe:	08 95       	ret

00001700 <LCD_displayString>:

void LCD_displayString(const char* str){
    1700:	df 93       	push	r29
    1702:	cf 93       	push	r28
    1704:	00 d0       	rcall	.+0      	; 0x1706 <LCD_displayString+0x6>
    1706:	0f 92       	push	r0
    1708:	cd b7       	in	r28, 0x3d	; 61
    170a:	de b7       	in	r29, 0x3e	; 62
    170c:	9b 83       	std	Y+3, r25	; 0x03
    170e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    1710:	19 82       	std	Y+1, r1	; 0x01
    1712:	0e c0       	rjmp	.+28     	; 0x1730 <LCD_displayString+0x30>
	while(str[i] !='\0'){
		LCD_displayCharacter(str[i]);
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	28 2f       	mov	r18, r24
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	8a 81       	ldd	r24, Y+2	; 0x02
    171c:	9b 81       	ldd	r25, Y+3	; 0x03
    171e:	fc 01       	movw	r30, r24
    1720:	e2 0f       	add	r30, r18
    1722:	f3 1f       	adc	r31, r19
    1724:	80 81       	ld	r24, Z
    1726:	0e 94 69 09 	call	0x12d2	; 0x12d2 <LCD_displayCharacter>
		i++;
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	8f 5f       	subi	r24, 0xFF	; 255
    172e:	89 83       	std	Y+1, r24	; 0x01
		LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
}

void LCD_displayString(const char* str){
	uint8 i=0;
	while(str[i] !='\0'){
    1730:	89 81       	ldd	r24, Y+1	; 0x01
    1732:	28 2f       	mov	r18, r24
    1734:	30 e0       	ldi	r19, 0x00	; 0
    1736:	8a 81       	ldd	r24, Y+2	; 0x02
    1738:	9b 81       	ldd	r25, Y+3	; 0x03
    173a:	fc 01       	movw	r30, r24
    173c:	e2 0f       	add	r30, r18
    173e:	f3 1f       	adc	r31, r19
    1740:	80 81       	ld	r24, Z
    1742:	88 23       	and	r24, r24
    1744:	39 f7       	brne	.-50     	; 0x1714 <LCD_displayString+0x14>
		LCD_displayCharacter(str[i]);
		i++;
	}
}
    1746:	0f 90       	pop	r0
    1748:	0f 90       	pop	r0
    174a:	0f 90       	pop	r0
    174c:	cf 91       	pop	r28
    174e:	df 91       	pop	r29
    1750:	08 95       	ret

00001752 <LCD_moveCursor>:

void LCD_moveCursor(uint8 row,uint8 col){
    1752:	df 93       	push	r29
    1754:	cf 93       	push	r28
    1756:	00 d0       	rcall	.+0      	; 0x1758 <LCD_moveCursor+0x6>
    1758:	00 d0       	rcall	.+0      	; 0x175a <LCD_moveCursor+0x8>
    175a:	0f 92       	push	r0
    175c:	cd b7       	in	r28, 0x3d	; 61
    175e:	de b7       	in	r29, 0x3e	; 62
    1760:	8a 83       	std	Y+2, r24	; 0x02
    1762:	6b 83       	std	Y+3, r22	; 0x03
	uint8 memory_address;
	switch(row){
    1764:	8a 81       	ldd	r24, Y+2	; 0x02
    1766:	28 2f       	mov	r18, r24
    1768:	30 e0       	ldi	r19, 0x00	; 0
    176a:	3d 83       	std	Y+5, r19	; 0x05
    176c:	2c 83       	std	Y+4, r18	; 0x04
    176e:	8c 81       	ldd	r24, Y+4	; 0x04
    1770:	9d 81       	ldd	r25, Y+5	; 0x05
    1772:	81 30       	cpi	r24, 0x01	; 1
    1774:	91 05       	cpc	r25, r1
    1776:	c1 f0       	breq	.+48     	; 0x17a8 <LCD_moveCursor+0x56>
    1778:	2c 81       	ldd	r18, Y+4	; 0x04
    177a:	3d 81       	ldd	r19, Y+5	; 0x05
    177c:	22 30       	cpi	r18, 0x02	; 2
    177e:	31 05       	cpc	r19, r1
    1780:	2c f4       	brge	.+10     	; 0x178c <LCD_moveCursor+0x3a>
    1782:	8c 81       	ldd	r24, Y+4	; 0x04
    1784:	9d 81       	ldd	r25, Y+5	; 0x05
    1786:	00 97       	sbiw	r24, 0x00	; 0
    1788:	61 f0       	breq	.+24     	; 0x17a2 <LCD_moveCursor+0x50>
    178a:	19 c0       	rjmp	.+50     	; 0x17be <LCD_moveCursor+0x6c>
    178c:	2c 81       	ldd	r18, Y+4	; 0x04
    178e:	3d 81       	ldd	r19, Y+5	; 0x05
    1790:	22 30       	cpi	r18, 0x02	; 2
    1792:	31 05       	cpc	r19, r1
    1794:	69 f0       	breq	.+26     	; 0x17b0 <LCD_moveCursor+0x5e>
    1796:	8c 81       	ldd	r24, Y+4	; 0x04
    1798:	9d 81       	ldd	r25, Y+5	; 0x05
    179a:	83 30       	cpi	r24, 0x03	; 3
    179c:	91 05       	cpc	r25, r1
    179e:	61 f0       	breq	.+24     	; 0x17b8 <LCD_moveCursor+0x66>
    17a0:	0e c0       	rjmp	.+28     	; 0x17be <LCD_moveCursor+0x6c>
	case 0:
		memory_address=col;
    17a2:	8b 81       	ldd	r24, Y+3	; 0x03
    17a4:	89 83       	std	Y+1, r24	; 0x01
    17a6:	0b c0       	rjmp	.+22     	; 0x17be <LCD_moveCursor+0x6c>
		break;
	case 1:
		memory_address= 0x40+col;
    17a8:	8b 81       	ldd	r24, Y+3	; 0x03
    17aa:	80 5c       	subi	r24, 0xC0	; 192
    17ac:	89 83       	std	Y+1, r24	; 0x01
    17ae:	07 c0       	rjmp	.+14     	; 0x17be <LCD_moveCursor+0x6c>
		break;
	case 2:
		memory_address=0x10+col;
    17b0:	8b 81       	ldd	r24, Y+3	; 0x03
    17b2:	80 5f       	subi	r24, 0xF0	; 240
    17b4:	89 83       	std	Y+1, r24	; 0x01
    17b6:	03 c0       	rjmp	.+6      	; 0x17be <LCD_moveCursor+0x6c>
		break;
	case 3:
		memory_address=0x50+col;
    17b8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ba:	80 5b       	subi	r24, 0xB0	; 176
    17bc:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	LCD_sendCommand(memory_address | LCD_SET_CURSOR_LOCATION);
    17be:	89 81       	ldd	r24, Y+1	; 0x01
    17c0:	80 68       	ori	r24, 0x80	; 128
    17c2:	0e 94 75 07 	call	0xeea	; 0xeea <LCD_sendCommand>
}
    17c6:	0f 90       	pop	r0
    17c8:	0f 90       	pop	r0
    17ca:	0f 90       	pop	r0
    17cc:	0f 90       	pop	r0
    17ce:	0f 90       	pop	r0
    17d0:	cf 91       	pop	r28
    17d2:	df 91       	pop	r29
    17d4:	08 95       	ret

000017d6 <LCD_clearScreen>:

void LCD_clearScreen(){
    17d6:	df 93       	push	r29
    17d8:	cf 93       	push	r28
    17da:	cd b7       	in	r28, 0x3d	; 61
    17dc:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND);
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	0e 94 75 07 	call	0xeea	; 0xeea <LCD_sendCommand>
}
    17e4:	cf 91       	pop	r28
    17e6:	df 91       	pop	r29
    17e8:	08 95       	ret

000017ea <LCD_intgerToString>:

void LCD_intgerToString(uint32 data)
{
    17ea:	df 93       	push	r29
    17ec:	cf 93       	push	r28
    17ee:	cd b7       	in	r28, 0x3d	; 61
    17f0:	de b7       	in	r29, 0x3e	; 62
    17f2:	64 97       	sbiw	r28, 0x14	; 20
    17f4:	0f b6       	in	r0, 0x3f	; 63
    17f6:	f8 94       	cli
    17f8:	de bf       	out	0x3e, r29	; 62
    17fa:	0f be       	out	0x3f, r0	; 63
    17fc:	cd bf       	out	0x3d, r28	; 61
    17fe:	69 8b       	std	Y+17, r22	; 0x11
    1800:	7a 8b       	std	Y+18, r23	; 0x12
    1802:	8b 8b       	std	Y+19, r24	; 0x13
    1804:	9c 8b       	std	Y+20, r25	; 0x14
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    1806:	89 89       	ldd	r24, Y+17	; 0x11
    1808:	9a 89       	ldd	r25, Y+18	; 0x12
    180a:	9e 01       	movw	r18, r28
    180c:	2f 5f       	subi	r18, 0xFF	; 255
    180e:	3f 4f       	sbci	r19, 0xFF	; 255
    1810:	b9 01       	movw	r22, r18
    1812:	4a e0       	ldi	r20, 0x0A	; 10
    1814:	50 e0       	ldi	r21, 0x00	; 0
    1816:	0e 94 29 12 	call	0x2452	; 0x2452 <itoa>
   LCD_displayString(buff); /* Display the string */
    181a:	ce 01       	movw	r24, r28
    181c:	01 96       	adiw	r24, 0x01	; 1
    181e:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
}
    1822:	64 96       	adiw	r28, 0x14	; 20
    1824:	0f b6       	in	r0, 0x3f	; 63
    1826:	f8 94       	cli
    1828:	de bf       	out	0x3e, r29	; 62
    182a:	0f be       	out	0x3f, r0	; 63
    182c:	cd bf       	out	0x3d, r28	; 61
    182e:	cf 91       	pop	r28
    1830:	df 91       	pop	r29
    1832:	08 95       	ret

00001834 <ADC_init>:
float32 ADCrefVoltValue; /*global externed variable to hold the value of Vref in Dynamic configuration*/

/* Description:
 * Initlize the ADC according to the config struct which is passed by address to the function
 */
void ADC_init(const Adc_ConfigType* Config_Ptr){
    1834:	df 93       	push	r29
    1836:	cf 93       	push	r28
    1838:	00 d0       	rcall	.+0      	; 0x183a <ADC_init+0x6>
    183a:	00 d0       	rcall	.+0      	; 0x183c <ADC_init+0x8>
    183c:	cd b7       	in	r28, 0x3d	; 61
    183e:	de b7       	in	r29, 0x3e	; 62
    1840:	9a 83       	std	Y+2, r25	; 0x02
    1842:	89 83       	std	Y+1, r24	; 0x01
	ADMUX=(ADMUX & 0x3F) |((Config_Ptr->Vref)<<6); /*configuring the Vref*/
    1844:	a7 e2       	ldi	r26, 0x27	; 39
    1846:	b0 e0       	ldi	r27, 0x00	; 0
    1848:	e7 e2       	ldi	r30, 0x27	; 39
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	80 81       	ld	r24, Z
    184e:	28 2f       	mov	r18, r24
    1850:	2f 73       	andi	r18, 0x3F	; 63
    1852:	e9 81       	ldd	r30, Y+1	; 0x01
    1854:	fa 81       	ldd	r31, Y+2	; 0x02
    1856:	80 81       	ld	r24, Z
    1858:	88 2f       	mov	r24, r24
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	00 24       	eor	r0, r0
    185e:	96 95       	lsr	r25
    1860:	87 95       	ror	r24
    1862:	07 94       	ror	r0
    1864:	96 95       	lsr	r25
    1866:	87 95       	ror	r24
    1868:	07 94       	ror	r0
    186a:	98 2f       	mov	r25, r24
    186c:	80 2d       	mov	r24, r0
    186e:	82 2b       	or	r24, r18
    1870:	8c 93       	st	X, r24
	ADMUX = (ADMUX & 0xDF) | ((Config_Ptr ->Adjust_Result)<<5); /*config Adjust Result Type*/
    1872:	a7 e2       	ldi	r26, 0x27	; 39
    1874:	b0 e0       	ldi	r27, 0x00	; 0
    1876:	e7 e2       	ldi	r30, 0x27	; 39
    1878:	f0 e0       	ldi	r31, 0x00	; 0
    187a:	80 81       	ld	r24, Z
    187c:	28 2f       	mov	r18, r24
    187e:	2f 7d       	andi	r18, 0xDF	; 223
    1880:	e9 81       	ldd	r30, Y+1	; 0x01
    1882:	fa 81       	ldd	r31, Y+2	; 0x02
    1884:	84 81       	ldd	r24, Z+4	; 0x04
    1886:	88 2f       	mov	r24, r24
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	88 0f       	add	r24, r24
    188c:	99 1f       	adc	r25, r25
    188e:	82 95       	swap	r24
    1890:	92 95       	swap	r25
    1892:	90 7f       	andi	r25, 0xF0	; 240
    1894:	98 27       	eor	r25, r24
    1896:	80 7f       	andi	r24, 0xF0	; 240
    1898:	98 27       	eor	r25, r24
    189a:	82 2b       	or	r24, r18
    189c:	8c 93       	st	X, r24
	ADCSRA=0;  /*Reseting ADCSRA Rigester */
    189e:	e6 e2       	ldi	r30, 0x26	; 38
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	10 82       	st	Z, r1
	ADCSRA = (1<<ADEN) ; /*Enable ADC*/
    18a4:	e6 e2       	ldi	r30, 0x26	; 38
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	80 e8       	ldi	r24, 0x80	; 128
    18aa:	80 83       	st	Z, r24
	ADCSRA |=((Config_Ptr->AutoTrigger)<<5); /*ADC AUTO_Trigger_enable option */
    18ac:	a6 e2       	ldi	r26, 0x26	; 38
    18ae:	b0 e0       	ldi	r27, 0x00	; 0
    18b0:	e6 e2       	ldi	r30, 0x26	; 38
    18b2:	f0 e0       	ldi	r31, 0x00	; 0
    18b4:	80 81       	ld	r24, Z
    18b6:	28 2f       	mov	r18, r24
    18b8:	e9 81       	ldd	r30, Y+1	; 0x01
    18ba:	fa 81       	ldd	r31, Y+2	; 0x02
    18bc:	81 81       	ldd	r24, Z+1	; 0x01
    18be:	88 2f       	mov	r24, r24
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	88 0f       	add	r24, r24
    18c4:	99 1f       	adc	r25, r25
    18c6:	82 95       	swap	r24
    18c8:	92 95       	swap	r25
    18ca:	90 7f       	andi	r25, 0xF0	; 240
    18cc:	98 27       	eor	r25, r24
    18ce:	80 7f       	andi	r24, 0xF0	; 240
    18d0:	98 27       	eor	r25, r24
    18d2:	82 2b       	or	r24, r18
    18d4:	8c 93       	st	X, r24
	ADCSRA |= Config_Ptr->clock; /*configuring the clock of the ADC */
    18d6:	a6 e2       	ldi	r26, 0x26	; 38
    18d8:	b0 e0       	ldi	r27, 0x00	; 0
    18da:	e6 e2       	ldi	r30, 0x26	; 38
    18dc:	f0 e0       	ldi	r31, 0x00	; 0
    18de:	90 81       	ld	r25, Z
    18e0:	e9 81       	ldd	r30, Y+1	; 0x01
    18e2:	fa 81       	ldd	r31, Y+2	; 0x02
    18e4:	82 81       	ldd	r24, Z+2	; 0x02
    18e6:	89 2b       	or	r24, r25
    18e8:	8c 93       	st	X, r24
	SFIOR = (SFIOR & 0x1F) |((Config_Ptr->Auto_Trigger_Source)<<5); /*configuring the Auto Trigger Source*/
    18ea:	a0 e5       	ldi	r26, 0x50	; 80
    18ec:	b0 e0       	ldi	r27, 0x00	; 0
    18ee:	e0 e5       	ldi	r30, 0x50	; 80
    18f0:	f0 e0       	ldi	r31, 0x00	; 0
    18f2:	80 81       	ld	r24, Z
    18f4:	28 2f       	mov	r18, r24
    18f6:	2f 71       	andi	r18, 0x1F	; 31
    18f8:	e9 81       	ldd	r30, Y+1	; 0x01
    18fa:	fa 81       	ldd	r31, Y+2	; 0x02
    18fc:	83 81       	ldd	r24, Z+3	; 0x03
    18fe:	88 2f       	mov	r24, r24
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	88 0f       	add	r24, r24
    1904:	99 1f       	adc	r25, r25
    1906:	82 95       	swap	r24
    1908:	92 95       	swap	r25
    190a:	90 7f       	andi	r25, 0xF0	; 240
    190c:	98 27       	eor	r25, r24
    190e:	80 7f       	andi	r24, 0xF0	; 240
    1910:	98 27       	eor	r25, r24
    1912:	82 2b       	or	r24, r18
    1914:	8c 93       	st	X, r24
	/*putting th variable of the Vref in the externed variable to be used in the sensors equations*/
	switch(Config_Ptr->Vref){
    1916:	e9 81       	ldd	r30, Y+1	; 0x01
    1918:	fa 81       	ldd	r31, Y+2	; 0x02
    191a:	80 81       	ld	r24, Z
    191c:	28 2f       	mov	r18, r24
    191e:	30 e0       	ldi	r19, 0x00	; 0
    1920:	3c 83       	std	Y+4, r19	; 0x04
    1922:	2b 83       	std	Y+3, r18	; 0x03
    1924:	8b 81       	ldd	r24, Y+3	; 0x03
    1926:	9c 81       	ldd	r25, Y+4	; 0x04
    1928:	81 30       	cpi	r24, 0x01	; 1
    192a:	91 05       	cpc	r25, r1
    192c:	b1 f0       	breq	.+44     	; 0x195a <ADC_init+0x126>
    192e:	2b 81       	ldd	r18, Y+3	; 0x03
    1930:	3c 81       	ldd	r19, Y+4	; 0x04
    1932:	23 30       	cpi	r18, 0x03	; 3
    1934:	31 05       	cpc	r19, r1
    1936:	f1 f0       	breq	.+60     	; 0x1974 <ADC_init+0x140>
    1938:	8b 81       	ldd	r24, Y+3	; 0x03
    193a:	9c 81       	ldd	r25, Y+4	; 0x04
    193c:	00 97       	sbiw	r24, 0x00	; 0
    193e:	31 f5       	brne	.+76     	; 0x198c <ADC_init+0x158>
	case AREF:
		ADCrefVoltValue=ADC_AREF_VOLT_VALUE; /* putting the value of the battery connected to the MCU*/
    1940:	8a e0       	ldi	r24, 0x0A	; 10
    1942:	97 ed       	ldi	r25, 0xD7	; 215
    1944:	a3 e2       	ldi	r26, 0x23	; 35
    1946:	b0 e4       	ldi	r27, 0x40	; 64
    1948:	80 93 88 01 	sts	0x0188, r24
    194c:	90 93 89 01 	sts	0x0189, r25
    1950:	a0 93 8a 01 	sts	0x018A, r26
    1954:	b0 93 8b 01 	sts	0x018B, r27
    1958:	19 c0       	rjmp	.+50     	; 0x198c <ADC_init+0x158>
		break;
	case AVCC:
		ADCrefVoltValue=5; /*putting the value of AVCC =5V*/
    195a:	80 e0       	ldi	r24, 0x00	; 0
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	a0 ea       	ldi	r26, 0xA0	; 160
    1960:	b0 e4       	ldi	r27, 0x40	; 64
    1962:	80 93 88 01 	sts	0x0188, r24
    1966:	90 93 89 01 	sts	0x0189, r25
    196a:	a0 93 8a 01 	sts	0x018A, r26
    196e:	b0 93 8b 01 	sts	0x018B, r27
    1972:	0c c0       	rjmp	.+24     	; 0x198c <ADC_init+0x158>
		break;
	case Internal:
		ADCrefVoltValue=2.56; /* putting 2.56V which is the internal Vref*/
    1974:	8a e0       	ldi	r24, 0x0A	; 10
    1976:	97 ed       	ldi	r25, 0xD7	; 215
    1978:	a3 e2       	ldi	r26, 0x23	; 35
    197a:	b0 e4       	ldi	r27, 0x40	; 64
    197c:	80 93 88 01 	sts	0x0188, r24
    1980:	90 93 89 01 	sts	0x0189, r25
    1984:	a0 93 8a 01 	sts	0x018A, r26
    1988:	b0 93 8b 01 	sts	0x018B, r27
		break;
	}
}
    198c:	0f 90       	pop	r0
    198e:	0f 90       	pop	r0
    1990:	0f 90       	pop	r0
    1992:	0f 90       	pop	r0
    1994:	cf 91       	pop	r28
    1996:	df 91       	pop	r29
    1998:	08 95       	ret

0000199a <ADC_readChannel>:
/* Description :
 * return the Digital output after the conversion
 */
uint16 ADC_readChannel(uint8 channel_number){
    199a:	df 93       	push	r29
    199c:	cf 93       	push	r28
    199e:	0f 92       	push	r0
    19a0:	cd b7       	in	r28, 0x3d	; 61
    19a2:	de b7       	in	r29, 0x3e	; 62
    19a4:	89 83       	std	Y+1, r24	; 0x01

ADMUX =( ADMUX & (0xE0) ) | (channel_number & 0x07); /*configuring the used channel */
    19a6:	a7 e2       	ldi	r26, 0x27	; 39
    19a8:	b0 e0       	ldi	r27, 0x00	; 0
    19aa:	e7 e2       	ldi	r30, 0x27	; 39
    19ac:	f0 e0       	ldi	r31, 0x00	; 0
    19ae:	80 81       	ld	r24, Z
    19b0:	98 2f       	mov	r25, r24
    19b2:	90 7e       	andi	r25, 0xE0	; 224
    19b4:	89 81       	ldd	r24, Y+1	; 0x01
    19b6:	87 70       	andi	r24, 0x07	; 7
    19b8:	89 2b       	or	r24, r25
    19ba:	8c 93       	st	X, r24
ADCSRA |= (1<<ADSC); /* start the conversion*/
    19bc:	a6 e2       	ldi	r26, 0x26	; 38
    19be:	b0 e0       	ldi	r27, 0x00	; 0
    19c0:	e6 e2       	ldi	r30, 0x26	; 38
    19c2:	f0 e0       	ldi	r31, 0x00	; 0
    19c4:	80 81       	ld	r24, Z
    19c6:	80 64       	ori	r24, 0x40	; 64
    19c8:	8c 93       	st	X, r24
while( BIT_IS_CLEAR(ADCSRA,ADIF)); /* wait till the conversion is complete */
    19ca:	e6 e2       	ldi	r30, 0x26	; 38
    19cc:	f0 e0       	ldi	r31, 0x00	; 0
    19ce:	80 81       	ld	r24, Z
    19d0:	88 2f       	mov	r24, r24
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	80 71       	andi	r24, 0x10	; 16
    19d6:	90 70       	andi	r25, 0x00	; 0
    19d8:	00 97       	sbiw	r24, 0x00	; 0
    19da:	b9 f3       	breq	.-18     	; 0x19ca <ADC_readChannel+0x30>
ADCSRA |= (1<<ADIF); /* reseting the flag manually by Setting the Bit*/
    19dc:	a6 e2       	ldi	r26, 0x26	; 38
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	e6 e2       	ldi	r30, 0x26	; 38
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	80 61       	ori	r24, 0x10	; 16
    19e8:	8c 93       	st	X, r24
return ADC;
    19ea:	e4 e2       	ldi	r30, 0x24	; 36
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	80 81       	ld	r24, Z
    19f0:	91 81       	ldd	r25, Z+1	; 0x01
}
    19f2:	0f 90       	pop	r0
    19f4:	cf 91       	pop	r28
    19f6:	df 91       	pop	r29
    19f8:	08 95       	ret

000019fa <ADC_Deinit>:
/* Description :
 * Reseting all the registers of the ADC
 */
void ADC_Deinit(void){
    19fa:	df 93       	push	r29
    19fc:	cf 93       	push	r28
    19fe:	cd b7       	in	r28, 0x3d	; 61
    1a00:	de b7       	in	r29, 0x3e	; 62
	ADMUX=0;
    1a02:	e7 e2       	ldi	r30, 0x27	; 39
    1a04:	f0 e0       	ldi	r31, 0x00	; 0
    1a06:	10 82       	st	Z, r1
	ADCSRA=0;
    1a08:	e6 e2       	ldi	r30, 0x26	; 38
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	10 82       	st	Z, r1
	SFIOR &= 0x1F; /* Reseting the bits responsible for ADC AUTO trigger source ONLY*/
    1a0e:	a0 e5       	ldi	r26, 0x50	; 80
    1a10:	b0 e0       	ldi	r27, 0x00	; 0
    1a12:	e0 e5       	ldi	r30, 0x50	; 80
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	8f 71       	andi	r24, 0x1F	; 31
    1a1a:	8c 93       	st	X, r24
}
    1a1c:	cf 91       	pop	r28
    1a1e:	df 91       	pop	r29
    1a20:	08 95       	ret

00001a22 <DcMotor_init>:
/*
 * Description :
 * Function responsible for initialize the DC-motor.
 */

void DcMotor_init(void){
    1a22:	df 93       	push	r29
    1a24:	cf 93       	push	r28
    1a26:	cd b7       	in	r28, 0x3d	; 61
    1a28:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(DC_MOTOR_1ST_PORT_ID,DC_MOTOR_1ST_PIN_ID,PIN_OUTPUT);
    1a2a:	81 e0       	ldi	r24, 0x01	; 1
    1a2c:	60 e0       	ldi	r22, 0x00	; 0
    1a2e:	41 e0       	ldi	r20, 0x01	; 1
    1a30:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_2ST_PORT_ID,DC_MOTOR_2ST_PIN_ID,PIN_OUTPUT);
    1a34:	81 e0       	ldi	r24, 0x01	; 1
    1a36:	61 e0       	ldi	r22, 0x01	; 1
    1a38:	41 e0       	ldi	r20, 0x01	; 1
    1a3a:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_E_PORT_ID,DC_MOTOR_E_PIN_ID,PIN_OUTPUT);
    1a3e:	81 e0       	ldi	r24, 0x01	; 1
    1a40:	63 e0       	ldi	r22, 0x03	; 3
    1a42:	41 e0       	ldi	r20, 0x01	; 1
    1a44:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <GPIO_setupPinDirection>
}
    1a48:	cf 91       	pop	r28
    1a4a:	df 91       	pop	r29
    1a4c:	08 95       	ret

00001a4e <DcMotor_Rotate>:
/*
 * Description :
 * Function responsible for configuring the Speed and the direction of rotation of the motor with respect to
 * the parameters passed to the function
 */
void DcMotor_Rotate(Dc_Motor_State state,uint8 speed){
    1a4e:	df 93       	push	r29
    1a50:	cf 93       	push	r28
    1a52:	00 d0       	rcall	.+0      	; 0x1a54 <DcMotor_Rotate+0x6>
    1a54:	00 d0       	rcall	.+0      	; 0x1a56 <DcMotor_Rotate+0x8>
    1a56:	cd b7       	in	r28, 0x3d	; 61
    1a58:	de b7       	in	r29, 0x3e	; 62
    1a5a:	89 83       	std	Y+1, r24	; 0x01
    1a5c:	6a 83       	std	Y+2, r22	; 0x02
	/*configuring the motor according to the passed state parameter.*/
	switch (state){
    1a5e:	89 81       	ldd	r24, Y+1	; 0x01
    1a60:	28 2f       	mov	r18, r24
    1a62:	30 e0       	ldi	r19, 0x00	; 0
    1a64:	3c 83       	std	Y+4, r19	; 0x04
    1a66:	2b 83       	std	Y+3, r18	; 0x03
    1a68:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a6c:	81 30       	cpi	r24, 0x01	; 1
    1a6e:	91 05       	cpc	r25, r1
    1a70:	c1 f0       	breq	.+48     	; 0x1aa2 <DcMotor_Rotate+0x54>
    1a72:	2b 81       	ldd	r18, Y+3	; 0x03
    1a74:	3c 81       	ldd	r19, Y+4	; 0x04
    1a76:	22 30       	cpi	r18, 0x02	; 2
    1a78:	31 05       	cpc	r19, r1
    1a7a:	29 f0       	breq	.+10     	; 0x1a86 <DcMotor_Rotate+0x38>
    1a7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a7e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a80:	00 97       	sbiw	r24, 0x00	; 0
    1a82:	e9 f0       	breq	.+58     	; 0x1abe <DcMotor_Rotate+0x70>
    1a84:	29 c0       	rjmp	.+82     	; 0x1ad8 <DcMotor_Rotate+0x8a>
	case Off:
		PWM_Timer0_Start(0); /*make PWM with 0% duty cycle*/
    1a86:	80 e0       	ldi	r24, 0x00	; 0
    1a88:	0e 94 8f 11 	call	0x231e	; 0x231e <PWM_Timer0_Start>
		/* Reseting both PINS which are responsible for the direction of the motor
		 * therefore, it stops the motor
		 */
		GPIO_writePin(DC_MOTOR_2ST_PORT_ID,DC_MOTOR_2ST_PIN_ID,LOGIC_LOW);
    1a8c:	81 e0       	ldi	r24, 0x01	; 1
    1a8e:	61 e0       	ldi	r22, 0x01	; 1
    1a90:	40 e0       	ldi	r20, 0x00	; 0
    1a92:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_1ST_PORT_ID,DC_MOTOR_1ST_PIN_ID,LOGIC_LOW);
    1a96:	81 e0       	ldi	r24, 0x01	; 1
    1a98:	60 e0       	ldi	r22, 0x00	; 0
    1a9a:	40 e0       	ldi	r20, 0x00	; 0
    1a9c:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
    1aa0:	1b c0       	rjmp	.+54     	; 0x1ad8 <DcMotor_Rotate+0x8a>
		break;
	case A_CW:
		/* Writing to both PINS which are responsible for the direction of the motor
		 * therefore, it rotates Anti_ Clock wise
		 */
		GPIO_writePin(DC_MOTOR_2ST_PORT_ID,DC_MOTOR_2ST_PIN_ID,LOGIC_LOW);
    1aa2:	81 e0       	ldi	r24, 0x01	; 1
    1aa4:	61 e0       	ldi	r22, 0x01	; 1
    1aa6:	40 e0       	ldi	r20, 0x00	; 0
    1aa8:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_1ST_PORT_ID,DC_MOTOR_1ST_PIN_ID,LOGIC_HIGH);
    1aac:	81 e0       	ldi	r24, 0x01	; 1
    1aae:	60 e0       	ldi	r22, 0x00	; 0
    1ab0:	41 e0       	ldi	r20, 0x01	; 1
    1ab2:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
		/* Make PWM with (speed%) duty cycle*/
		PWM_Timer0_Start(speed);
    1ab6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab8:	0e 94 8f 11 	call	0x231e	; 0x231e <PWM_Timer0_Start>
    1abc:	0d c0       	rjmp	.+26     	; 0x1ad8 <DcMotor_Rotate+0x8a>
		break;
	case CW:
		/* Writing to both PINS which are responsible for the direction of the motor
		 * therefore, it rotates Clock wise
		 */
		GPIO_writePin(DC_MOTOR_1ST_PORT_ID,DC_MOTOR_1ST_PIN_ID,LOGIC_LOW);
    1abe:	81 e0       	ldi	r24, 0x01	; 1
    1ac0:	60 e0       	ldi	r22, 0x00	; 0
    1ac2:	40 e0       	ldi	r20, 0x00	; 0
    1ac4:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_2ST_PORT_ID,DC_MOTOR_2ST_PIN_ID,LOGIC_HIGH);
    1ac8:	81 e0       	ldi	r24, 0x01	; 1
    1aca:	61 e0       	ldi	r22, 0x01	; 1
    1acc:	41 e0       	ldi	r20, 0x01	; 1
    1ace:	0e 94 5e 0e 	call	0x1cbc	; 0x1cbc <GPIO_writePin>
		/* Make PWM with (speed%) duty cycle*/
		PWM_Timer0_Start(speed);
    1ad2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad4:	0e 94 8f 11 	call	0x231e	; 0x231e <PWM_Timer0_Start>
		break;
	}
}
    1ad8:	0f 90       	pop	r0
    1ada:	0f 90       	pop	r0
    1adc:	0f 90       	pop	r0
    1ade:	0f 90       	pop	r0
    1ae0:	cf 91       	pop	r28
    1ae2:	df 91       	pop	r29
    1ae4:	08 95       	ret

00001ae6 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1ae6:	df 93       	push	r29
    1ae8:	cf 93       	push	r28
    1aea:	00 d0       	rcall	.+0      	; 0x1aec <GPIO_setupPinDirection+0x6>
    1aec:	00 d0       	rcall	.+0      	; 0x1aee <GPIO_setupPinDirection+0x8>
    1aee:	0f 92       	push	r0
    1af0:	cd b7       	in	r28, 0x3d	; 61
    1af2:	de b7       	in	r29, 0x3e	; 62
    1af4:	89 83       	std	Y+1, r24	; 0x01
    1af6:	6a 83       	std	Y+2, r22	; 0x02
    1af8:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1afa:	8a 81       	ldd	r24, Y+2	; 0x02
    1afc:	88 30       	cpi	r24, 0x08	; 8
    1afe:	08 f0       	brcs	.+2      	; 0x1b02 <GPIO_setupPinDirection+0x1c>
    1b00:	d5 c0       	rjmp	.+426    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
    1b02:	89 81       	ldd	r24, Y+1	; 0x01
    1b04:	84 30       	cpi	r24, 0x04	; 4
    1b06:	08 f0       	brcs	.+2      	; 0x1b0a <GPIO_setupPinDirection+0x24>
    1b08:	d1 c0       	rjmp	.+418    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1b0a:	89 81       	ldd	r24, Y+1	; 0x01
    1b0c:	28 2f       	mov	r18, r24
    1b0e:	30 e0       	ldi	r19, 0x00	; 0
    1b10:	3d 83       	std	Y+5, r19	; 0x05
    1b12:	2c 83       	std	Y+4, r18	; 0x04
    1b14:	8c 81       	ldd	r24, Y+4	; 0x04
    1b16:	9d 81       	ldd	r25, Y+5	; 0x05
    1b18:	81 30       	cpi	r24, 0x01	; 1
    1b1a:	91 05       	cpc	r25, r1
    1b1c:	09 f4       	brne	.+2      	; 0x1b20 <GPIO_setupPinDirection+0x3a>
    1b1e:	43 c0       	rjmp	.+134    	; 0x1ba6 <GPIO_setupPinDirection+0xc0>
    1b20:	2c 81       	ldd	r18, Y+4	; 0x04
    1b22:	3d 81       	ldd	r19, Y+5	; 0x05
    1b24:	22 30       	cpi	r18, 0x02	; 2
    1b26:	31 05       	cpc	r19, r1
    1b28:	2c f4       	brge	.+10     	; 0x1b34 <GPIO_setupPinDirection+0x4e>
    1b2a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b2c:	9d 81       	ldd	r25, Y+5	; 0x05
    1b2e:	00 97       	sbiw	r24, 0x00	; 0
    1b30:	71 f0       	breq	.+28     	; 0x1b4e <GPIO_setupPinDirection+0x68>
    1b32:	bc c0       	rjmp	.+376    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
    1b34:	2c 81       	ldd	r18, Y+4	; 0x04
    1b36:	3d 81       	ldd	r19, Y+5	; 0x05
    1b38:	22 30       	cpi	r18, 0x02	; 2
    1b3a:	31 05       	cpc	r19, r1
    1b3c:	09 f4       	brne	.+2      	; 0x1b40 <GPIO_setupPinDirection+0x5a>
    1b3e:	5f c0       	rjmp	.+190    	; 0x1bfe <GPIO_setupPinDirection+0x118>
    1b40:	8c 81       	ldd	r24, Y+4	; 0x04
    1b42:	9d 81       	ldd	r25, Y+5	; 0x05
    1b44:	83 30       	cpi	r24, 0x03	; 3
    1b46:	91 05       	cpc	r25, r1
    1b48:	09 f4       	brne	.+2      	; 0x1b4c <GPIO_setupPinDirection+0x66>
    1b4a:	85 c0       	rjmp	.+266    	; 0x1c56 <GPIO_setupPinDirection+0x170>
    1b4c:	af c0       	rjmp	.+350    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1b4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b50:	81 30       	cpi	r24, 0x01	; 1
    1b52:	a1 f4       	brne	.+40     	; 0x1b7c <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1b54:	aa e3       	ldi	r26, 0x3A	; 58
    1b56:	b0 e0       	ldi	r27, 0x00	; 0
    1b58:	ea e3       	ldi	r30, 0x3A	; 58
    1b5a:	f0 e0       	ldi	r31, 0x00	; 0
    1b5c:	80 81       	ld	r24, Z
    1b5e:	48 2f       	mov	r20, r24
    1b60:	8a 81       	ldd	r24, Y+2	; 0x02
    1b62:	28 2f       	mov	r18, r24
    1b64:	30 e0       	ldi	r19, 0x00	; 0
    1b66:	81 e0       	ldi	r24, 0x01	; 1
    1b68:	90 e0       	ldi	r25, 0x00	; 0
    1b6a:	02 2e       	mov	r0, r18
    1b6c:	02 c0       	rjmp	.+4      	; 0x1b72 <GPIO_setupPinDirection+0x8c>
    1b6e:	88 0f       	add	r24, r24
    1b70:	99 1f       	adc	r25, r25
    1b72:	0a 94       	dec	r0
    1b74:	e2 f7       	brpl	.-8      	; 0x1b6e <GPIO_setupPinDirection+0x88>
    1b76:	84 2b       	or	r24, r20
    1b78:	8c 93       	st	X, r24
    1b7a:	98 c0       	rjmp	.+304    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1b7c:	aa e3       	ldi	r26, 0x3A	; 58
    1b7e:	b0 e0       	ldi	r27, 0x00	; 0
    1b80:	ea e3       	ldi	r30, 0x3A	; 58
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	80 81       	ld	r24, Z
    1b86:	48 2f       	mov	r20, r24
    1b88:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8a:	28 2f       	mov	r18, r24
    1b8c:	30 e0       	ldi	r19, 0x00	; 0
    1b8e:	81 e0       	ldi	r24, 0x01	; 1
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	02 2e       	mov	r0, r18
    1b94:	02 c0       	rjmp	.+4      	; 0x1b9a <GPIO_setupPinDirection+0xb4>
    1b96:	88 0f       	add	r24, r24
    1b98:	99 1f       	adc	r25, r25
    1b9a:	0a 94       	dec	r0
    1b9c:	e2 f7       	brpl	.-8      	; 0x1b96 <GPIO_setupPinDirection+0xb0>
    1b9e:	80 95       	com	r24
    1ba0:	84 23       	and	r24, r20
    1ba2:	8c 93       	st	X, r24
    1ba4:	83 c0       	rjmp	.+262    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1ba6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba8:	81 30       	cpi	r24, 0x01	; 1
    1baa:	a1 f4       	brne	.+40     	; 0x1bd4 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1bac:	a7 e3       	ldi	r26, 0x37	; 55
    1bae:	b0 e0       	ldi	r27, 0x00	; 0
    1bb0:	e7 e3       	ldi	r30, 0x37	; 55
    1bb2:	f0 e0       	ldi	r31, 0x00	; 0
    1bb4:	80 81       	ld	r24, Z
    1bb6:	48 2f       	mov	r20, r24
    1bb8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bba:	28 2f       	mov	r18, r24
    1bbc:	30 e0       	ldi	r19, 0x00	; 0
    1bbe:	81 e0       	ldi	r24, 0x01	; 1
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	02 2e       	mov	r0, r18
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <GPIO_setupPinDirection+0xe4>
    1bc6:	88 0f       	add	r24, r24
    1bc8:	99 1f       	adc	r25, r25
    1bca:	0a 94       	dec	r0
    1bcc:	e2 f7       	brpl	.-8      	; 0x1bc6 <GPIO_setupPinDirection+0xe0>
    1bce:	84 2b       	or	r24, r20
    1bd0:	8c 93       	st	X, r24
    1bd2:	6c c0       	rjmp	.+216    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1bd4:	a7 e3       	ldi	r26, 0x37	; 55
    1bd6:	b0 e0       	ldi	r27, 0x00	; 0
    1bd8:	e7 e3       	ldi	r30, 0x37	; 55
    1bda:	f0 e0       	ldi	r31, 0x00	; 0
    1bdc:	80 81       	ld	r24, Z
    1bde:	48 2f       	mov	r20, r24
    1be0:	8a 81       	ldd	r24, Y+2	; 0x02
    1be2:	28 2f       	mov	r18, r24
    1be4:	30 e0       	ldi	r19, 0x00	; 0
    1be6:	81 e0       	ldi	r24, 0x01	; 1
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	02 2e       	mov	r0, r18
    1bec:	02 c0       	rjmp	.+4      	; 0x1bf2 <GPIO_setupPinDirection+0x10c>
    1bee:	88 0f       	add	r24, r24
    1bf0:	99 1f       	adc	r25, r25
    1bf2:	0a 94       	dec	r0
    1bf4:	e2 f7       	brpl	.-8      	; 0x1bee <GPIO_setupPinDirection+0x108>
    1bf6:	80 95       	com	r24
    1bf8:	84 23       	and	r24, r20
    1bfa:	8c 93       	st	X, r24
    1bfc:	57 c0       	rjmp	.+174    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    1bfe:	8b 81       	ldd	r24, Y+3	; 0x03
    1c00:	81 30       	cpi	r24, 0x01	; 1
    1c02:	a1 f4       	brne	.+40     	; 0x1c2c <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1c04:	a4 e3       	ldi	r26, 0x34	; 52
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	e4 e3       	ldi	r30, 0x34	; 52
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	48 2f       	mov	r20, r24
    1c10:	8a 81       	ldd	r24, Y+2	; 0x02
    1c12:	28 2f       	mov	r18, r24
    1c14:	30 e0       	ldi	r19, 0x00	; 0
    1c16:	81 e0       	ldi	r24, 0x01	; 1
    1c18:	90 e0       	ldi	r25, 0x00	; 0
    1c1a:	02 2e       	mov	r0, r18
    1c1c:	02 c0       	rjmp	.+4      	; 0x1c22 <GPIO_setupPinDirection+0x13c>
    1c1e:	88 0f       	add	r24, r24
    1c20:	99 1f       	adc	r25, r25
    1c22:	0a 94       	dec	r0
    1c24:	e2 f7       	brpl	.-8      	; 0x1c1e <GPIO_setupPinDirection+0x138>
    1c26:	84 2b       	or	r24, r20
    1c28:	8c 93       	st	X, r24
    1c2a:	40 c0       	rjmp	.+128    	; 0x1cac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1c2c:	a4 e3       	ldi	r26, 0x34	; 52
    1c2e:	b0 e0       	ldi	r27, 0x00	; 0
    1c30:	e4 e3       	ldi	r30, 0x34	; 52
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	48 2f       	mov	r20, r24
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	28 2f       	mov	r18, r24
    1c3c:	30 e0       	ldi	r19, 0x00	; 0
    1c3e:	81 e0       	ldi	r24, 0x01	; 1
    1c40:	90 e0       	ldi	r25, 0x00	; 0
    1c42:	02 2e       	mov	r0, r18
    1c44:	02 c0       	rjmp	.+4      	; 0x1c4a <GPIO_setupPinDirection+0x164>
    1c46:	88 0f       	add	r24, r24
    1c48:	99 1f       	adc	r25, r25
    1c4a:	0a 94       	dec	r0
    1c4c:	e2 f7       	brpl	.-8      	; 0x1c46 <GPIO_setupPinDirection+0x160>
    1c4e:	80 95       	com	r24
    1c50:	84 23       	and	r24, r20
    1c52:	8c 93       	st	X, r24
    1c54:	2b c0       	rjmp	.+86     	; 0x1cac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1c56:	8b 81       	ldd	r24, Y+3	; 0x03
    1c58:	81 30       	cpi	r24, 0x01	; 1
    1c5a:	a1 f4       	brne	.+40     	; 0x1c84 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1c5c:	a1 e3       	ldi	r26, 0x31	; 49
    1c5e:	b0 e0       	ldi	r27, 0x00	; 0
    1c60:	e1 e3       	ldi	r30, 0x31	; 49
    1c62:	f0 e0       	ldi	r31, 0x00	; 0
    1c64:	80 81       	ld	r24, Z
    1c66:	48 2f       	mov	r20, r24
    1c68:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6a:	28 2f       	mov	r18, r24
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	81 e0       	ldi	r24, 0x01	; 1
    1c70:	90 e0       	ldi	r25, 0x00	; 0
    1c72:	02 2e       	mov	r0, r18
    1c74:	02 c0       	rjmp	.+4      	; 0x1c7a <GPIO_setupPinDirection+0x194>
    1c76:	88 0f       	add	r24, r24
    1c78:	99 1f       	adc	r25, r25
    1c7a:	0a 94       	dec	r0
    1c7c:	e2 f7       	brpl	.-8      	; 0x1c76 <GPIO_setupPinDirection+0x190>
    1c7e:	84 2b       	or	r24, r20
    1c80:	8c 93       	st	X, r24
    1c82:	14 c0       	rjmp	.+40     	; 0x1cac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1c84:	a1 e3       	ldi	r26, 0x31	; 49
    1c86:	b0 e0       	ldi	r27, 0x00	; 0
    1c88:	e1 e3       	ldi	r30, 0x31	; 49
    1c8a:	f0 e0       	ldi	r31, 0x00	; 0
    1c8c:	80 81       	ld	r24, Z
    1c8e:	48 2f       	mov	r20, r24
    1c90:	8a 81       	ldd	r24, Y+2	; 0x02
    1c92:	28 2f       	mov	r18, r24
    1c94:	30 e0       	ldi	r19, 0x00	; 0
    1c96:	81 e0       	ldi	r24, 0x01	; 1
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	02 2e       	mov	r0, r18
    1c9c:	02 c0       	rjmp	.+4      	; 0x1ca2 <GPIO_setupPinDirection+0x1bc>
    1c9e:	88 0f       	add	r24, r24
    1ca0:	99 1f       	adc	r25, r25
    1ca2:	0a 94       	dec	r0
    1ca4:	e2 f7       	brpl	.-8      	; 0x1c9e <GPIO_setupPinDirection+0x1b8>
    1ca6:	80 95       	com	r24
    1ca8:	84 23       	and	r24, r20
    1caa:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1cac:	0f 90       	pop	r0
    1cae:	0f 90       	pop	r0
    1cb0:	0f 90       	pop	r0
    1cb2:	0f 90       	pop	r0
    1cb4:	0f 90       	pop	r0
    1cb6:	cf 91       	pop	r28
    1cb8:	df 91       	pop	r29
    1cba:	08 95       	ret

00001cbc <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1cbc:	df 93       	push	r29
    1cbe:	cf 93       	push	r28
    1cc0:	00 d0       	rcall	.+0      	; 0x1cc2 <GPIO_writePin+0x6>
    1cc2:	00 d0       	rcall	.+0      	; 0x1cc4 <GPIO_writePin+0x8>
    1cc4:	0f 92       	push	r0
    1cc6:	cd b7       	in	r28, 0x3d	; 61
    1cc8:	de b7       	in	r29, 0x3e	; 62
    1cca:	89 83       	std	Y+1, r24	; 0x01
    1ccc:	6a 83       	std	Y+2, r22	; 0x02
    1cce:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd2:	88 30       	cpi	r24, 0x08	; 8
    1cd4:	08 f0       	brcs	.+2      	; 0x1cd8 <GPIO_writePin+0x1c>
    1cd6:	d5 c0       	rjmp	.+426    	; 0x1e82 <GPIO_writePin+0x1c6>
    1cd8:	89 81       	ldd	r24, Y+1	; 0x01
    1cda:	84 30       	cpi	r24, 0x04	; 4
    1cdc:	08 f0       	brcs	.+2      	; 0x1ce0 <GPIO_writePin+0x24>
    1cde:	d1 c0       	rjmp	.+418    	; 0x1e82 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1ce0:	89 81       	ldd	r24, Y+1	; 0x01
    1ce2:	28 2f       	mov	r18, r24
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	3d 83       	std	Y+5, r19	; 0x05
    1ce8:	2c 83       	std	Y+4, r18	; 0x04
    1cea:	8c 81       	ldd	r24, Y+4	; 0x04
    1cec:	9d 81       	ldd	r25, Y+5	; 0x05
    1cee:	81 30       	cpi	r24, 0x01	; 1
    1cf0:	91 05       	cpc	r25, r1
    1cf2:	09 f4       	brne	.+2      	; 0x1cf6 <GPIO_writePin+0x3a>
    1cf4:	43 c0       	rjmp	.+134    	; 0x1d7c <GPIO_writePin+0xc0>
    1cf6:	2c 81       	ldd	r18, Y+4	; 0x04
    1cf8:	3d 81       	ldd	r19, Y+5	; 0x05
    1cfa:	22 30       	cpi	r18, 0x02	; 2
    1cfc:	31 05       	cpc	r19, r1
    1cfe:	2c f4       	brge	.+10     	; 0x1d0a <GPIO_writePin+0x4e>
    1d00:	8c 81       	ldd	r24, Y+4	; 0x04
    1d02:	9d 81       	ldd	r25, Y+5	; 0x05
    1d04:	00 97       	sbiw	r24, 0x00	; 0
    1d06:	71 f0       	breq	.+28     	; 0x1d24 <GPIO_writePin+0x68>
    1d08:	bc c0       	rjmp	.+376    	; 0x1e82 <GPIO_writePin+0x1c6>
    1d0a:	2c 81       	ldd	r18, Y+4	; 0x04
    1d0c:	3d 81       	ldd	r19, Y+5	; 0x05
    1d0e:	22 30       	cpi	r18, 0x02	; 2
    1d10:	31 05       	cpc	r19, r1
    1d12:	09 f4       	brne	.+2      	; 0x1d16 <GPIO_writePin+0x5a>
    1d14:	5f c0       	rjmp	.+190    	; 0x1dd4 <GPIO_writePin+0x118>
    1d16:	8c 81       	ldd	r24, Y+4	; 0x04
    1d18:	9d 81       	ldd	r25, Y+5	; 0x05
    1d1a:	83 30       	cpi	r24, 0x03	; 3
    1d1c:	91 05       	cpc	r25, r1
    1d1e:	09 f4       	brne	.+2      	; 0x1d22 <GPIO_writePin+0x66>
    1d20:	85 c0       	rjmp	.+266    	; 0x1e2c <GPIO_writePin+0x170>
    1d22:	af c0       	rjmp	.+350    	; 0x1e82 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1d24:	8b 81       	ldd	r24, Y+3	; 0x03
    1d26:	81 30       	cpi	r24, 0x01	; 1
    1d28:	a1 f4       	brne	.+40     	; 0x1d52 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1d2a:	ab e3       	ldi	r26, 0x3B	; 59
    1d2c:	b0 e0       	ldi	r27, 0x00	; 0
    1d2e:	eb e3       	ldi	r30, 0x3B	; 59
    1d30:	f0 e0       	ldi	r31, 0x00	; 0
    1d32:	80 81       	ld	r24, Z
    1d34:	48 2f       	mov	r20, r24
    1d36:	8a 81       	ldd	r24, Y+2	; 0x02
    1d38:	28 2f       	mov	r18, r24
    1d3a:	30 e0       	ldi	r19, 0x00	; 0
    1d3c:	81 e0       	ldi	r24, 0x01	; 1
    1d3e:	90 e0       	ldi	r25, 0x00	; 0
    1d40:	02 2e       	mov	r0, r18
    1d42:	02 c0       	rjmp	.+4      	; 0x1d48 <GPIO_writePin+0x8c>
    1d44:	88 0f       	add	r24, r24
    1d46:	99 1f       	adc	r25, r25
    1d48:	0a 94       	dec	r0
    1d4a:	e2 f7       	brpl	.-8      	; 0x1d44 <GPIO_writePin+0x88>
    1d4c:	84 2b       	or	r24, r20
    1d4e:	8c 93       	st	X, r24
    1d50:	98 c0       	rjmp	.+304    	; 0x1e82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1d52:	ab e3       	ldi	r26, 0x3B	; 59
    1d54:	b0 e0       	ldi	r27, 0x00	; 0
    1d56:	eb e3       	ldi	r30, 0x3B	; 59
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	80 81       	ld	r24, Z
    1d5c:	48 2f       	mov	r20, r24
    1d5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d60:	28 2f       	mov	r18, r24
    1d62:	30 e0       	ldi	r19, 0x00	; 0
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	02 2e       	mov	r0, r18
    1d6a:	02 c0       	rjmp	.+4      	; 0x1d70 <GPIO_writePin+0xb4>
    1d6c:	88 0f       	add	r24, r24
    1d6e:	99 1f       	adc	r25, r25
    1d70:	0a 94       	dec	r0
    1d72:	e2 f7       	brpl	.-8      	; 0x1d6c <GPIO_writePin+0xb0>
    1d74:	80 95       	com	r24
    1d76:	84 23       	and	r24, r20
    1d78:	8c 93       	st	X, r24
    1d7a:	83 c0       	rjmp	.+262    	; 0x1e82 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1d7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7e:	81 30       	cpi	r24, 0x01	; 1
    1d80:	a1 f4       	brne	.+40     	; 0x1daa <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1d82:	a8 e3       	ldi	r26, 0x38	; 56
    1d84:	b0 e0       	ldi	r27, 0x00	; 0
    1d86:	e8 e3       	ldi	r30, 0x38	; 56
    1d88:	f0 e0       	ldi	r31, 0x00	; 0
    1d8a:	80 81       	ld	r24, Z
    1d8c:	48 2f       	mov	r20, r24
    1d8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d90:	28 2f       	mov	r18, r24
    1d92:	30 e0       	ldi	r19, 0x00	; 0
    1d94:	81 e0       	ldi	r24, 0x01	; 1
    1d96:	90 e0       	ldi	r25, 0x00	; 0
    1d98:	02 2e       	mov	r0, r18
    1d9a:	02 c0       	rjmp	.+4      	; 0x1da0 <GPIO_writePin+0xe4>
    1d9c:	88 0f       	add	r24, r24
    1d9e:	99 1f       	adc	r25, r25
    1da0:	0a 94       	dec	r0
    1da2:	e2 f7       	brpl	.-8      	; 0x1d9c <GPIO_writePin+0xe0>
    1da4:	84 2b       	or	r24, r20
    1da6:	8c 93       	st	X, r24
    1da8:	6c c0       	rjmp	.+216    	; 0x1e82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1daa:	a8 e3       	ldi	r26, 0x38	; 56
    1dac:	b0 e0       	ldi	r27, 0x00	; 0
    1dae:	e8 e3       	ldi	r30, 0x38	; 56
    1db0:	f0 e0       	ldi	r31, 0x00	; 0
    1db2:	80 81       	ld	r24, Z
    1db4:	48 2f       	mov	r20, r24
    1db6:	8a 81       	ldd	r24, Y+2	; 0x02
    1db8:	28 2f       	mov	r18, r24
    1dba:	30 e0       	ldi	r19, 0x00	; 0
    1dbc:	81 e0       	ldi	r24, 0x01	; 1
    1dbe:	90 e0       	ldi	r25, 0x00	; 0
    1dc0:	02 2e       	mov	r0, r18
    1dc2:	02 c0       	rjmp	.+4      	; 0x1dc8 <GPIO_writePin+0x10c>
    1dc4:	88 0f       	add	r24, r24
    1dc6:	99 1f       	adc	r25, r25
    1dc8:	0a 94       	dec	r0
    1dca:	e2 f7       	brpl	.-8      	; 0x1dc4 <GPIO_writePin+0x108>
    1dcc:	80 95       	com	r24
    1dce:	84 23       	and	r24, r20
    1dd0:	8c 93       	st	X, r24
    1dd2:	57 c0       	rjmp	.+174    	; 0x1e82 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1dd4:	8b 81       	ldd	r24, Y+3	; 0x03
    1dd6:	81 30       	cpi	r24, 0x01	; 1
    1dd8:	a1 f4       	brne	.+40     	; 0x1e02 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1dda:	a5 e3       	ldi	r26, 0x35	; 53
    1ddc:	b0 e0       	ldi	r27, 0x00	; 0
    1dde:	e5 e3       	ldi	r30, 0x35	; 53
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	80 81       	ld	r24, Z
    1de4:	48 2f       	mov	r20, r24
    1de6:	8a 81       	ldd	r24, Y+2	; 0x02
    1de8:	28 2f       	mov	r18, r24
    1dea:	30 e0       	ldi	r19, 0x00	; 0
    1dec:	81 e0       	ldi	r24, 0x01	; 1
    1dee:	90 e0       	ldi	r25, 0x00	; 0
    1df0:	02 2e       	mov	r0, r18
    1df2:	02 c0       	rjmp	.+4      	; 0x1df8 <GPIO_writePin+0x13c>
    1df4:	88 0f       	add	r24, r24
    1df6:	99 1f       	adc	r25, r25
    1df8:	0a 94       	dec	r0
    1dfa:	e2 f7       	brpl	.-8      	; 0x1df4 <GPIO_writePin+0x138>
    1dfc:	84 2b       	or	r24, r20
    1dfe:	8c 93       	st	X, r24
    1e00:	40 c0       	rjmp	.+128    	; 0x1e82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1e02:	a5 e3       	ldi	r26, 0x35	; 53
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	e5 e3       	ldi	r30, 0x35	; 53
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	80 81       	ld	r24, Z
    1e0c:	48 2f       	mov	r20, r24
    1e0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e10:	28 2f       	mov	r18, r24
    1e12:	30 e0       	ldi	r19, 0x00	; 0
    1e14:	81 e0       	ldi	r24, 0x01	; 1
    1e16:	90 e0       	ldi	r25, 0x00	; 0
    1e18:	02 2e       	mov	r0, r18
    1e1a:	02 c0       	rjmp	.+4      	; 0x1e20 <GPIO_writePin+0x164>
    1e1c:	88 0f       	add	r24, r24
    1e1e:	99 1f       	adc	r25, r25
    1e20:	0a 94       	dec	r0
    1e22:	e2 f7       	brpl	.-8      	; 0x1e1c <GPIO_writePin+0x160>
    1e24:	80 95       	com	r24
    1e26:	84 23       	and	r24, r20
    1e28:	8c 93       	st	X, r24
    1e2a:	2b c0       	rjmp	.+86     	; 0x1e82 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1e2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e2e:	81 30       	cpi	r24, 0x01	; 1
    1e30:	a1 f4       	brne	.+40     	; 0x1e5a <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1e32:	a2 e3       	ldi	r26, 0x32	; 50
    1e34:	b0 e0       	ldi	r27, 0x00	; 0
    1e36:	e2 e3       	ldi	r30, 0x32	; 50
    1e38:	f0 e0       	ldi	r31, 0x00	; 0
    1e3a:	80 81       	ld	r24, Z
    1e3c:	48 2f       	mov	r20, r24
    1e3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e40:	28 2f       	mov	r18, r24
    1e42:	30 e0       	ldi	r19, 0x00	; 0
    1e44:	81 e0       	ldi	r24, 0x01	; 1
    1e46:	90 e0       	ldi	r25, 0x00	; 0
    1e48:	02 2e       	mov	r0, r18
    1e4a:	02 c0       	rjmp	.+4      	; 0x1e50 <GPIO_writePin+0x194>
    1e4c:	88 0f       	add	r24, r24
    1e4e:	99 1f       	adc	r25, r25
    1e50:	0a 94       	dec	r0
    1e52:	e2 f7       	brpl	.-8      	; 0x1e4c <GPIO_writePin+0x190>
    1e54:	84 2b       	or	r24, r20
    1e56:	8c 93       	st	X, r24
    1e58:	14 c0       	rjmp	.+40     	; 0x1e82 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1e5a:	a2 e3       	ldi	r26, 0x32	; 50
    1e5c:	b0 e0       	ldi	r27, 0x00	; 0
    1e5e:	e2 e3       	ldi	r30, 0x32	; 50
    1e60:	f0 e0       	ldi	r31, 0x00	; 0
    1e62:	80 81       	ld	r24, Z
    1e64:	48 2f       	mov	r20, r24
    1e66:	8a 81       	ldd	r24, Y+2	; 0x02
    1e68:	28 2f       	mov	r18, r24
    1e6a:	30 e0       	ldi	r19, 0x00	; 0
    1e6c:	81 e0       	ldi	r24, 0x01	; 1
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	02 2e       	mov	r0, r18
    1e72:	02 c0       	rjmp	.+4      	; 0x1e78 <GPIO_writePin+0x1bc>
    1e74:	88 0f       	add	r24, r24
    1e76:	99 1f       	adc	r25, r25
    1e78:	0a 94       	dec	r0
    1e7a:	e2 f7       	brpl	.-8      	; 0x1e74 <GPIO_writePin+0x1b8>
    1e7c:	80 95       	com	r24
    1e7e:	84 23       	and	r24, r20
    1e80:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1e82:	0f 90       	pop	r0
    1e84:	0f 90       	pop	r0
    1e86:	0f 90       	pop	r0
    1e88:	0f 90       	pop	r0
    1e8a:	0f 90       	pop	r0
    1e8c:	cf 91       	pop	r28
    1e8e:	df 91       	pop	r29
    1e90:	08 95       	ret

00001e92 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1e92:	df 93       	push	r29
    1e94:	cf 93       	push	r28
    1e96:	00 d0       	rcall	.+0      	; 0x1e98 <GPIO_readPin+0x6>
    1e98:	00 d0       	rcall	.+0      	; 0x1e9a <GPIO_readPin+0x8>
    1e9a:	0f 92       	push	r0
    1e9c:	cd b7       	in	r28, 0x3d	; 61
    1e9e:	de b7       	in	r29, 0x3e	; 62
    1ea0:	8a 83       	std	Y+2, r24	; 0x02
    1ea2:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1ea4:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1ea6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea8:	88 30       	cpi	r24, 0x08	; 8
    1eaa:	08 f0       	brcs	.+2      	; 0x1eae <GPIO_readPin+0x1c>
    1eac:	84 c0       	rjmp	.+264    	; 0x1fb6 <GPIO_readPin+0x124>
    1eae:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb0:	84 30       	cpi	r24, 0x04	; 4
    1eb2:	08 f0       	brcs	.+2      	; 0x1eb6 <GPIO_readPin+0x24>
    1eb4:	80 c0       	rjmp	.+256    	; 0x1fb6 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1eb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb8:	28 2f       	mov	r18, r24
    1eba:	30 e0       	ldi	r19, 0x00	; 0
    1ebc:	3d 83       	std	Y+5, r19	; 0x05
    1ebe:	2c 83       	std	Y+4, r18	; 0x04
    1ec0:	4c 81       	ldd	r20, Y+4	; 0x04
    1ec2:	5d 81       	ldd	r21, Y+5	; 0x05
    1ec4:	41 30       	cpi	r20, 0x01	; 1
    1ec6:	51 05       	cpc	r21, r1
    1ec8:	79 f1       	breq	.+94     	; 0x1f28 <GPIO_readPin+0x96>
    1eca:	8c 81       	ldd	r24, Y+4	; 0x04
    1ecc:	9d 81       	ldd	r25, Y+5	; 0x05
    1ece:	82 30       	cpi	r24, 0x02	; 2
    1ed0:	91 05       	cpc	r25, r1
    1ed2:	34 f4       	brge	.+12     	; 0x1ee0 <GPIO_readPin+0x4e>
    1ed4:	2c 81       	ldd	r18, Y+4	; 0x04
    1ed6:	3d 81       	ldd	r19, Y+5	; 0x05
    1ed8:	21 15       	cp	r18, r1
    1eda:	31 05       	cpc	r19, r1
    1edc:	69 f0       	breq	.+26     	; 0x1ef8 <GPIO_readPin+0x66>
    1ede:	6b c0       	rjmp	.+214    	; 0x1fb6 <GPIO_readPin+0x124>
    1ee0:	4c 81       	ldd	r20, Y+4	; 0x04
    1ee2:	5d 81       	ldd	r21, Y+5	; 0x05
    1ee4:	42 30       	cpi	r20, 0x02	; 2
    1ee6:	51 05       	cpc	r21, r1
    1ee8:	b9 f1       	breq	.+110    	; 0x1f58 <GPIO_readPin+0xc6>
    1eea:	8c 81       	ldd	r24, Y+4	; 0x04
    1eec:	9d 81       	ldd	r25, Y+5	; 0x05
    1eee:	83 30       	cpi	r24, 0x03	; 3
    1ef0:	91 05       	cpc	r25, r1
    1ef2:	09 f4       	brne	.+2      	; 0x1ef6 <GPIO_readPin+0x64>
    1ef4:	49 c0       	rjmp	.+146    	; 0x1f88 <GPIO_readPin+0xf6>
    1ef6:	5f c0       	rjmp	.+190    	; 0x1fb6 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1ef8:	e9 e3       	ldi	r30, 0x39	; 57
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	80 81       	ld	r24, Z
    1efe:	28 2f       	mov	r18, r24
    1f00:	30 e0       	ldi	r19, 0x00	; 0
    1f02:	8b 81       	ldd	r24, Y+3	; 0x03
    1f04:	88 2f       	mov	r24, r24
    1f06:	90 e0       	ldi	r25, 0x00	; 0
    1f08:	a9 01       	movw	r20, r18
    1f0a:	02 c0       	rjmp	.+4      	; 0x1f10 <GPIO_readPin+0x7e>
    1f0c:	55 95       	asr	r21
    1f0e:	47 95       	ror	r20
    1f10:	8a 95       	dec	r24
    1f12:	e2 f7       	brpl	.-8      	; 0x1f0c <GPIO_readPin+0x7a>
    1f14:	ca 01       	movw	r24, r20
    1f16:	81 70       	andi	r24, 0x01	; 1
    1f18:	90 70       	andi	r25, 0x00	; 0
    1f1a:	88 23       	and	r24, r24
    1f1c:	19 f0       	breq	.+6      	; 0x1f24 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1f1e:	81 e0       	ldi	r24, 0x01	; 1
    1f20:	89 83       	std	Y+1, r24	; 0x01
    1f22:	49 c0       	rjmp	.+146    	; 0x1fb6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1f24:	19 82       	std	Y+1, r1	; 0x01
    1f26:	47 c0       	rjmp	.+142    	; 0x1fb6 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1f28:	e6 e3       	ldi	r30, 0x36	; 54
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	80 81       	ld	r24, Z
    1f2e:	28 2f       	mov	r18, r24
    1f30:	30 e0       	ldi	r19, 0x00	; 0
    1f32:	8b 81       	ldd	r24, Y+3	; 0x03
    1f34:	88 2f       	mov	r24, r24
    1f36:	90 e0       	ldi	r25, 0x00	; 0
    1f38:	a9 01       	movw	r20, r18
    1f3a:	02 c0       	rjmp	.+4      	; 0x1f40 <GPIO_readPin+0xae>
    1f3c:	55 95       	asr	r21
    1f3e:	47 95       	ror	r20
    1f40:	8a 95       	dec	r24
    1f42:	e2 f7       	brpl	.-8      	; 0x1f3c <GPIO_readPin+0xaa>
    1f44:	ca 01       	movw	r24, r20
    1f46:	81 70       	andi	r24, 0x01	; 1
    1f48:	90 70       	andi	r25, 0x00	; 0
    1f4a:	88 23       	and	r24, r24
    1f4c:	19 f0       	breq	.+6      	; 0x1f54 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1f4e:	81 e0       	ldi	r24, 0x01	; 1
    1f50:	89 83       	std	Y+1, r24	; 0x01
    1f52:	31 c0       	rjmp	.+98     	; 0x1fb6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1f54:	19 82       	std	Y+1, r1	; 0x01
    1f56:	2f c0       	rjmp	.+94     	; 0x1fb6 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1f58:	e3 e3       	ldi	r30, 0x33	; 51
    1f5a:	f0 e0       	ldi	r31, 0x00	; 0
    1f5c:	80 81       	ld	r24, Z
    1f5e:	28 2f       	mov	r18, r24
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	8b 81       	ldd	r24, Y+3	; 0x03
    1f64:	88 2f       	mov	r24, r24
    1f66:	90 e0       	ldi	r25, 0x00	; 0
    1f68:	a9 01       	movw	r20, r18
    1f6a:	02 c0       	rjmp	.+4      	; 0x1f70 <GPIO_readPin+0xde>
    1f6c:	55 95       	asr	r21
    1f6e:	47 95       	ror	r20
    1f70:	8a 95       	dec	r24
    1f72:	e2 f7       	brpl	.-8      	; 0x1f6c <GPIO_readPin+0xda>
    1f74:	ca 01       	movw	r24, r20
    1f76:	81 70       	andi	r24, 0x01	; 1
    1f78:	90 70       	andi	r25, 0x00	; 0
    1f7a:	88 23       	and	r24, r24
    1f7c:	19 f0       	breq	.+6      	; 0x1f84 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1f7e:	81 e0       	ldi	r24, 0x01	; 1
    1f80:	89 83       	std	Y+1, r24	; 0x01
    1f82:	19 c0       	rjmp	.+50     	; 0x1fb6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1f84:	19 82       	std	Y+1, r1	; 0x01
    1f86:	17 c0       	rjmp	.+46     	; 0x1fb6 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1f88:	e0 e3       	ldi	r30, 0x30	; 48
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	80 81       	ld	r24, Z
    1f8e:	28 2f       	mov	r18, r24
    1f90:	30 e0       	ldi	r19, 0x00	; 0
    1f92:	8b 81       	ldd	r24, Y+3	; 0x03
    1f94:	88 2f       	mov	r24, r24
    1f96:	90 e0       	ldi	r25, 0x00	; 0
    1f98:	a9 01       	movw	r20, r18
    1f9a:	02 c0       	rjmp	.+4      	; 0x1fa0 <GPIO_readPin+0x10e>
    1f9c:	55 95       	asr	r21
    1f9e:	47 95       	ror	r20
    1fa0:	8a 95       	dec	r24
    1fa2:	e2 f7       	brpl	.-8      	; 0x1f9c <GPIO_readPin+0x10a>
    1fa4:	ca 01       	movw	r24, r20
    1fa6:	81 70       	andi	r24, 0x01	; 1
    1fa8:	90 70       	andi	r25, 0x00	; 0
    1faa:	88 23       	and	r24, r24
    1fac:	19 f0       	breq	.+6      	; 0x1fb4 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1fae:	81 e0       	ldi	r24, 0x01	; 1
    1fb0:	89 83       	std	Y+1, r24	; 0x01
    1fb2:	01 c0       	rjmp	.+2      	; 0x1fb6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1fb4:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1fb6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fb8:	0f 90       	pop	r0
    1fba:	0f 90       	pop	r0
    1fbc:	0f 90       	pop	r0
    1fbe:	0f 90       	pop	r0
    1fc0:	0f 90       	pop	r0
    1fc2:	cf 91       	pop	r28
    1fc4:	df 91       	pop	r29
    1fc6:	08 95       	ret

00001fc8 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1fc8:	df 93       	push	r29
    1fca:	cf 93       	push	r28
    1fcc:	00 d0       	rcall	.+0      	; 0x1fce <GPIO_setupPortDirection+0x6>
    1fce:	00 d0       	rcall	.+0      	; 0x1fd0 <GPIO_setupPortDirection+0x8>
    1fd0:	cd b7       	in	r28, 0x3d	; 61
    1fd2:	de b7       	in	r29, 0x3e	; 62
    1fd4:	89 83       	std	Y+1, r24	; 0x01
    1fd6:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1fd8:	89 81       	ldd	r24, Y+1	; 0x01
    1fda:	84 30       	cpi	r24, 0x04	; 4
    1fdc:	90 f5       	brcc	.+100    	; 0x2042 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1fde:	89 81       	ldd	r24, Y+1	; 0x01
    1fe0:	28 2f       	mov	r18, r24
    1fe2:	30 e0       	ldi	r19, 0x00	; 0
    1fe4:	3c 83       	std	Y+4, r19	; 0x04
    1fe6:	2b 83       	std	Y+3, r18	; 0x03
    1fe8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fea:	9c 81       	ldd	r25, Y+4	; 0x04
    1fec:	81 30       	cpi	r24, 0x01	; 1
    1fee:	91 05       	cpc	r25, r1
    1ff0:	d1 f0       	breq	.+52     	; 0x2026 <GPIO_setupPortDirection+0x5e>
    1ff2:	2b 81       	ldd	r18, Y+3	; 0x03
    1ff4:	3c 81       	ldd	r19, Y+4	; 0x04
    1ff6:	22 30       	cpi	r18, 0x02	; 2
    1ff8:	31 05       	cpc	r19, r1
    1ffa:	2c f4       	brge	.+10     	; 0x2006 <GPIO_setupPortDirection+0x3e>
    1ffc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ffe:	9c 81       	ldd	r25, Y+4	; 0x04
    2000:	00 97       	sbiw	r24, 0x00	; 0
    2002:	61 f0       	breq	.+24     	; 0x201c <GPIO_setupPortDirection+0x54>
    2004:	1e c0       	rjmp	.+60     	; 0x2042 <GPIO_setupPortDirection+0x7a>
    2006:	2b 81       	ldd	r18, Y+3	; 0x03
    2008:	3c 81       	ldd	r19, Y+4	; 0x04
    200a:	22 30       	cpi	r18, 0x02	; 2
    200c:	31 05       	cpc	r19, r1
    200e:	81 f0       	breq	.+32     	; 0x2030 <GPIO_setupPortDirection+0x68>
    2010:	8b 81       	ldd	r24, Y+3	; 0x03
    2012:	9c 81       	ldd	r25, Y+4	; 0x04
    2014:	83 30       	cpi	r24, 0x03	; 3
    2016:	91 05       	cpc	r25, r1
    2018:	81 f0       	breq	.+32     	; 0x203a <GPIO_setupPortDirection+0x72>
    201a:	13 c0       	rjmp	.+38     	; 0x2042 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    201c:	ea e3       	ldi	r30, 0x3A	; 58
    201e:	f0 e0       	ldi	r31, 0x00	; 0
    2020:	8a 81       	ldd	r24, Y+2	; 0x02
    2022:	80 83       	st	Z, r24
    2024:	0e c0       	rjmp	.+28     	; 0x2042 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    2026:	e7 e3       	ldi	r30, 0x37	; 55
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	8a 81       	ldd	r24, Y+2	; 0x02
    202c:	80 83       	st	Z, r24
    202e:	09 c0       	rjmp	.+18     	; 0x2042 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    2030:	e4 e3       	ldi	r30, 0x34	; 52
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	8a 81       	ldd	r24, Y+2	; 0x02
    2036:	80 83       	st	Z, r24
    2038:	04 c0       	rjmp	.+8      	; 0x2042 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    203a:	e1 e3       	ldi	r30, 0x31	; 49
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	8a 81       	ldd	r24, Y+2	; 0x02
    2040:	80 83       	st	Z, r24
			break;
		}
	}
}
    2042:	0f 90       	pop	r0
    2044:	0f 90       	pop	r0
    2046:	0f 90       	pop	r0
    2048:	0f 90       	pop	r0
    204a:	cf 91       	pop	r28
    204c:	df 91       	pop	r29
    204e:	08 95       	ret

00002050 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    2050:	df 93       	push	r29
    2052:	cf 93       	push	r28
    2054:	00 d0       	rcall	.+0      	; 0x2056 <GPIO_writePort+0x6>
    2056:	00 d0       	rcall	.+0      	; 0x2058 <GPIO_writePort+0x8>
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
    205c:	89 83       	std	Y+1, r24	; 0x01
    205e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    2060:	89 81       	ldd	r24, Y+1	; 0x01
    2062:	84 30       	cpi	r24, 0x04	; 4
    2064:	90 f5       	brcc	.+100    	; 0x20ca <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    2066:	89 81       	ldd	r24, Y+1	; 0x01
    2068:	28 2f       	mov	r18, r24
    206a:	30 e0       	ldi	r19, 0x00	; 0
    206c:	3c 83       	std	Y+4, r19	; 0x04
    206e:	2b 83       	std	Y+3, r18	; 0x03
    2070:	8b 81       	ldd	r24, Y+3	; 0x03
    2072:	9c 81       	ldd	r25, Y+4	; 0x04
    2074:	81 30       	cpi	r24, 0x01	; 1
    2076:	91 05       	cpc	r25, r1
    2078:	d1 f0       	breq	.+52     	; 0x20ae <GPIO_writePort+0x5e>
    207a:	2b 81       	ldd	r18, Y+3	; 0x03
    207c:	3c 81       	ldd	r19, Y+4	; 0x04
    207e:	22 30       	cpi	r18, 0x02	; 2
    2080:	31 05       	cpc	r19, r1
    2082:	2c f4       	brge	.+10     	; 0x208e <GPIO_writePort+0x3e>
    2084:	8b 81       	ldd	r24, Y+3	; 0x03
    2086:	9c 81       	ldd	r25, Y+4	; 0x04
    2088:	00 97       	sbiw	r24, 0x00	; 0
    208a:	61 f0       	breq	.+24     	; 0x20a4 <GPIO_writePort+0x54>
    208c:	1e c0       	rjmp	.+60     	; 0x20ca <GPIO_writePort+0x7a>
    208e:	2b 81       	ldd	r18, Y+3	; 0x03
    2090:	3c 81       	ldd	r19, Y+4	; 0x04
    2092:	22 30       	cpi	r18, 0x02	; 2
    2094:	31 05       	cpc	r19, r1
    2096:	81 f0       	breq	.+32     	; 0x20b8 <GPIO_writePort+0x68>
    2098:	8b 81       	ldd	r24, Y+3	; 0x03
    209a:	9c 81       	ldd	r25, Y+4	; 0x04
    209c:	83 30       	cpi	r24, 0x03	; 3
    209e:	91 05       	cpc	r25, r1
    20a0:	81 f0       	breq	.+32     	; 0x20c2 <GPIO_writePort+0x72>
    20a2:	13 c0       	rjmp	.+38     	; 0x20ca <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    20a4:	eb e3       	ldi	r30, 0x3B	; 59
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	8a 81       	ldd	r24, Y+2	; 0x02
    20aa:	80 83       	st	Z, r24
    20ac:	0e c0       	rjmp	.+28     	; 0x20ca <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    20ae:	e8 e3       	ldi	r30, 0x38	; 56
    20b0:	f0 e0       	ldi	r31, 0x00	; 0
    20b2:	8a 81       	ldd	r24, Y+2	; 0x02
    20b4:	80 83       	st	Z, r24
    20b6:	09 c0       	rjmp	.+18     	; 0x20ca <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    20b8:	e5 e3       	ldi	r30, 0x35	; 53
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	8a 81       	ldd	r24, Y+2	; 0x02
    20be:	80 83       	st	Z, r24
    20c0:	04 c0       	rjmp	.+8      	; 0x20ca <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    20c2:	e2 e3       	ldi	r30, 0x32	; 50
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	8a 81       	ldd	r24, Y+2	; 0x02
    20c8:	80 83       	st	Z, r24
			break;
		}
	}
}
    20ca:	0f 90       	pop	r0
    20cc:	0f 90       	pop	r0
    20ce:	0f 90       	pop	r0
    20d0:	0f 90       	pop	r0
    20d2:	cf 91       	pop	r28
    20d4:	df 91       	pop	r29
    20d6:	08 95       	ret

000020d8 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    20d8:	df 93       	push	r29
    20da:	cf 93       	push	r28
    20dc:	00 d0       	rcall	.+0      	; 0x20de <GPIO_readPort+0x6>
    20de:	00 d0       	rcall	.+0      	; 0x20e0 <GPIO_readPort+0x8>
    20e0:	cd b7       	in	r28, 0x3d	; 61
    20e2:	de b7       	in	r29, 0x3e	; 62
    20e4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    20e6:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    20e8:	8a 81       	ldd	r24, Y+2	; 0x02
    20ea:	84 30       	cpi	r24, 0x04	; 4
    20ec:	90 f5       	brcc	.+100    	; 0x2152 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    20ee:	8a 81       	ldd	r24, Y+2	; 0x02
    20f0:	28 2f       	mov	r18, r24
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	3c 83       	std	Y+4, r19	; 0x04
    20f6:	2b 83       	std	Y+3, r18	; 0x03
    20f8:	8b 81       	ldd	r24, Y+3	; 0x03
    20fa:	9c 81       	ldd	r25, Y+4	; 0x04
    20fc:	81 30       	cpi	r24, 0x01	; 1
    20fe:	91 05       	cpc	r25, r1
    2100:	d1 f0       	breq	.+52     	; 0x2136 <GPIO_readPort+0x5e>
    2102:	2b 81       	ldd	r18, Y+3	; 0x03
    2104:	3c 81       	ldd	r19, Y+4	; 0x04
    2106:	22 30       	cpi	r18, 0x02	; 2
    2108:	31 05       	cpc	r19, r1
    210a:	2c f4       	brge	.+10     	; 0x2116 <GPIO_readPort+0x3e>
    210c:	8b 81       	ldd	r24, Y+3	; 0x03
    210e:	9c 81       	ldd	r25, Y+4	; 0x04
    2110:	00 97       	sbiw	r24, 0x00	; 0
    2112:	61 f0       	breq	.+24     	; 0x212c <GPIO_readPort+0x54>
    2114:	1e c0       	rjmp	.+60     	; 0x2152 <GPIO_readPort+0x7a>
    2116:	2b 81       	ldd	r18, Y+3	; 0x03
    2118:	3c 81       	ldd	r19, Y+4	; 0x04
    211a:	22 30       	cpi	r18, 0x02	; 2
    211c:	31 05       	cpc	r19, r1
    211e:	81 f0       	breq	.+32     	; 0x2140 <GPIO_readPort+0x68>
    2120:	8b 81       	ldd	r24, Y+3	; 0x03
    2122:	9c 81       	ldd	r25, Y+4	; 0x04
    2124:	83 30       	cpi	r24, 0x03	; 3
    2126:	91 05       	cpc	r25, r1
    2128:	81 f0       	breq	.+32     	; 0x214a <GPIO_readPort+0x72>
    212a:	13 c0       	rjmp	.+38     	; 0x2152 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    212c:	e9 e3       	ldi	r30, 0x39	; 57
    212e:	f0 e0       	ldi	r31, 0x00	; 0
    2130:	80 81       	ld	r24, Z
    2132:	89 83       	std	Y+1, r24	; 0x01
    2134:	0e c0       	rjmp	.+28     	; 0x2152 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    2136:	e6 e3       	ldi	r30, 0x36	; 54
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	80 81       	ld	r24, Z
    213c:	89 83       	std	Y+1, r24	; 0x01
    213e:	09 c0       	rjmp	.+18     	; 0x2152 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    2140:	e3 e3       	ldi	r30, 0x33	; 51
    2142:	f0 e0       	ldi	r31, 0x00	; 0
    2144:	80 81       	ld	r24, Z
    2146:	89 83       	std	Y+1, r24	; 0x01
    2148:	04 c0       	rjmp	.+8      	; 0x2152 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    214a:	e0 e3       	ldi	r30, 0x30	; 48
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	80 81       	ld	r24, Z
    2150:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    2152:	89 81       	ldd	r24, Y+1	; 0x01
}
    2154:	0f 90       	pop	r0
    2156:	0f 90       	pop	r0
    2158:	0f 90       	pop	r0
    215a:	0f 90       	pop	r0
    215c:	cf 91       	pop	r28
    215e:	df 91       	pop	r29
    2160:	08 95       	ret

00002162 <LM35_getTemperature>:

/* Description :
 * this function responsible for getting the Temperature and return it
 */

uint8 LM35_getTemperature(void){
    2162:	df 93       	push	r29
    2164:	cf 93       	push	r28
    2166:	00 d0       	rcall	.+0      	; 0x2168 <LM35_getTemperature+0x6>
    2168:	0f 92       	push	r0
    216a:	cd b7       	in	r28, 0x3d	; 61
    216c:	de b7       	in	r29, 0x3e	; 62
	uint8 Temp_value;/*variable to hold the Temperature value*/
	uint16 digital_out=ADC_readChannel(SENSOR_CHANNEL_ID);
    216e:	82 e0       	ldi	r24, 0x02	; 2
    2170:	0e 94 cd 0c 	call	0x199a	; 0x199a <ADC_readChannel>
    2174:	9a 83       	std	Y+2, r25	; 0x02
    2176:	89 83       	std	Y+1, r24	; 0x01
	/*equation to calculate the Temperature value from the digital output from the ADC*/
	Temp_value = (uint8)(((uint32)digital_out*SENSOR_MAX_TEMPERATURE* ADCrefVoltValue )/(ADC_MAXIMUM_VALUE*SENSOR_MAX_VOLT_VALUE));
    2178:	89 81       	ldd	r24, Y+1	; 0x01
    217a:	9a 81       	ldd	r25, Y+2	; 0x02
    217c:	cc 01       	movw	r24, r24
    217e:	a0 e0       	ldi	r26, 0x00	; 0
    2180:	b0 e0       	ldi	r27, 0x00	; 0
    2182:	26 e9       	ldi	r18, 0x96	; 150
    2184:	30 e0       	ldi	r19, 0x00	; 0
    2186:	40 e0       	ldi	r20, 0x00	; 0
    2188:	50 e0       	ldi	r21, 0x00	; 0
    218a:	bc 01       	movw	r22, r24
    218c:	cd 01       	movw	r24, r26
    218e:	0e 94 d3 11 	call	0x23a6	; 0x23a6 <__mulsi3>
    2192:	dc 01       	movw	r26, r24
    2194:	cb 01       	movw	r24, r22
    2196:	bc 01       	movw	r22, r24
    2198:	cd 01       	movw	r24, r26
    219a:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    219e:	dc 01       	movw	r26, r24
    21a0:	cb 01       	movw	r24, r22
    21a2:	20 91 88 01 	lds	r18, 0x0188
    21a6:	30 91 89 01 	lds	r19, 0x0189
    21aa:	40 91 8a 01 	lds	r20, 0x018A
    21ae:	50 91 8b 01 	lds	r21, 0x018B
    21b2:	bc 01       	movw	r22, r24
    21b4:	cd 01       	movw	r24, r26
    21b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21ba:	dc 01       	movw	r26, r24
    21bc:	cb 01       	movw	r24, r22
    21be:	bc 01       	movw	r22, r24
    21c0:	cd 01       	movw	r24, r26
    21c2:	20 e0       	ldi	r18, 0x00	; 0
    21c4:	30 ed       	ldi	r19, 0xD0	; 208
    21c6:	4f eb       	ldi	r20, 0xBF	; 191
    21c8:	54 e4       	ldi	r21, 0x44	; 68
    21ca:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    21ce:	dc 01       	movw	r26, r24
    21d0:	cb 01       	movw	r24, r22
    21d2:	bc 01       	movw	r22, r24
    21d4:	cd 01       	movw	r24, r26
    21d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21da:	dc 01       	movw	r26, r24
    21dc:	cb 01       	movw	r24, r22
    21de:	8b 83       	std	Y+3, r24	; 0x03
	return Temp_value;
    21e0:	8b 81       	ldd	r24, Y+3	; 0x03
}
    21e2:	0f 90       	pop	r0
    21e4:	0f 90       	pop	r0
    21e6:	0f 90       	pop	r0
    21e8:	cf 91       	pop	r28
    21ea:	df 91       	pop	r29
    21ec:	08 95       	ret

000021ee <main>:
#include "lm35.h"
#include "util/delay.h"



int main(){
    21ee:	df 93       	push	r29
    21f0:	cf 93       	push	r28
    21f2:	cd b7       	in	r28, 0x3d	; 61
    21f4:	de b7       	in	r29, 0x3e	; 62
    21f6:	2b 97       	sbiw	r28, 0x0b	; 11
    21f8:	0f b6       	in	r0, 0x3f	; 63
    21fa:	f8 94       	cli
    21fc:	de bf       	out	0x3e, r29	; 62
    21fe:	0f be       	out	0x3f, r0	; 63
    2200:	cd bf       	out	0x3d, r28	; 61
	/*struct to hold the configurations of the ADC*/
	Adc_ConfigType Adc_Config= {Internal,Disabled,F_CPU_8,Free_Running,Left};
    2202:	ce 01       	movw	r24, r28
    2204:	02 96       	adiw	r24, 0x02	; 2
    2206:	98 87       	std	Y+8, r25	; 0x08
    2208:	8f 83       	std	Y+7, r24	; 0x07
    220a:	e3 e8       	ldi	r30, 0x83	; 131
    220c:	f1 e0       	ldi	r31, 0x01	; 1
    220e:	fa 87       	std	Y+10, r31	; 0x0a
    2210:	e9 87       	std	Y+9, r30	; 0x09
    2212:	f5 e0       	ldi	r31, 0x05	; 5
    2214:	fb 87       	std	Y+11, r31	; 0x0b
    2216:	e9 85       	ldd	r30, Y+9	; 0x09
    2218:	fa 85       	ldd	r31, Y+10	; 0x0a
    221a:	00 80       	ld	r0, Z
    221c:	89 85       	ldd	r24, Y+9	; 0x09
    221e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2220:	01 96       	adiw	r24, 0x01	; 1
    2222:	9a 87       	std	Y+10, r25	; 0x0a
    2224:	89 87       	std	Y+9, r24	; 0x09
    2226:	ef 81       	ldd	r30, Y+7	; 0x07
    2228:	f8 85       	ldd	r31, Y+8	; 0x08
    222a:	00 82       	st	Z, r0
    222c:	8f 81       	ldd	r24, Y+7	; 0x07
    222e:	98 85       	ldd	r25, Y+8	; 0x08
    2230:	01 96       	adiw	r24, 0x01	; 1
    2232:	98 87       	std	Y+8, r25	; 0x08
    2234:	8f 83       	std	Y+7, r24	; 0x07
    2236:	9b 85       	ldd	r25, Y+11	; 0x0b
    2238:	91 50       	subi	r25, 0x01	; 1
    223a:	9b 87       	std	Y+11, r25	; 0x0b
    223c:	eb 85       	ldd	r30, Y+11	; 0x0b
    223e:	ee 23       	and	r30, r30
    2240:	51 f7       	brne	.-44     	; 0x2216 <main+0x28>
	uint8 Temp;/*Variable to hold the Temperature Value*/
	LCD_init();
    2242:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <LCD_init>
	LCD_moveCursor(0,3);
    2246:	80 e0       	ldi	r24, 0x00	; 0
    2248:	63 e0       	ldi	r22, 0x03	; 3
    224a:	0e 94 a9 0b 	call	0x1752	; 0x1752 <LCD_moveCursor>
	LCD_displayString("FAN is ");
    224e:	80 e6       	ldi	r24, 0x60	; 96
    2250:	90 e0       	ldi	r25, 0x00	; 0
    2252:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>

	ADC_init(&Adc_Config);
    2256:	ce 01       	movw	r24, r28
    2258:	02 96       	adiw	r24, 0x02	; 2
    225a:	0e 94 1a 0c 	call	0x1834	; 0x1834 <ADC_init>
	DcMotor_init();
    225e:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <DcMotor_init>

	while(1){
		Temp=LM35_getTemperature(); /*now Temp hold the value of the Temperature*/
    2262:	0e 94 b1 10 	call	0x2162	; 0x2162 <LM35_getTemperature>
    2266:	89 83       	std	Y+1, r24	; 0x01
		LCD_moveCursor(0,10);
    2268:	80 e0       	ldi	r24, 0x00	; 0
    226a:	6a e0       	ldi	r22, 0x0A	; 10
    226c:	0e 94 a9 0b 	call	0x1752	; 0x1752 <LCD_moveCursor>
		if(Temp < 30){
    2270:	89 81       	ldd	r24, Y+1	; 0x01
    2272:	8e 31       	cpi	r24, 0x1E	; 30
    2274:	48 f4       	brcc	.+18     	; 0x2288 <main+0x9a>
			LCD_displayString("OFF");
    2276:	88 e6       	ldi	r24, 0x68	; 104
    2278:	90 e0       	ldi	r25, 0x00	; 0
    227a:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
			DcMotor_Rotate(Off,0);/* DC-motor stops rotating*/
    227e:	82 e0       	ldi	r24, 0x02	; 2
    2280:	60 e0       	ldi	r22, 0x00	; 0
    2282:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <DcMotor_Rotate>
    2286:	35 c0       	rjmp	.+106    	; 0x22f2 <main+0x104>
		}
		else if ((Temp >= 30) && (Temp <= 60)){
    2288:	89 81       	ldd	r24, Y+1	; 0x01
    228a:	8e 31       	cpi	r24, 0x1E	; 30
    228c:	60 f0       	brcs	.+24     	; 0x22a6 <main+0xb8>
    228e:	89 81       	ldd	r24, Y+1	; 0x01
    2290:	8d 33       	cpi	r24, 0x3D	; 61
    2292:	48 f4       	brcc	.+18     	; 0x22a6 <main+0xb8>
			LCD_displayString("On ");
    2294:	8c e6       	ldi	r24, 0x6C	; 108
    2296:	90 e0       	ldi	r25, 0x00	; 0
    2298:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
			DcMotor_Rotate(CW,25); /*DC-motor rotates in clockwise direction with speed = 25% of max speed*/
    229c:	80 e0       	ldi	r24, 0x00	; 0
    229e:	69 e1       	ldi	r22, 0x19	; 25
    22a0:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <DcMotor_Rotate>
    22a4:	26 c0       	rjmp	.+76     	; 0x22f2 <main+0x104>
		}
		else if((Temp > 60) && (Temp <= 90)){
    22a6:	89 81       	ldd	r24, Y+1	; 0x01
    22a8:	8d 33       	cpi	r24, 0x3D	; 61
    22aa:	60 f0       	brcs	.+24     	; 0x22c4 <main+0xd6>
    22ac:	89 81       	ldd	r24, Y+1	; 0x01
    22ae:	8b 35       	cpi	r24, 0x5B	; 91
    22b0:	48 f4       	brcc	.+18     	; 0x22c4 <main+0xd6>
			LCD_displayString("On ");
    22b2:	8c e6       	ldi	r24, 0x6C	; 108
    22b4:	90 e0       	ldi	r25, 0x00	; 0
    22b6:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
			DcMotor_Rotate(CW,50);/* DC-motor rotates in clockwise direction with speed = 50% of max speed*/
    22ba:	80 e0       	ldi	r24, 0x00	; 0
    22bc:	62 e3       	ldi	r22, 0x32	; 50
    22be:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <DcMotor_Rotate>
    22c2:	17 c0       	rjmp	.+46     	; 0x22f2 <main+0x104>
		}
		else if((Temp >90) && (Temp <= 120)){
    22c4:	89 81       	ldd	r24, Y+1	; 0x01
    22c6:	8b 35       	cpi	r24, 0x5B	; 91
    22c8:	60 f0       	brcs	.+24     	; 0x22e2 <main+0xf4>
    22ca:	89 81       	ldd	r24, Y+1	; 0x01
    22cc:	89 37       	cpi	r24, 0x79	; 121
    22ce:	48 f4       	brcc	.+18     	; 0x22e2 <main+0xf4>
			LCD_displayString("On ");
    22d0:	8c e6       	ldi	r24, 0x6C	; 108
    22d2:	90 e0       	ldi	r25, 0x00	; 0
    22d4:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
			DcMotor_Rotate(CW,75);/* DC-motor rotates in clockwise direction with speed = 75% of max speed*/
    22d8:	80 e0       	ldi	r24, 0x00	; 0
    22da:	6b e4       	ldi	r22, 0x4B	; 75
    22dc:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <DcMotor_Rotate>
    22e0:	08 c0       	rjmp	.+16     	; 0x22f2 <main+0x104>
		}
		else
		{
			LCD_displayString("On ");
    22e2:	8c e6       	ldi	r24, 0x6C	; 108
    22e4:	90 e0       	ldi	r25, 0x00	; 0
    22e6:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
			DcMotor_Rotate(CW,100);/*DC-motor rotates in clockwise direction with speed = 100% of max speed*/
    22ea:	80 e0       	ldi	r24, 0x00	; 0
    22ec:	64 e6       	ldi	r22, 0x64	; 100
    22ee:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <DcMotor_Rotate>
		}

		LCD_moveCursor(1,3);
    22f2:	81 e0       	ldi	r24, 0x01	; 1
    22f4:	63 e0       	ldi	r22, 0x03	; 3
    22f6:	0e 94 a9 0b 	call	0x1752	; 0x1752 <LCD_moveCursor>
		LCD_displayString("Temp = ");
    22fa:	80 e7       	ldi	r24, 0x70	; 112
    22fc:	90 e0       	ldi	r25, 0x00	; 0
    22fe:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
		LCD_intgerToString(Temp);
    2302:	89 81       	ldd	r24, Y+1	; 0x01
    2304:	88 2f       	mov	r24, r24
    2306:	90 e0       	ldi	r25, 0x00	; 0
    2308:	a0 e0       	ldi	r26, 0x00	; 0
    230a:	b0 e0       	ldi	r27, 0x00	; 0
    230c:	bc 01       	movw	r22, r24
    230e:	cd 01       	movw	r24, r26
    2310:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <LCD_intgerToString>
		LCD_displayString("C ");
    2314:	88 e7       	ldi	r24, 0x78	; 120
    2316:	90 e0       	ldi	r25, 0x00	; 0
    2318:	0e 94 80 0b 	call	0x1700	; 0x1700 <LCD_displayString>
    231c:	a2 cf       	rjmp	.-188    	; 0x2262 <main+0x74>

0000231e <PWM_Timer0_Start>:
#include "avr/io.h"
/* Description :
 * Make PWM with Duty cycle to the passed Parameter
 */

void PWM_Timer0_Start(uint8 duty_cycle){
    231e:	df 93       	push	r29
    2320:	cf 93       	push	r28
    2322:	0f 92       	push	r0
    2324:	cd b7       	in	r28, 0x3d	; 61
    2326:	de b7       	in	r29, 0x3e	; 62
    2328:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = 0; // Set Timer Initial Value to 0
    232a:	e2 e5       	ldi	r30, 0x52	; 82
    232c:	f0 e0       	ldi	r31, 0x00	; 0
    232e:	10 82       	st	Z, r1
	/* the equation to  convert the percantage to the number which will be put into the register*/
	duty_cycle=(duty_cycle/100.0)* MAX_NO_OF_TICKS;
    2330:	89 81       	ldd	r24, Y+1	; 0x01
    2332:	88 2f       	mov	r24, r24
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	aa 27       	eor	r26, r26
    2338:	97 fd       	sbrc	r25, 7
    233a:	a0 95       	com	r26
    233c:	ba 2f       	mov	r27, r26
    233e:	bc 01       	movw	r22, r24
    2340:	cd 01       	movw	r24, r26
    2342:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    2346:	dc 01       	movw	r26, r24
    2348:	cb 01       	movw	r24, r22
    234a:	bc 01       	movw	r22, r24
    234c:	cd 01       	movw	r24, r26
    234e:	20 e0       	ldi	r18, 0x00	; 0
    2350:	30 e0       	ldi	r19, 0x00	; 0
    2352:	48 ec       	ldi	r20, 0xC8	; 200
    2354:	52 e4       	ldi	r21, 0x42	; 66
    2356:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    235a:	dc 01       	movw	r26, r24
    235c:	cb 01       	movw	r24, r22
    235e:	bc 01       	movw	r22, r24
    2360:	cd 01       	movw	r24, r26
    2362:	20 e0       	ldi	r18, 0x00	; 0
    2364:	30 e0       	ldi	r19, 0x00	; 0
    2366:	4f e7       	ldi	r20, 0x7F	; 127
    2368:	53 e4       	ldi	r21, 0x43	; 67
    236a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    236e:	dc 01       	movw	r26, r24
    2370:	cb 01       	movw	r24, r22
    2372:	bc 01       	movw	r22, r24
    2374:	cd 01       	movw	r24, r26
    2376:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    237a:	dc 01       	movw	r26, r24
    237c:	cb 01       	movw	r24, r22
    237e:	89 83       	std	Y+1, r24	; 0x01


	OCR0  = duty_cycle; // Set Compare Value
    2380:	ec e5       	ldi	r30, 0x5C	; 92
    2382:	f0 e0       	ldi	r31, 0x00	; 0
    2384:	89 81       	ldd	r24, Y+1	; 0x01
    2386:	80 83       	st	Z, r24

	DDRB  = DDRB | (1<<PB3); // Configure PB3/OC0 as output pin --> pin where the PWM signal is generated from MC
    2388:	a7 e3       	ldi	r26, 0x37	; 55
    238a:	b0 e0       	ldi	r27, 0x00	; 0
    238c:	e7 e3       	ldi	r30, 0x37	; 55
    238e:	f0 e0       	ldi	r31, 0x00	; 0
    2390:	80 81       	ld	r24, Z
    2392:	88 60       	ori	r24, 0x08	; 8
    2394:	8c 93       	st	X, r24
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    2396:	e3 e5       	ldi	r30, 0x53	; 83
    2398:	f0 e0       	ldi	r31, 0x00	; 0
    239a:	8a e6       	ldi	r24, 0x6A	; 106
    239c:	80 83       	st	Z, r24
}
    239e:	0f 90       	pop	r0
    23a0:	cf 91       	pop	r28
    23a2:	df 91       	pop	r29
    23a4:	08 95       	ret

000023a6 <__mulsi3>:
    23a6:	62 9f       	mul	r22, r18
    23a8:	d0 01       	movw	r26, r0
    23aa:	73 9f       	mul	r23, r19
    23ac:	f0 01       	movw	r30, r0
    23ae:	82 9f       	mul	r24, r18
    23b0:	e0 0d       	add	r30, r0
    23b2:	f1 1d       	adc	r31, r1
    23b4:	64 9f       	mul	r22, r20
    23b6:	e0 0d       	add	r30, r0
    23b8:	f1 1d       	adc	r31, r1
    23ba:	92 9f       	mul	r25, r18
    23bc:	f0 0d       	add	r31, r0
    23be:	83 9f       	mul	r24, r19
    23c0:	f0 0d       	add	r31, r0
    23c2:	74 9f       	mul	r23, r20
    23c4:	f0 0d       	add	r31, r0
    23c6:	65 9f       	mul	r22, r21
    23c8:	f0 0d       	add	r31, r0
    23ca:	99 27       	eor	r25, r25
    23cc:	72 9f       	mul	r23, r18
    23ce:	b0 0d       	add	r27, r0
    23d0:	e1 1d       	adc	r30, r1
    23d2:	f9 1f       	adc	r31, r25
    23d4:	63 9f       	mul	r22, r19
    23d6:	b0 0d       	add	r27, r0
    23d8:	e1 1d       	adc	r30, r1
    23da:	f9 1f       	adc	r31, r25
    23dc:	bd 01       	movw	r22, r26
    23de:	cf 01       	movw	r24, r30
    23e0:	11 24       	eor	r1, r1
    23e2:	08 95       	ret

000023e4 <__prologue_saves__>:
    23e4:	2f 92       	push	r2
    23e6:	3f 92       	push	r3
    23e8:	4f 92       	push	r4
    23ea:	5f 92       	push	r5
    23ec:	6f 92       	push	r6
    23ee:	7f 92       	push	r7
    23f0:	8f 92       	push	r8
    23f2:	9f 92       	push	r9
    23f4:	af 92       	push	r10
    23f6:	bf 92       	push	r11
    23f8:	cf 92       	push	r12
    23fa:	df 92       	push	r13
    23fc:	ef 92       	push	r14
    23fe:	ff 92       	push	r15
    2400:	0f 93       	push	r16
    2402:	1f 93       	push	r17
    2404:	cf 93       	push	r28
    2406:	df 93       	push	r29
    2408:	cd b7       	in	r28, 0x3d	; 61
    240a:	de b7       	in	r29, 0x3e	; 62
    240c:	ca 1b       	sub	r28, r26
    240e:	db 0b       	sbc	r29, r27
    2410:	0f b6       	in	r0, 0x3f	; 63
    2412:	f8 94       	cli
    2414:	de bf       	out	0x3e, r29	; 62
    2416:	0f be       	out	0x3f, r0	; 63
    2418:	cd bf       	out	0x3d, r28	; 61
    241a:	09 94       	ijmp

0000241c <__epilogue_restores__>:
    241c:	2a 88       	ldd	r2, Y+18	; 0x12
    241e:	39 88       	ldd	r3, Y+17	; 0x11
    2420:	48 88       	ldd	r4, Y+16	; 0x10
    2422:	5f 84       	ldd	r5, Y+15	; 0x0f
    2424:	6e 84       	ldd	r6, Y+14	; 0x0e
    2426:	7d 84       	ldd	r7, Y+13	; 0x0d
    2428:	8c 84       	ldd	r8, Y+12	; 0x0c
    242a:	9b 84       	ldd	r9, Y+11	; 0x0b
    242c:	aa 84       	ldd	r10, Y+10	; 0x0a
    242e:	b9 84       	ldd	r11, Y+9	; 0x09
    2430:	c8 84       	ldd	r12, Y+8	; 0x08
    2432:	df 80       	ldd	r13, Y+7	; 0x07
    2434:	ee 80       	ldd	r14, Y+6	; 0x06
    2436:	fd 80       	ldd	r15, Y+5	; 0x05
    2438:	0c 81       	ldd	r16, Y+4	; 0x04
    243a:	1b 81       	ldd	r17, Y+3	; 0x03
    243c:	aa 81       	ldd	r26, Y+2	; 0x02
    243e:	b9 81       	ldd	r27, Y+1	; 0x01
    2440:	ce 0f       	add	r28, r30
    2442:	d1 1d       	adc	r29, r1
    2444:	0f b6       	in	r0, 0x3f	; 63
    2446:	f8 94       	cli
    2448:	de bf       	out	0x3e, r29	; 62
    244a:	0f be       	out	0x3f, r0	; 63
    244c:	cd bf       	out	0x3d, r28	; 61
    244e:	ed 01       	movw	r28, r26
    2450:	08 95       	ret

00002452 <itoa>:
    2452:	fb 01       	movw	r30, r22
    2454:	9f 01       	movw	r18, r30
    2456:	e8 94       	clt
    2458:	42 30       	cpi	r20, 0x02	; 2
    245a:	c4 f0       	brlt	.+48     	; 0x248c <itoa+0x3a>
    245c:	45 32       	cpi	r20, 0x25	; 37
    245e:	b4 f4       	brge	.+44     	; 0x248c <itoa+0x3a>
    2460:	4a 30       	cpi	r20, 0x0A	; 10
    2462:	29 f4       	brne	.+10     	; 0x246e <itoa+0x1c>
    2464:	97 fb       	bst	r25, 7
    2466:	1e f4       	brtc	.+6      	; 0x246e <itoa+0x1c>
    2468:	90 95       	com	r25
    246a:	81 95       	neg	r24
    246c:	9f 4f       	sbci	r25, 0xFF	; 255
    246e:	64 2f       	mov	r22, r20
    2470:	77 27       	eor	r23, r23
    2472:	0e 94 5a 12 	call	0x24b4	; 0x24b4 <__udivmodhi4>
    2476:	80 5d       	subi	r24, 0xD0	; 208
    2478:	8a 33       	cpi	r24, 0x3A	; 58
    247a:	0c f0       	brlt	.+2      	; 0x247e <itoa+0x2c>
    247c:	89 5d       	subi	r24, 0xD9	; 217
    247e:	81 93       	st	Z+, r24
    2480:	cb 01       	movw	r24, r22
    2482:	00 97       	sbiw	r24, 0x00	; 0
    2484:	a1 f7       	brne	.-24     	; 0x246e <itoa+0x1c>
    2486:	16 f4       	brtc	.+4      	; 0x248c <itoa+0x3a>
    2488:	5d e2       	ldi	r21, 0x2D	; 45
    248a:	51 93       	st	Z+, r21
    248c:	10 82       	st	Z, r1
    248e:	c9 01       	movw	r24, r18
    2490:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <strrev>

00002494 <strrev>:
    2494:	dc 01       	movw	r26, r24
    2496:	fc 01       	movw	r30, r24
    2498:	67 2f       	mov	r22, r23
    249a:	71 91       	ld	r23, Z+
    249c:	77 23       	and	r23, r23
    249e:	e1 f7       	brne	.-8      	; 0x2498 <strrev+0x4>
    24a0:	32 97       	sbiw	r30, 0x02	; 2
    24a2:	04 c0       	rjmp	.+8      	; 0x24ac <strrev+0x18>
    24a4:	7c 91       	ld	r23, X
    24a6:	6d 93       	st	X+, r22
    24a8:	70 83       	st	Z, r23
    24aa:	62 91       	ld	r22, -Z
    24ac:	ae 17       	cp	r26, r30
    24ae:	bf 07       	cpc	r27, r31
    24b0:	c8 f3       	brcs	.-14     	; 0x24a4 <strrev+0x10>
    24b2:	08 95       	ret

000024b4 <__udivmodhi4>:
    24b4:	aa 1b       	sub	r26, r26
    24b6:	bb 1b       	sub	r27, r27
    24b8:	51 e1       	ldi	r21, 0x11	; 17
    24ba:	07 c0       	rjmp	.+14     	; 0x24ca <__udivmodhi4_ep>

000024bc <__udivmodhi4_loop>:
    24bc:	aa 1f       	adc	r26, r26
    24be:	bb 1f       	adc	r27, r27
    24c0:	a6 17       	cp	r26, r22
    24c2:	b7 07       	cpc	r27, r23
    24c4:	10 f0       	brcs	.+4      	; 0x24ca <__udivmodhi4_ep>
    24c6:	a6 1b       	sub	r26, r22
    24c8:	b7 0b       	sbc	r27, r23

000024ca <__udivmodhi4_ep>:
    24ca:	88 1f       	adc	r24, r24
    24cc:	99 1f       	adc	r25, r25
    24ce:	5a 95       	dec	r21
    24d0:	a9 f7       	brne	.-22     	; 0x24bc <__udivmodhi4_loop>
    24d2:	80 95       	com	r24
    24d4:	90 95       	com	r25
    24d6:	bc 01       	movw	r22, r24
    24d8:	cd 01       	movw	r24, r26
    24da:	08 95       	ret

000024dc <_exit>:
    24dc:	f8 94       	cli

000024de <__stop_program>:
    24de:	ff cf       	rjmp	.-2      	; 0x24de <__stop_program>
