TimeQuest Timing Analyzer report for UA3REO
Sun Oct 21 19:33:42 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 36. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; UA3REO                                                           ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE22E22C8                                                     ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.6%      ;
;     Processor 3            ;  13.6%      ;
;     Processor 4            ;  10.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC.sdc       ; OK     ; Sun Oct 21 19:33:39 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+
; clk_sys                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                          ; { clk_sys }                                                ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz  ; 0.000 ; 10.416  ; 50.00      ; 25        ; 24          ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 520.833 ; 1.92 MHz  ; 0.000 ; 260.416 ; 50.00      ; 625       ; 24          ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 37.61 MHz ; 37.61 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 88.9 MHz  ; 88.9 MHz        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.584  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 17.286 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.501 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.927   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.974   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.110 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 9.584  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.827     ;
; 9.614  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.786     ;
; 9.631  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.768     ;
; 9.644  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.756     ;
; 9.651  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.760     ;
; 9.661  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.738     ;
; 9.664  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.747     ;
; 9.690  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.715     ;
; 9.698  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.707     ;
; 9.710  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.695     ;
; 9.718  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.687     ;
; 9.720  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.685     ;
; 9.728  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.677     ;
; 9.730  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.681     ;
; 9.731  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.680     ;
; 9.732  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.419     ; 10.683     ;
; 9.740  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.665     ;
; 9.748  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.657     ;
; 9.760  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.640     ;
; 9.763  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.637     ;
; 9.777  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.622     ;
; 9.790  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.610     ;
; 9.793  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.607     ;
; 9.793  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.425     ; 10.616     ;
; 9.797  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.614     ;
; 9.804  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.595     ;
; 9.807  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.592     ;
; 9.810  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.601     ;
; 9.811  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.594     ;
; 9.814  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.591     ;
; 9.814  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.591     ;
; 9.823  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.425     ; 10.586     ;
; 9.834  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.565     ;
; 9.836  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.569     ;
; 9.841  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.564     ;
; 9.844  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.561     ;
; 9.844  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.561     ;
; 9.844  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.561     ;
; 9.856  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.549     ;
; 9.864  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.541     ;
; 9.866  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.539     ;
; 9.874  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.531     ;
; 9.876  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.535     ;
; 9.877  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.534     ;
; 9.878  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.419     ; 10.537     ;
; 9.886  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.519     ;
; 9.894  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.511     ;
; 9.906  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.494     ;
; 9.908  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.419     ; 10.507     ;
; 9.909  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.491     ;
; 9.915  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.421     ; 10.498     ;
; 9.923  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.476     ;
; 9.925  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.430     ; 10.479     ;
; 9.936  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.464     ;
; 9.939  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.461     ;
; 9.939  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.425     ; 10.470     ;
; 9.943  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.468     ;
; 9.950  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.449     ;
; 9.953  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.446     ;
; 9.956  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.455     ;
; 9.957  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.448     ;
; 9.960  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.445     ;
; 9.960  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.445     ;
; 9.969  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.425     ; 10.440     ;
; 9.980  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.419     ;
; 9.982  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.421     ; 10.431     ;
; 9.982  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.423     ;
; 9.987  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.418     ;
; 9.990  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.415     ;
; 9.990  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.415     ;
; 9.990  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.415     ;
; 9.992  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.430     ; 10.412     ;
; 9.992  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.421     ; 10.421     ;
; 10.002 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.403     ;
; 10.010 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.395     ;
; 10.012 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.393     ;
; 10.019 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.419     ; 10.396     ;
; 10.020 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.385     ;
; 10.022 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.389     ;
; 10.023 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.388     ;
; 10.024 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.419     ; 10.391     ;
; 10.032 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.373     ;
; 10.040 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.365     ;
; 10.052 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.348     ;
; 10.054 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.419     ; 10.361     ;
; 10.055 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.345     ;
; 10.056 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.343     ;
; 10.059 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.421     ; 10.354     ;
; 10.061 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.421     ; 10.352     ;
; 10.063 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.423     ; 10.348     ;
; 10.069 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.330     ;
; 10.071 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.430     ; 10.333     ;
; 10.073 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.419     ; 10.342     ;
; 10.074 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.325     ;
; 10.076 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.323     ;
; 10.082 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.318     ;
; 10.082 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[10]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.429     ; 10.323     ;
; 10.085 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.434     ; 10.315     ;
; 10.085 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.425     ; 10.324     ;
; 10.086 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.435     ; 10.313     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 17.286  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.509     ; 3.047      ;
; 17.314  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.515     ; 3.013      ;
; 17.361  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 2.977      ;
; 17.361  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.508     ; 2.973      ;
; 17.412  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 2.926      ;
; 17.440  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.508     ; 2.894      ;
; 17.534  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.499     ; 2.809      ;
; 17.655  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.500     ; 2.687      ;
; 17.673  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.495     ; 2.674      ;
; 17.682  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.495     ; 2.665      ;
; 17.684  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 2.652      ;
; 17.735  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.503     ; 2.604      ;
; 17.751  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.500     ; 2.591      ;
; 17.761  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 2.577      ;
; 17.822  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 2.514      ;
; 17.838  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.494     ; 2.510      ;
; 17.847  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.499     ; 2.496      ;
; 17.895  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 2.441      ;
; 17.977  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 2.363      ;
; 18.008  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 2.328      ;
; 18.036  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.495     ; 2.311      ;
; 18.048  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.501     ; 2.293      ;
; 18.137  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 2.199      ;
; 18.164  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.503     ; 2.175      ;
; 18.273  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 2.067      ;
; 18.531  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.494     ; 1.817      ;
; 18.564  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.494     ; 1.784      ;
; 18.802  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 1.522      ;
; 18.813  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.521     ; 1.508      ;
; 18.852  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 1.472      ;
; 18.993  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 1.331      ;
; 19.192  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 1.132      ;
; 494.247 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 26.467     ;
; 494.393 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 26.321     ;
; 494.423 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 26.291     ;
; 494.539 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 26.175     ;
; 494.569 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 26.145     ;
; 494.685 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 26.029     ;
; 494.715 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.999     ;
; 494.831 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.883     ;
; 494.861 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.853     ;
; 494.977 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.737     ;
; 495.007 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.707     ;
; 495.123 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.591     ;
; 495.153 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.561     ;
; 495.269 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.445     ;
; 495.299 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.415     ;
; 495.417 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 25.299     ;
; 495.447 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 25.269     ;
; 495.563 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 25.153     ;
; 495.583 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 25.131     ;
; 495.593 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 25.123     ;
; 495.709 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 25.007     ;
; 495.729 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.985     ;
; 495.739 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.977     ;
; 495.759 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.955     ;
; 495.855 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.861     ;
; 495.875 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.839     ;
; 495.885 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.831     ;
; 495.905 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.809     ;
; 496.001 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[5]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.715     ;
; 496.021 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.693     ;
; 496.031 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[6]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.685     ;
; 496.051 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.663     ;
; 496.167 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.547     ;
; 496.197 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.517     ;
; 496.206 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[4]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.510     ;
; 496.241 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[3]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.475     ;
; 496.313 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.401     ;
; 496.343 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.371     ;
; 496.387 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[1]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.329     ;
; 496.417 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[2]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 24.299     ;
; 496.459 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.255     ;
; 496.489 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.225     ;
; 496.605 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.109     ;
; 496.635 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.120     ; 24.079     ;
; 496.753 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.963     ;
; 496.783 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.933     ;
; 496.899 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.817     ;
; 496.929 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.787     ;
; 496.966 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.757     ;
; 497.019 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.704     ;
; 497.045 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.671     ;
; 497.067 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[0]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.649     ;
; 497.075 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.641     ;
; 497.112 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.611     ;
; 497.165 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.558     ;
; 497.191 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.525     ;
; 497.221 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.495     ;
; 497.258 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.465     ;
; 497.311 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.412     ;
; 497.337 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[5]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.379     ;
; 497.367 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[6]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.349     ;
; 497.404 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.319     ;
; 497.457 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.266     ;
; 497.542 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[4]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.174     ;
; 497.550 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.173     ;
; 497.577 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[3]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.118     ; 23.139     ;
; 497.603 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.120     ;
; 497.696 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.111     ; 23.027     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.138      ;
; 0.404 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.140      ;
; 0.405 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.141      ;
; 0.407 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.143      ;
; 0.410 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.146      ;
; 0.411 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.144      ;
; 0.413 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.149      ;
; 0.413 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.149      ;
; 0.414 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.150      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.154      ;
; 0.419 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.155      ;
; 0.421 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.155      ;
; 0.424 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.156      ;
; 0.424 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.157      ;
; 0.425 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.158      ;
; 0.426 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.158      ;
; 0.428 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.161      ;
; 0.429 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.161      ;
; 0.429 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.162      ;
; 0.431 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.163      ;
; 0.432 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.164      ;
; 0.432 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.166      ;
; 0.434 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.170      ;
; 0.435 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[10]                                                                                                                                                  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.162      ;
; 0.435 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.167      ;
; 0.436 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.168      ;
; 0.436 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.170      ;
; 0.436 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.172      ;
; 0.436 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.172      ;
; 0.437 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.169      ;
; 0.437 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.170      ;
; 0.437 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.170      ;
; 0.439 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.165      ;
; 0.439 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.171      ;
; 0.439 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.172      ;
; 0.440 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.172      ;
; 0.440 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.172      ;
; 0.441 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.173      ;
; 0.441 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.174      ;
; 0.442 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.168      ;
; 0.442 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.174      ;
; 0.442 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.174      ;
; 0.442 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.175      ;
; 0.442 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.169      ;
; 0.442 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.178      ;
; 0.443 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.175      ;
; 0.445 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.177      ;
; 0.445 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.179      ;
; 0.446 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.178      ;
; 0.446 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.178      ;
; 0.447 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.179      ;
; 0.448 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.180      ;
; 0.448 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.180      ;
; 0.451 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.184      ;
; 0.453 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.185      ;
; 0.453 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.186      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.186      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.187      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.187      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.187      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][11] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][10] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][12] ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[20]            ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[12][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[13][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 40.31 MHz ; 40.31 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 96.3 MHz  ; 96.3 MHz        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.449 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 17.520 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.385 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.470 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.937   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.987   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.111 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 10.449 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 10.009     ;
; 10.505 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.943      ;
; 10.527 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.922      ;
; 10.531 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.927      ;
; 10.544 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.904      ;
; 10.566 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.883      ;
; 10.575 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.883      ;
; 10.599 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.855      ;
; 10.605 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.849      ;
; 10.607 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.374     ; 9.854      ;
; 10.614 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.844      ;
; 10.617 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.837      ;
; 10.630 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.824      ;
; 10.631 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.817      ;
; 10.638 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.816      ;
; 10.644 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.810      ;
; 10.653 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.796      ;
; 10.656 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.798      ;
; 10.657 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.801      ;
; 10.659 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.789      ;
; 10.669 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.785      ;
; 10.670 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.778      ;
; 10.684 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.765      ;
; 10.686 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.771      ;
; 10.692 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.757      ;
; 10.696 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.762      ;
; 10.698 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.750      ;
; 10.701 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.757      ;
; 10.722 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.732      ;
; 10.723 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.726      ;
; 10.724 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.730      ;
; 10.725 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.732      ;
; 10.725 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.729      ;
; 10.727 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.727      ;
; 10.731 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.723      ;
; 10.733 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.374     ; 9.728      ;
; 10.740 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.718      ;
; 10.743 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.711      ;
; 10.756 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.698      ;
; 10.757 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.691      ;
; 10.761 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.693      ;
; 10.763 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.691      ;
; 10.764 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.690      ;
; 10.766 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.688      ;
; 10.770 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.684      ;
; 10.772 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.374     ; 9.689      ;
; 10.776 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.376     ; 9.683      ;
; 10.779 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.385     ; 9.671      ;
; 10.779 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.670      ;
; 10.782 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.672      ;
; 10.783 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.675      ;
; 10.785 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.663      ;
; 10.795 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.659      ;
; 10.796 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.652      ;
; 10.810 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.639      ;
; 10.812 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.645      ;
; 10.818 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.631      ;
; 10.822 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.636      ;
; 10.824 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.624      ;
; 10.827 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.631      ;
; 10.848 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.606      ;
; 10.849 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.600      ;
; 10.850 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.376     ; 9.609      ;
; 10.850 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.604      ;
; 10.851 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.606      ;
; 10.851 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.603      ;
; 10.853 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.601      ;
; 10.857 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.597      ;
; 10.859 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.374     ; 9.602      ;
; 10.866 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.592      ;
; 10.869 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.585      ;
; 10.882 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.572      ;
; 10.883 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.565      ;
; 10.887 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.567      ;
; 10.889 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.565      ;
; 10.890 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.564      ;
; 10.892 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.374     ; 9.569      ;
; 10.892 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.562      ;
; 10.896 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.558      ;
; 10.898 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.374     ; 9.563      ;
; 10.901 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.557      ;
; 10.902 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.376     ; 9.557      ;
; 10.905 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.385     ; 9.545      ;
; 10.905 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.544      ;
; 10.908 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.546      ;
; 10.909 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.549      ;
; 10.911 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.537      ;
; 10.921 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.381     ; 9.533      ;
; 10.922 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.526      ;
; 10.936 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.513      ;
; 10.938 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.378     ; 9.519      ;
; 10.941 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.376     ; 9.518      ;
; 10.944 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.385     ; 9.506      ;
; 10.944 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.505      ;
; 10.948 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[1]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.374     ; 9.513      ;
; 10.948 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.510      ;
; 10.949 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.500      ;
; 10.949 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.386     ; 9.500      ;
; 10.950 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.387     ; 9.498      ;
; 10.953 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.377     ; 9.505      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 17.520  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 2.880      ;
; 17.549  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.449     ; 2.845      ;
; 17.579  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.441     ; 2.823      ;
; 17.584  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 2.822      ;
; 17.613  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 2.792      ;
; 17.644  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.442     ; 2.757      ;
; 17.743  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.667      ;
; 17.873  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.434     ; 2.536      ;
; 17.875  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.429     ; 2.539      ;
; 17.892  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.429     ; 2.522      ;
; 17.906  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.440     ; 2.497      ;
; 17.952  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.458      ;
; 17.964  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.436     ; 2.443      ;
; 17.967  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 2.439      ;
; 18.021  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 2.383      ;
; 18.025  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.428     ; 2.390      ;
; 18.038  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.372      ;
; 18.089  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 2.315      ;
; 18.169  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.436     ; 2.238      ;
; 18.186  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 2.218      ;
; 18.226  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.435     ; 2.182      ;
; 18.229  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.429     ; 2.185      ;
; 18.304  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 2.100      ;
; 18.344  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 2.062      ;
; 18.455  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.436     ; 1.952      ;
; 18.683  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.428     ; 1.732      ;
; 18.726  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.428     ; 1.689      ;
; 18.961  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 1.434      ;
; 18.966  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.450     ; 1.427      ;
; 19.014  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 1.381      ;
; 19.156  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 1.239      ;
; 19.331  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 1.064      ;
; 496.023 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.708     ;
; 496.149 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.582     ;
; 496.188 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.543     ;
; 496.275 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.456     ;
; 496.314 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.417     ;
; 496.401 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.330     ;
; 496.440 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.291     ;
; 496.527 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.204     ;
; 496.566 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.165     ;
; 496.653 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.078     ;
; 496.692 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 24.039     ;
; 496.779 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.952     ;
; 496.818 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.913     ;
; 496.905 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.826     ;
; 496.944 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.787     ;
; 497.011 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.720     ;
; 497.030 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.700     ;
; 497.069 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.661     ;
; 497.137 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.594     ;
; 497.156 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.574     ;
; 497.176 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.555     ;
; 497.195 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.535     ;
; 497.263 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.468     ;
; 497.282 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.448     ;
; 497.302 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.429     ;
; 497.321 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.409     ;
; 497.389 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.342     ;
; 497.408 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.322     ;
; 497.428 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.303     ;
; 497.447 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.283     ;
; 497.515 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.216     ;
; 497.534 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[5]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.196     ;
; 497.554 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.177     ;
; 497.573 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[6]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 23.157     ;
; 497.641 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.090     ;
; 497.680 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 23.051     ;
; 497.767 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 22.964     ;
; 497.793 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[3]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.937     ;
; 497.806 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 22.925     ;
; 497.832 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[4]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.898     ;
; 497.893 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 22.838     ;
; 497.919 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[1]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.811     ;
; 497.932 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.104     ; 22.799     ;
; 497.958 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[2]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.772     ;
; 498.018 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.712     ;
; 498.057 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.673     ;
; 498.144 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.586     ;
; 498.183 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.547     ;
; 498.270 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.460     ;
; 498.309 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.421     ;
; 498.396 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.334     ;
; 498.435 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.295     ;
; 498.522 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[5]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.208     ;
; 498.526 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[0]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.204     ;
; 498.561 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[6]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 22.169     ;
; 498.641 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 22.095     ;
; 498.767 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.969     ;
; 498.781 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[3]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 21.949     ;
; 498.806 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.930     ;
; 498.820 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[4]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 21.910     ;
; 498.893 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.843     ;
; 498.907 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[1]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 21.823     ;
; 498.932 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.804     ;
; 498.946 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[2]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.105     ; 21.784     ;
; 499.019 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.717     ;
; 499.058 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.678     ;
; 499.145 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.591     ;
; 499.184 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.099     ; 21.552     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.385 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.041      ;
; 0.389 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.045      ;
; 0.389 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.045      ;
; 0.390 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.046      ;
; 0.393 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.049      ;
; 0.394 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.050      ;
; 0.395 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.047      ;
; 0.396 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.052      ;
; 0.397 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.053      ;
; 0.400 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.056      ;
; 0.401 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.057      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                               ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.405 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.058      ;
; 0.408 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.061      ;
; 0.409 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.061      ;
; 0.410 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.063      ;
; 0.411 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.063      ;
; 0.411 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.063      ;
; 0.413 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.065      ;
; 0.413 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.065      ;
; 0.414 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[10]                                                                                                                                                  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.061      ;
; 0.414 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.070      ;
; 0.415 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.067      ;
; 0.415 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.071      ;
; 0.416 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.069      ;
; 0.417 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.064      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|rd_ptr_lsb                     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|rd_ptr_lsb                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.071      ;
; 0.418 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|rd_ptr_lsb                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.070      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|rd_ptr_lsb                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|rd_ptr_lsb                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.070      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.070      ;
; 0.418 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|rd_ptr_lsb                                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|rd_ptr_lsb                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[20]            ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][11] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][12] ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[30]            ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][10] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 15.731 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 19.204 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.137 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.191 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.585   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.164  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.200 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 15.731 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.888      ;
; 15.735 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.884      ;
; 15.787 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.832      ;
; 15.791 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.828      ;
; 15.799 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.820      ;
; 15.803 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.816      ;
; 15.844 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.769      ;
; 15.855 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.764      ;
; 15.857 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.755      ;
; 15.859 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.760      ;
; 15.867 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.752      ;
; 15.871 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.748      ;
; 15.879 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.734      ;
; 15.893 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.720      ;
; 15.904 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.709      ;
; 15.908 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.705      ;
; 15.908 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.705      ;
; 15.912 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.701      ;
; 15.918 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.694      ;
; 15.921 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.691      ;
; 15.923 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.696      ;
; 15.925 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.687      ;
; 15.927 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.692      ;
; 15.935 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.684      ;
; 15.939 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.680      ;
; 15.940 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.673      ;
; 15.943 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.670      ;
; 15.946 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.667      ;
; 15.947 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.674      ;
; 15.947 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.666      ;
; 15.951 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.670      ;
; 15.952 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.661      ;
; 15.953 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.204     ; 4.663      ;
; 15.955 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.666      ;
; 15.955 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.658      ;
; 15.957 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.656      ;
; 15.958 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.203     ; 4.659      ;
; 15.959 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.662      ;
; 15.961 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.652      ;
; 15.962 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.203     ; 4.655      ;
; 15.968 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.645      ;
; 15.972 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.641      ;
; 15.972 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.641      ;
; 15.976 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.637      ;
; 15.976 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.637      ;
; 15.978 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.644      ;
; 15.980 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.633      ;
; 15.982 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.640      ;
; 15.982 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.630      ;
; 15.986 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.626      ;
; 15.989 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.623      ;
; 15.991 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.628      ;
; 15.993 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.619      ;
; 15.995 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.624      ;
; 15.998 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.621      ;
; 16.002 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[11]   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.617      ;
; 16.003 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.616      ;
; 16.004 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.609      ;
; 16.007 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.612      ;
; 16.008 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.605      ;
; 16.010 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.603      ;
; 16.011 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.602      ;
; 16.014 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[4]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.599      ;
; 16.015 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.606      ;
; 16.015 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.598      ;
; 16.016 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.597      ;
; 16.017 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.204     ; 4.599      ;
; 16.019 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.602      ;
; 16.019 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.594      ;
; 16.020 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[5]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.593      ;
; 16.021 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.204     ; 4.595      ;
; 16.023 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.598      ;
; 16.023 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.590      ;
; 16.023 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.596      ;
; 16.025 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.588      ;
; 16.026 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.203     ; 4.591      ;
; 16.027 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.594      ;
; 16.027 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[9]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.592      ;
; 16.029 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[6]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.584      ;
; 16.030 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.203     ; 4.587      ;
; 16.036 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.577      ;
; 16.040 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.573      ;
; 16.040 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[3]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.573      ;
; 16.042 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.579      ;
; 16.044 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.569      ;
; 16.044 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[0]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.569      ;
; 16.046 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.576      ;
; 16.046 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.575      ;
; 16.048 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.565      ;
; 16.050 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|q_a[2]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.198     ; 4.572      ;
; 16.050 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.562      ;
; 16.052 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.203     ; 4.565      ;
; 16.054 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.558      ;
; 16.056 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.203     ; 4.561      ;
; 16.057 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.555      ;
; 16.059 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.562      ;
; 16.059 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.201     ; 4.560      ;
; 16.060 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.207     ; 4.553      ;
; 16.061 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.208     ; 4.551      ;
; 16.063 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_b[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_mady_cen:m0|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.199     ; 4.558      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 19.204  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.244     ; 1.380      ;
; 19.225  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.238     ; 1.365      ;
; 19.228  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.240     ; 1.360      ;
; 19.281  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.308      ;
; 19.283  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.310      ;
; 19.290  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.303      ;
; 19.292  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.232     ; 1.304      ;
; 19.353  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.238      ;
; 19.399  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.195      ;
; 19.411  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.183      ;
; 19.419  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.174      ;
; 19.426  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.174      ;
; 19.428  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.163      ;
; 19.437  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.163      ;
; 19.482  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.118      ;
; 19.483  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.112      ;
; 19.485  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.232     ; 1.111      ;
; 19.505  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.086      ;
; 19.534  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 1.061      ;
; 19.569  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 1.025      ;
; 19.577  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.014      ;
; 19.583  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.008      ;
; 19.605  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.995      ;
; 19.626  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 0.968      ;
; 19.703  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.234     ; 0.891      ;
; 19.820  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.780      ;
; 19.830  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.770      ;
; 19.915  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.242     ; 0.671      ;
; 19.915  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 0.674      ;
; 19.937  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 0.652      ;
; 20.033  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 0.556      ;
; 20.096  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 0.493      ;
; 508.796 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.961     ;
; 508.800 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.957     ;
; 508.864 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.893     ;
; 508.868 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.889     ;
; 508.932 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.825     ;
; 508.936 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.821     ;
; 509.000 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.757     ;
; 509.004 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.753     ;
; 509.068 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.689     ;
; 509.072 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.685     ;
; 509.136 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.621     ;
; 509.140 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.617     ;
; 509.204 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.553     ;
; 509.208 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.549     ;
; 509.272 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.485     ;
; 509.277 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.481     ;
; 509.297 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.460     ;
; 509.301 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.456     ;
; 509.341 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.417     ;
; 509.345 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.413     ;
; 509.365 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.392     ;
; 509.369 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.388     ;
; 509.409 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.349     ;
; 509.413 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.345     ;
; 509.433 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.324     ;
; 509.437 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.320     ;
; 509.477 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.281     ;
; 509.481 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.277     ;
; 509.501 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.256     ;
; 509.505 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.252     ;
; 509.545 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.213     ;
; 509.549 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[6]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.209     ;
; 509.569 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.188     ;
; 509.573 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.184     ;
; 509.613 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[5]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.145     ;
; 509.617 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[4]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.141     ;
; 509.637 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.120     ;
; 509.641 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.116     ;
; 509.705 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.052     ;
; 509.709 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 11.048     ;
; 509.742 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[3]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.016     ;
; 509.746 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[2]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 11.012     ;
; 509.773 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 10.984     ;
; 509.778 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.980     ;
; 509.832 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[1]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.926     ;
; 509.842 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.916     ;
; 509.846 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.912     ;
; 509.910 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[11]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.848     ;
; 509.914 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[10]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.844     ;
; 509.978 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[9]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.780     ;
; 509.982 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[8]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.776     ;
; 510.008 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[0]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.750     ;
; 510.046 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[7]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.712     ;
; 510.050 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[6]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.708     ;
; 510.068 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.695     ;
; 510.072 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.691     ;
; 510.114 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[5]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.644     ;
; 510.118 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[4]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.640     ;
; 510.136 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.627     ;
; 510.140 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.623     ;
; 510.204 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.559     ;
; 510.208 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.555     ;
; 510.243 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[3]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.515     ;
; 510.247 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[2]      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.062     ; 10.511     ;
; 510.272 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.491     ;
; 510.276 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.057     ; 10.487     ;
; 510.294 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 10.463     ;
; 510.298 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.063     ; 10.459     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.137 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.464      ;
; 0.138 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.465      ;
; 0.141 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.469      ;
; 0.144 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][31] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.146 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.151 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[10]                                                                                                                                                  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.477      ;
; 0.154 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[4]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[7]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a8~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][44] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][33] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][37] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][77] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][32] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][74] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][75] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][35] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][47] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][73] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                     ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][76] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][38] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][42] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][72] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a0~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][46] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][30] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                   ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                      ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][40] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.173 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][41] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.173 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][34] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][43] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[0]                                                                                                                                                         ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a4~porta_address_reg0                                                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.505      ;
; 0.174 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.513      ;
; 0.176 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][45] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.500      ;
; 0.177 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.516      ;
; 0.178 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][36] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_datain_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.503      ;
; 0.179 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[5].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][39] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.503      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.191 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][11] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][12] ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[3][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[4][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[31]            ; ciccomp:CICCOMP_I|int_delay_pipe[32]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[20]            ; ciccomp:CICCOMP_I|int_delay_pipe[21]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[13]            ; ciccomp:CICCOMP_I|int_delay_pipe[14]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; ciccomp:CICCOMP_I|int_delay_pipe[9]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][1]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][1]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][3]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][4]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][10] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[12][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[13][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[10][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 9.584  ; 0.137 ; N/A      ; N/A     ; 9.585               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.584  ; 0.137 ; N/A      ; N/A     ; 9.974               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 17.286 ; 0.191 ; N/A      ; N/A     ; 260.110             ;
;  clk_sys                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PREAMP            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------+
; Input Transition Times                                              ;
+------------------+--------------+-----------------+-----------------+
; Pin              ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------+--------------+-----------------+-----------------+
; clk_sys          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STM32_DATA_IN[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_CLK        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_SYNC       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_OTR          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[4]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[5]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[6]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[7]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[8]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[9]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[10]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[11]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 185038   ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1852574  ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 185038   ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1852574  ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 287   ; 287  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; Target                                                 ; Clock                                                  ; Type      ; Status        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; STM32_CLK                                              ;                                                        ; Base      ; Unconstrained ;
; clk_sys                                                ; clk_sys                                                ; Base      ; Constrained   ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Sun Oct 21 19:33:37 2018
Info: Command: quartus_sta UA3REO -c UA3REO
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_sys clk_sys
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|k[5] is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.584
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.584               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.286               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.501               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.927               0.000 clk_sys 
    Info (332119):     9.974               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.110               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|k[5] is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.449               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.520               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.470               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.937               0.000 clk_sys 
    Info (332119):     9.987               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.111               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|k[5] is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.731
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.731               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.204               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.191               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clk_sys 
    Info (332119):    10.164               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.200               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Sun Oct 21 19:33:42 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


