
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xcarril' on host 'picu' (Linux_x86_64 version 5.8.0-38-generic) on Fri Sep 15 10:58:43 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc'
Sourcing Tcl script 'k_kem_enc.tcl'
INFO: [HLS 200-1510] Running: open_project k_kem_enc 
INFO: [HLS 200-10] Creating and opening project '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc'.
INFO: [HLS 200-1510] Running: set_top k_kem_enc 
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp -cflags  -D KYBER_K=4 -I /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xinclude/kernel.hpp -cflags  -D KYBER_K=4 -I /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xinclude/kernel.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -fifo_depth 100 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 100.
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname k_kem_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] Analyzing design file '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp' ... 
WARNING: [HLS 207-5551] unexpected pragma argument 'End Of Pramga Line', expects '=' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:128:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1505:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1506:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1508:39)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1509:42)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1515:43)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1525:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1529:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1531:45)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1539:44)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1540:38)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1550:48)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1558:46)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1574:29)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1575:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.98 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.56 seconds; current allocated memory: 211.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1231_4' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1231:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1312_6' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1312:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_436_2' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:436:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_417_2' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:417:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_2' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:267:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1231_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1231:21) in function 'compress' completely with a factor of 8 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1312_6' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1312:21) in function 'compress' completely with a factor of 8 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1223:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1032_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1032:36) in function 'gen_at' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1037_6' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1037:40) in function 'gen_at' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1039_7' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1039:21) in function 'gen_at' completely with a factor of 8 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_870_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:870:27) in function 'gen_at_absorb_init' completely with a factor of 34 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:861:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_864_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:864:27) in function 'gen_at_absorb_init' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:861:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_847_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:847:27) in function 'gen_at_ext_read' completely with a factor of 32 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:844:0)
INFO: [HLS 214-186] Unrolling loop 'squeeze' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:524:9) in function 'kyber_shake' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:490:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_456_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:456:27) in function 'absorb' completely with a factor of 33 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:444:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_450_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:450:20) in function 'absorb' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:444:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_436_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:436:27) in function 'get_key' completely with a factor of 9 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_417_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:417:27) in function 'make_coins' completely with a factor of 32 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:413:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_384_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:384:20) in function 'sha' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:376:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:343:27) in function 'kyber_sha' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:307:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:267:27) in function 'tmp_read' completely with a factor of 8 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:262:0)
INFO: [HLS 214-178] Inlining function 'ntt_butterfly(short*, short*, short)' into 'ntt_layer(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, short, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:718:0)
INFO: [HLS 214-178] Inlining function 'reduce(short)' into 'bar_reduce(hls::stream<short, 0>&, hls::stream<short, 0>&, int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:774:0)
INFO: [HLS 214-178] Inlining function 'gen_at_ext_index(unsigned char*, unsigned int, unsigned int)' into 'gen_at(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<ap_uint<256>, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1011:0)
INFO: [HLS 214-178] Inlining function 'fqmul(short, short)' into 'basemul(short*, short const*, short const*, short)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1082:0)
INFO: [HLS 214-178] Inlining function 'basemul(short*, short const*, short const*, short)' into 'basemul_montgomery(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1092:0)
INFO: [HLS 214-178] Inlining function 'fqmul(short, short)' into 'inv_butterfly(short*, short*, short)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1136:0)
INFO: [HLS 214-178] Inlining function 'inv_butterfly(short*, short*, short)' into 'invntt_layer(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, short, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1153:0)
INFO: [HLS 214-178] Inlining function 'fqmul(short, short)' into 'stream_reverse_fqmul(hls::stream<short, 0>&, hls::stream<short, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1179:0)
INFO: [HLS 214-178] Inlining function 'reduce(short)' into 'add_reduce(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1207:0)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:313:14)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:381:11)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:492:14)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:494:11)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1012:14)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1016:10)
INFO: [HLS 214-248] Applying array_partition to 'snext': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1018:11)
INFO: [HLS 214-248] Applying array_partition to 'extseed': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1020:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'readmem'(/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:243:5) has been inferred on bundle 'gmembuf'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:243:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'readmem'(/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:243:5) has been inferred on bundle 'gmempk'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:243:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'writemem'(/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1338:5) has been inferred on bundle 'gmemct'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1338:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'writemem'(/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1338:5) has been inferred on bundle 'gmemss'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1338:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'make_coins(hls::stream<ap_uint<256>, 0>&, hls::stream<unsigned char, 0>&, unsigned int) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i264.s_struct.ap_uint<264>s' into 'get_key(hls::stream<ap_uint<264>, 0>&, hls::stream<ap_uint<256>, 0>&, unsigned int) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'unpack(hls::stream<short, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<unsigned char, 0>&, unsigned int) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.64 seconds; current allocated memory: 212.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 220.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:388: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 226.777 MB.
INFO: [XFORM 203-510] Pipelining loop 'writemem' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1338) in function 'writemem.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writemem' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1338) in function 'writemem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_801_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'unpack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_810_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'unpack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_reverse_fqmul' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1181) in function 'stream_reverse_fqmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:687) in function 'split<unsigned char>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:687) in function 'split<short>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:687) in function 'split<short>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_785_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'repeat' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_790_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:790) in function 'repeat' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readmem' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:243) in function 'readmem<unsigned char>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readmem' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:243) in function 'readmem<unsigned char>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:720) in function 'ntt_layer.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:720) in function 'ntt_layer.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:720) in function 'ntt_layer.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:720) in function 'ntt_layer.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:720) in function 'ntt_layer.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:720) in function 'ntt_layer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:720) in function 'ntt_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:743) in function 'merge<short>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:743) in function 'merge<short>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_4' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'kyber_sha' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_365_5' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:365) in function 'kyber_sha' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sha1' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'kyber_sha' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1154) in function 'invntt_layer.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1154) in function 'invntt_layer.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1154) in function 'invntt_layer.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1154) in function 'invntt_layer.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1154) in function 'invntt_layer.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1154) in function 'invntt_layer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1154) in function 'invntt_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1067_8' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'gen_at' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1192_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'frommsg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_652_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:652) in function 'cbd2.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_652_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:652) in function 'cbd2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'basemul_montgomery' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1095) in function 'basemul_montgomery' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1119_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'basemul_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bar_reduce' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:776) in function 'bar_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_reduce_1' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'add_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_reduce_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'add_reduce' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_365_5' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:365) in function 'kyber_sha' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1192_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'frommsg' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_652_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:652) in function 'cbd2.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_652_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:652) in function 'cbd2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_366_6' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:366) in function 'kyber_sha' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1197_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1197) in function 'frommsg' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_667_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:667) in function 'cbd2.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_667_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:667) in function 'cbd2' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'k_kem_enc' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1356), detected/extracted 49 process function(s): 
	 'entry_proc'
	 'Block_.split4_proc'
	 'readmem<unsigned char>'
	 'Block_.split46_proc'
	 'readmem<unsigned char>.1'
	 'duplicate<unsigned char>'
	 'duplicate<unsigned char>.1'
	 'kyber_sha'
	 'sha'
	 'Block_.split412_proc'
	 'split<unsigned char>'
	 'make_coins'
	 'get_key'
	 'kyber_shake'
	 'Block_.split417_proc'
	 'cbd2'
	 'cbd2.1'
	 'Block_.split420_proc'
	 'split<short>'
	 'ntt_layer'
	 'ntt_layer.1'
	 'ntt_layer.2'
	 'ntt_layer.3'
	 'ntt_layer.4'
	 'ntt_layer.5'
	 'ntt_layer.6'
	 'merge<short>'
	 'bar_reduce'
	 'repeat'
	 'unpack'
	 'gen_at'
	 'basemul_montgomery'
	 'basemul_add'
	 'Block_.split436_proc'
	 'split<short>.1'
	 'invntt_layer'
	 'invntt_layer.1'
	 'invntt_layer.2'
	 'invntt_layer.3'
	 'invntt_layer.4'
	 'invntt_layer.5'
	 'invntt_layer.6'
	 'merge<short>.1'
	 'stream_reverse_fqmul'
	 'frommsg'
	 'add_reduce'
	 'compress'
	 'writemem'
	 'writemem.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:862:9) to (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:878:1) in function 'gen_at_absorb_init'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:79)...35 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 262.863 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_800_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:808:22) in function 'unpack' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_789_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:789:45) in function 'repeat'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_783_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:783:41) in function 'repeat' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:316:38) in function 'kyber_sha' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1028_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1028:42) in function 'gen_at' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1190_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1190:42) in function 'frommsg'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1228_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1228:41) in function 'compress'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1224_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1224:42) in function 'compress' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1118_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1118:46) in function 'basemul_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1116_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1116:42) in function 'basemul_add'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1208_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1208:42) in function 'add_reduce' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:786:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1122:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1128:28)
WARNING: [HLS 200-1449] Process readmem<unsigned char> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process readmem<unsigned char>.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.9 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.05 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k_kem_enc' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split4_proc' to 'Block_split4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>_Pipeline_readmem' to 'readmem_unsigned_char_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>' to 'readmem_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split46_proc' to 'Block_split46_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.1_Pipeline_readmem' to 'readmem_unsigned_char_1_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.1' to 'readmem_unsigned_char_1'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>_Pipeline_duplicate' to 'duplicate_unsigned_char_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>' to 'duplicate_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>.1_Pipeline_duplicate' to 'duplicate_unsigned_char_1_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>.1' to 'duplicate_unsigned_char_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split412_proc' to 'Block_split412_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<unsigned char>' to 'split_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split417_proc' to 'Block_split417_proc'.
WARNING: [SYN 201-103] Legalizing function name 'cbd2.1' to 'cbd2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split420_proc' to 'Block_split420_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>_Pipeline_stream_split' to 'split_short_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>' to 'split_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1_Pipeline_ntt_layer' to 'ntt_layer_1_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1' to 'ntt_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2_Pipeline_ntt_layer' to 'ntt_layer_2_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2' to 'ntt_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3_Pipeline_ntt_layer' to 'ntt_layer_3_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3' to 'ntt_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4_Pipeline_ntt_layer' to 'ntt_layer_4_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4' to 'ntt_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5_Pipeline_ntt_layer' to 'ntt_layer_5_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5' to 'ntt_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6_Pipeline_ntt_layer' to 'ntt_layer_6_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6' to 'ntt_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>_Pipeline_merge' to 'merge_short_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>' to 'merge_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split436_proc' to 'Block_split436_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.1_Pipeline_stream_split' to 'split_short_1_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.1' to 'split_short_1'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.1_Pipeline_invntt_layer' to 'invntt_layer_1_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.1' to 'invntt_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.2_Pipeline_invntt_layer' to 'invntt_layer_2_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.2' to 'invntt_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.3_Pipeline_invntt_layer' to 'invntt_layer_3_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.3' to 'invntt_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.4_Pipeline_invntt_layer' to 'invntt_layer_4_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.4' to 'invntt_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.5_Pipeline_invntt_layer' to 'invntt_layer_5_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.5' to 'invntt_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.6_Pipeline_invntt_layer' to 'invntt_layer_6_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.6' to 'invntt_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.1_Pipeline_merge' to 'merge_short_1_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.1' to 'merge_short_1'.
WARNING: [SYN 201-103] Legalizing function name 'writemem.1_Pipeline_writemem' to 'writemem_1_Pipeline_writemem'.
WARNING: [SYN 201-103] Legalizing function name 'writemem.1' to 'writemem_1'.
WARNING: [SYN 201-103] Legalizing function name 'repeat' to 'repeat_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_1_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_1_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kyber_sha_Pipeline_sha1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sha1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'sha1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_264_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'VITIS_LOOP_264_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kyber_sha_Pipeline_VITIS_LOOP_358_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_365_5'.
WARNING: [HLS 200-880] The II Violation in module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' (loop 'VITIS_LOOP_365_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' (loop 'VITIS_LOOP_365_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' (loop 'VITIS_LOOP_365_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' (loop 'VITIS_LOOP_365_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' (loop 'VITIS_LOOP_365_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_m_Hpk_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_m_Hpk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_365_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kyber_sha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split412_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'stream_split'
WARNING: [HLS 200-871] Estimated clock period (2.4954ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'split_unsigned_char_s' consists of the following:	'alloca' operation ('counter') [5]  (0 ns)
	'load' operation ('counter_load', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:691->/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1515) on local variable 'counter' [31]  (0 ns)
	'add' operation ('counter', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:697->/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1515) [39]  (0.88 ns)
	'icmp' operation ('icmp_ln698', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:698->/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1515) [40]  (0.859 ns)
	'select' operation ('counter', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:698->/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1515) [41]  (0.227 ns)
	'store' operation ('counter_write_ln698', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:698->/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1515) of variable 'counter', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:698->/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1515 on local variable 'counter' [42]  (0.42 ns)
	blocking operation 0.11 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_coins_Pipeline_VITIS_LOOP_414_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_414_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 33, loop 'VITIS_LOOP_414_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_coins' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_key_Pipeline_VITIS_LOOP_430_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_430_1'.
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_430_1' (loop 'VITIS_LOOP_430_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_430_1' (loop 'VITIS_LOOP_430_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_430_1' (loop 'VITIS_LOOP_430_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_430_1' (loop 'VITIS_LOOP_430_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_430_1' (loop 'VITIS_LOOP_430_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_430_1' (loop 'VITIS_LOOP_430_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 10, loop 'VITIS_LOOP_430_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'absorb_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_470_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_470_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kyber_shake' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split417_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cbd2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_652_1'.
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_652_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cbd2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_652_1'.
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_652_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_652_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split420_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_1_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_2_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_3_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_4_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_5_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_6_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bar_reduce_Pipeline_bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln767) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'bar_reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'bar_reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_Pipeline_VITIS_LOOP_785_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_785_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_785_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_Pipeline_VITIS_LOOP_789_3_VITIS_LOOP_790_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_789_3_VITIS_LOOP_790_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_789_3_VITIS_LOOP_790_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_Pipeline_VITIS_LOOP_801_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_801_2'.
WARNING: [HLS 200-880] The II Violation in module 'unpack_Pipeline_VITIS_LOOP_801_2' (loop 'VITIS_LOOP_801_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'unpack_Pipeline_VITIS_LOOP_801_2' (loop 'VITIS_LOOP_801_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_801_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_Pipeline_VITIS_LOOP_810_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_810_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_810_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_ext_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_absorb_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_896_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_896_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_Pipeline_VITIS_LOOP_1067_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1067_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1067_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_montgomery_Pipeline_basemul_montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'basemul_montgomery'.
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery_Pipeline_basemul_montgomery' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery_Pipeline_basemul_montgomery' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery_Pipeline_basemul_montgomery' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'basemul_montgomery'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split436_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_1_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_2_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_3_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_4_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_5_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1142) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_6_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'stream_reverse_fqmul'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'stream_reverse_fqmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'.
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' (loop 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' (loop 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' (loop 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' (loop 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' (loop 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frommsg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_reduce_Pipeline_add_reduce_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln767) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'add_reduce_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'add_reduce_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_reduce_Pipeline_add_reduce_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln767) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'add_reduce_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'add_reduce_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress_Pipeline_VITIS_LOOP_1228_2_VITIS_LOOP_1229_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1228_2_VITIS_LOOP_1229_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 15, loop 'VITIS_LOOP_1228_2_VITIS_LOOP_1229_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress_Pipeline_VITIS_LOOP_1310_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1310_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 13, loop 'VITIS_LOOP_1310_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writemem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'writemem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem_1_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writemem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'writemem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k_kem_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.57309ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'k_kem_enc' consists of the following:	'call' operation ('call_ret') to 'Block_.split4_proc' [351]  (1.14 ns)
	'call' operation ('_ln1505', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp:1505) to 'readmem<unsigned char>' [354]  (2.43 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1515_loc_channel (from Block_split412_proc_U0 to split_unsigned_char_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1525_loc_channel (from Block_split417_proc_U0 to cbd2_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln1529_loc_channel (from Block_split417_proc_U0 to cbd2_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1531_loc_c131_channel (from Block_split420_proc_U0 to split_short_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add_ln1550_loc_c128_channel (from Block_split436_proc_U0 to split_short_1_U0) to 23 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readmem_unsigned_char_Pipeline_readmem' pipeline 'readmem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmembuf_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split46_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split46_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_1_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readmem_unsigned_char_1_Pipeline_readmem' pipeline 'readmem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmempk_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_1_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'duplicate_unsigned_char_Pipeline_duplicate' pipeline 'duplicate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_1_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'duplicate_unsigned_char_1_Pipeline_duplicate' pipeline 'duplicate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_1_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kyber_sha_Pipeline_sha1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kyber_sha_Pipeline_sha1' pipeline 'sha1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kyber_sha_Pipeline_sha1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tmp_read' pipeline 'VITIS_LOOP_264_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_175_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myxor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kyber_sha_Pipeline_VITIS_LOOP_358_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kyber_sha_Pipeline_VITIS_LOOP_358_4' pipeline 'VITIS_LOOP_358_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_94_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kyber_sha_Pipeline_VITIS_LOOP_358_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kyber_sha_Pipeline_VITIS_LOOP_365_5' pipeline 'VITIS_LOOP_365_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kyber_sha_Pipeline_VITIS_LOOP_365_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kyber_sha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kyber_sha'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split412_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split412_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_unsigned_char_s' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_coins_Pipeline_VITIS_LOOP_414_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_coins_Pipeline_VITIS_LOOP_414_1' pipeline 'VITIS_LOOP_414_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_coins_Pipeline_VITIS_LOOP_414_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_coins' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_coins'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_key_Pipeline_VITIS_LOOP_430_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_key_Pipeline_VITIS_LOOP_430_1' pipeline 'VITIS_LOOP_430_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_key_Pipeline_VITIS_LOOP_430_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_key'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'absorb_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'absorb_permute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'squeeze' pipeline 'VITIS_LOOP_470_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kyber_shake' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kyber_shake'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split417_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split417_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cbd2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cbd2' pipeline 'VITIS_LOOP_652_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cbd2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cbd2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cbd2_1' pipeline 'VITIS_LOOP_652_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cbd2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split420_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split420_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_short_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_11s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_1_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_2_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_3_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_4_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_5_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_6_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_short_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bar_reduce_Pipeline_bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bar_reduce_Pipeline_bar_reduce' pipeline 'bar_reduce' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bar_reduce_Pipeline_bar_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bar_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_Pipeline_VITIS_LOOP_785_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeat_Pipeline_VITIS_LOOP_785_2' pipeline 'VITIS_LOOP_785_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_Pipeline_VITIS_LOOP_785_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_Pipeline_VITIS_LOOP_789_3_VITIS_LOOP_790_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeat_Pipeline_VITIS_LOOP_789_3_VITIS_LOOP_790_4' pipeline 'VITIS_LOOP_789_3_VITIS_LOOP_790_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_Pipeline_VITIS_LOOP_789_3_VITIS_LOOP_790_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_Pipeline_VITIS_LOOP_801_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_Pipeline_VITIS_LOOP_801_2' pipeline 'VITIS_LOOP_801_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_Pipeline_VITIS_LOOP_801_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_Pipeline_VITIS_LOOP_810_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_Pipeline_VITIS_LOOP_810_3' pipeline 'VITIS_LOOP_810_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_Pipeline_VITIS_LOOP_810_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_ext_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_ext_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_absorb_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_absorb_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'gen_at_permute' is 6401 from HDL expression: ((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_permute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gen_at_squeeze' pipeline 'VITIS_LOOP_896_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_225_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 131 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_Pipeline_VITIS_LOOP_1067_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gen_at_Pipeline_VITIS_LOOP_1067_8' pipeline 'VITIS_LOOP_1067_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_Pipeline_VITIS_LOOP_1067_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_montgomery_Pipeline_basemul_montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'basemul_montgomery_Pipeline_basemul_montgomery' pipeline 'basemul_montgomery' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_32s_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_montgomery_Pipeline_basemul_montgomery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_montgomery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3' pipeline 'VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_tmp_RAM_AUTO_1R1W' to 'basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_tmbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split436_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split436_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_short_1_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_1_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_1_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_1_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_2_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_2_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_3_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_3_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_4_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_4_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_5_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_5_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_6_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_6_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_short_1_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_1_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul' pipeline 'stream_reverse_fqmul' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_11ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_reverse_fqmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' pipeline 'VITIS_LOOP_1190_1_VITIS_LOOP_1192_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'frommsg_Pipeline_VITIS_LOOP_1190_1_VITIS_LOOP_1192_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'frommsg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'frommsg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_reduce_Pipeline_add_reduce_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'add_reduce_Pipeline_add_reduce_1' pipeline 'add_reduce_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_reduce_Pipeline_add_reduce_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_reduce_Pipeline_add_reduce_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'add_reduce_Pipeline_add_reduce_2' pipeline 'add_reduce_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_reduce_Pipeline_add_reduce_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress_Pipeline_VITIS_LOOP_1228_2_VITIS_LOOP_1229_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compress_Pipeline_VITIS_LOOP_1228_2_VITIS_LOOP_1229_3' pipeline 'VITIS_LOOP_1228_2_VITIS_LOOP_1229_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_27ns_29ns_50_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress_Pipeline_VITIS_LOOP_1228_2_VITIS_LOOP_1229_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress_Pipeline_VITIS_LOOP_1310_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compress_Pipeline_VITIS_LOOP_1310_5' pipeline 'VITIS_LOOP_1310_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_49_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress_Pipeline_VITIS_LOOP_1310_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writemem_Pipeline_writemem' pipeline 'writemem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemct_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem_Pipeline_writemem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem_1_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writemem_1_Pipeline_writemem' pipeline 'writemem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_1_Pipeline_writemem/m_axi_gmemss_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem_1_Pipeline_writemem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k_kem_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/gmemct' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/gmemss' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/gmembuf' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/gmempk' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/ct' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/ss' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/buf_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/pk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_enc/packn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k_kem_enc' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'ct', 'ss', 'buf_r', 'pk', 'packn', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'k_kem_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.519 GB.
INFO: [RTMG 210-279] Implementing memory 'k_kem_enc_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'k_kem_enc_ntt_layer_1_Pipeline_ntt_layer_zetas33_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k_kem_enc_repeat_r_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'k_kem_enc_basemul_add_Pipeline_VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1119_3_tmbkb_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ct_c_U(k_kem_enc_fifo_w64_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ss_c_U(k_kem_enc_fifo_w64_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c101_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c127_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_cast_loc_channel_U(k_kem_enc_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1505_loc_c135_channel_U(k_kem_enc_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1505_loc_c134_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_m_orig_U(k_kem_enc_fifo_w8_d64_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c114_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1506_loc_c133_channel_U(k_kem_enc_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1506_loc_c132_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pk_orig_U(k_kem_enc_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1505_loc_c_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_m_sha_U(k_kem_enc_fifo_w8_d1600_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_m_U(k_kem_enc_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1506_loc_c_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pk_sha_U(k_kem_enc_fifo_w8_d1600_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pk_U(k_kem_enc_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c126_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_m_Hpk_U(k_kem_enc_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c125_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_kr_orig_U(k_kem_enc_fifo_w8_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1515_loc_channel_U(k_kem_enc_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_krl_U(k_kem_enc_fifo_w8_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_coins_orig_U(k_kem_enc_fifo_w8_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c124_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_coins_U(k_kem_enc_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c123_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_key_U(k_kem_enc_fifo_w264_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c122_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_shake_sp_U(k_kem_enc_fifo_w8_d50_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_shake_ep_U(k_kem_enc_fifo_w8_d768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1525_loc_channel_U(k_kem_enc_fifo_w24_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1529_loc_channel_U(k_kem_enc_fifo_w24_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_ntt_init_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ep_U(k_kem_enc_fifo_w16_d7680_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c110_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1531_loc_c_channel_U(k_kem_enc_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1531_loc_c131_channel_U(k_kem_enc_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1531_loc_c130_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_7_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_7_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c121_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_6_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_6_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c120_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_5_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_5_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c119_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_4_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_4_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c118_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_3_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_3_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c117_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_2_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_2_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c116_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_1_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_1_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c115_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_0_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_0_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1531_loc_c129_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ntt_out_U(k_kem_enc_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ntt_red_U(k_kem_enc_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c112_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_sp_U(k_kem_enc_fifo_w16_d10240_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c113_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pkpv_U(k_kem_enc_fifo_w16_d6144_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_seed_U(k_kem_enc_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_at_U(k_kem_enc_fifo_w16_d10240_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c111_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_basemul_out_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c109_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_basemul_add_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1550_loc_c128_channel_U(k_kem_enc_fifo_w32_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1550_loc_c_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_0_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_0_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c108_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_1_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_1_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c107_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_2_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_2_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c106_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_3_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_3_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c105_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_4_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_4_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c104_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_5_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_5_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c103_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_6_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_6_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c102_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_7_0_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_7_1_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_inv_merge_U(k_kem_enc_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c100_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_inv_out_U(k_kem_enc_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_k_U(k_kem_enc_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c_U(k_kem_enc_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_b_U(k_kem_enc_fifo_w16_d1568_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ct_orig_U(k_kem_enc_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writemem_U0_U(k_kem_enc_start_for_writemem_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writemem_1_U0_U(k_kem_enc_start_for_writemem_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_kyber_sha_U0_U(k_kem_enc_start_for_kyber_sha_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_frommsg_U0_U(k_kem_enc_start_for_frommsg_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_duplicate_unsigned_char_U0_U(k_kem_enc_start_for_duplicate_unsigned_char_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_unpack_U0_U(k_kem_enc_start_for_unpack_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_duplicate_unsigned_char_1_U0_U(k_kem_enc_start_for_duplicate_unsigned_char_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha_U0_U(k_kem_enc_start_for_sha_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_coins_U0_U(k_kem_enc_start_for_make_coins_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_get_key_U0_U(k_kem_enc_start_for_get_key_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_kyber_shake_U0_U(k_kem_enc_start_for_kyber_shake_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_U0_U(k_kem_enc_start_for_ntt_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_short_U0_U(k_kem_enc_start_for_merge_short_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_1_U0_U(k_kem_enc_start_for_ntt_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_2_U0_U(k_kem_enc_start_for_ntt_layer_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_3_U0_U(k_kem_enc_start_for_ntt_layer_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_4_U0_U(k_kem_enc_start_for_ntt_layer_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_5_U0_U(k_kem_enc_start_for_ntt_layer_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_6_U0_U(k_kem_enc_start_for_ntt_layer_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bar_reduce_U0_U(k_kem_enc_start_for_bar_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeat_U0_U(k_kem_enc_start_for_repeat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gen_at_U0_U(k_kem_enc_start_for_gen_at_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_basemul_montgomery_U0_U(k_kem_enc_start_for_basemul_montgomery_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_basemul_add_U0_U(k_kem_enc_start_for_basemul_add_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_U0_U(k_kem_enc_start_for_invntt_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_short_1_U0_U(k_kem_enc_start_for_merge_short_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_1_U0_U(k_kem_enc_start_for_invntt_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_2_U0_U(k_kem_enc_start_for_invntt_layer_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_3_U0_U(k_kem_enc_start_for_invntt_layer_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_4_U0_U(k_kem_enc_start_for_invntt_layer_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_5_U0_U(k_kem_enc_start_for_invntt_layer_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_6_U0_U(k_kem_enc_start_for_invntt_layer_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stream_reverse_fqmul_U0_U(k_kem_enc_start_for_stream_reverse_fqmul_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_reduce_U0_U(k_kem_enc_start_for_add_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compress_U0_U(k_kem_enc_start_for_compress_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.94 seconds. CPU system time: 0.48 seconds. Elapsed time: 22.81 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.12 seconds; current allocated memory: 1.558 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for k_kem_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for k_kem_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 279.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 76.21 seconds. CPU system time: 2.65 seconds. Elapsed time: 104.78 seconds; current allocated memory: 459.367 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Running package_xo -xo_path /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc/solution/impl/export.xo -kernel_name k_kem_enc -kernel_xml /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xsrc/k_kem_enc.cpp -ip_directory /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc/solution/impl/ip/ip_unzip_dir -design_xml /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc/solution/.autopilot/db/k_kem_enc.design.xml -debug_directory /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc/solution/.debug -hls_directory /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/k_kem_enc.hw.4/k_kem_enc/k_kem_enc/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 11:01:07 2023...
INFO: [HLS 200-802] Generated output file k_kem_enc/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 34.05 seconds. CPU system time: 1.65 seconds. Elapsed time: 41.82 seconds; current allocated memory: 11.516 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 111.65 seconds. Total CPU system time: 4.61 seconds. Total elapsed time: 147.84 seconds; peak allocated memory: 1.569 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Sep 15 11:01:10 2023...
