Partition Merge report for Lab1Demo
Mon May 20 22:44:15 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Mon May 20 22:44:15 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; Lab1Demo                                        ;
; Top-level Entity Name           ; TOP_Schematic                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 3,154 / 41,910 ( 8 % )                          ;
; Total registers                 ; 3664                                            ;
; Total pins                      ; 98 / 499 ( 20 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 86,144 / 5,662,720 ( 2 % )                      ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                    ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                              ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+
; Top                            ; User-created   ; Source File              ; Source File            ;                                                 ;
; audio_codec_controller:inst2   ; User-created   ; Source File              ; Source File            ; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2 ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                  ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst                  ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                                   ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Top                            ; Disengaged             ; 77.83% (3493 / 4488)           ; 0.00% (0 / 4488)              ; Rapid Recompile disengaged: Design change is too large for Rapid Recompile, full compilation performed instead ;
; sld_hub:auto_hub               ; Engaged                ; 96.21% (305 / 317)             ; 66.25% (210 / 317)            ;                                                                                                                ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 86.20% (3473 / 4029)           ; 86.20% (3473 / 4029)          ;                                                                                                                ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                               ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |TOP_Schematic|controller:inst46                                                                                                                                                                                                                                                                                     ; 416                     ;
; |TOP_Schematic|square_object:inst17                                                                                                                                                                                                                                                                                  ; 113                     ;
; |TOP_Schematic|square_object:inst21                                                                                                                                                                                                                                                                                  ; 113                     ;
; |TOP_Schematic|Lrrr_move:inst32                                                                                                                                                                                                                                                                                      ; 110                     ;
; |TOP_Schematic|Invader_move:mv1                                                                                                                                                                                                                                                                                      ; 105                     ;
; |TOP_Schematic|Bolt_move:inst35                                                                                                                                                                                                                                                                                      ; 85                      ;
; |TOP_Schematic|square_object:inst7                                                                                                                                                                                                                                                                                   ; 74                      ;
; |TOP_Schematic|square_object:inst18                                                                                                                                                                                                                                                                                  ; 66                      ;
; |TOP_Schematic|square_object:inst19                                                                                                                                                                                                                                                                                  ; 64                      ;
; |TOP_Schematic|square_object:inst20                                                                                                                                                                                                                                                                                  ; 64                      ;
; |TOP_Schematic|Player_move:mv2                                                                                                                                                                                                                                                                                       ; 60                      ;
; |TOP_Schematic|objects_mux:MUX                                                                                                                                                                                                                                                                                       ; 57                      ;
; |TOP_Schematic|Bolt_move:inst1                                                                                                                                                                                                                                                                                       ; 39                      ;
; |TOP_Schematic|Bolt_move:inst5                                                                                                                                                                                                                                                                                       ; 39                      ;
; |TOP_Schematic|Bolt_move:inst2                                                                                                                                                                                                                                                                                       ; 38                      ;
; |TOP_Schematic|VGA_Controller:VGA                                                                                                                                                                                                                                                                                    ; 36                      ;
; |TOP_Schematic|Bolt_move:inst                                                                                                                                                                                                                                                                                        ; 30                      ;
; |TOP_Schematic|square_object:inst23                                                                                                                                                                                                                                                                                  ; 26                      ;
; |TOP_Schematic                                                                                                                                                                                                                                                                                                       ; 22                      ;
; |TOP_Schematic|TOP_MSS_DEMO:inst9|prescaler:inst3                                                                                                                                                                                                                                                                    ; 18                      ;
; |TOP_Schematic|one_sec_counter:sec                                                                                                                                                                                                                                                                                   ; 9                       ;
; |TOP_Schematic|back_ground_draw:inst16                                                                                                                                                                                                                                                                               ; 5                       ;
; |TOP_Schematic|PlayerBitMap:inst31                                                                                                                                                                                                                                                                                   ; 4                       ;
; |TOP_Schematic|LifeBitMap:inst26                                                                                                                                                                                                                                                                                     ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub             ; 26                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ah84:auto_generated                                                                                                                                           ; 172                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; 112                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; 109                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; 45                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; 42                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; 40                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; 38                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated                                                       ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; 30                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                       ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; 15                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                      ; 12                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; 8                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; 2                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 280 changed logic entities


+------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                        ;
+---------------------------------+------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                       ; Previous Value ; Current Value      ;
+---------------------------------+------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[0] ; --             ; acq_trigger_in[0]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[0] ; --             ; acq_data_in[0]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[1] ; --             ; acq_trigger_in[1]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[1] ; --             ; acq_data_in[1]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[2] ; --             ; acq_trigger_in[2]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[2] ; --             ; acq_data_in[2]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[3] ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExsT[3] ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[0]  ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[0]  ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[1]  ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[1]  ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[2]  ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[2]  ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[3]  ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiExs[3]  ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[0]  ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[0]  ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[1]  ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[1]  ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[2]  ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[2]  ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[3]  ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiReq[3]  ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiUpd     ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btiUpd     ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[0] ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[0] ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[1] ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[1] ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[2] ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[2] ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[3] ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExsT[3] ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[0]  ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[0]  ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[1]  ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[1]  ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[2]  ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[2]  ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[3]  ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpExs[3]  ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[0]  ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[0]  ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[1]  ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[1]  ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[2]  ; --             ; acq_trigger_in[23] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[2]  ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[3]  ; --             ; acq_trigger_in[24] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|btpReq[3]  ; --             ; acq_data_in[24]    ;
+---------------------------------+------------------------------+----------------+--------------------+
This list only includes the top 50 out of 379 changed assignments


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                            ; Details                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                     ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst35|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst35|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~1                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~1                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst21|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst21|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~0                                   ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~0                                   ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst|prvSht                                        ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst|prvSht                                        ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst1|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst1|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst2|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst2|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst5|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst5|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~2                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~2                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[1]~4                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[1]~4                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[2]~8                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[2]~8                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[3]~13                               ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[3]~13                               ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst17|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst17|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst18|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst18|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst19|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst19|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst20|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst20|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[10]                                   ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[10]                                   ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[3]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[3]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[4]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[4]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[5]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[5]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[6]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[6]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[7]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[7]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[8]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[8]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[9]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[9]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[0]~0                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[0]~0                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[10]~1                              ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[10]~1                              ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[1]~2                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[1]~2                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[2]~3                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[2]~3                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[3]~4                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[3]~4                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[4]~5                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[4]~5                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[5]~6                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[5]~6                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[6]~7                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[6]~7                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[7]~8                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[7]~8                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[8]~9                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[8]~9                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[9]~10                              ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[9]~10                              ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame                             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame                             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame                            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame                            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame                         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame                         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell                 ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell                 ; N/A                                                                                                                                                            ;
; controller:inst46|prvKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prvKey                                     ; N/A                                                                                                                                                            ;
; controller:inst46|prvKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prvKey                                     ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|scrMsg             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|scrMsg             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|scrReq             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|scrReq             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|spcKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst4|keyIsPressed ; N/A                                                                                                                                                            ;
; controller:inst46|spcKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst4|keyIsPressed ; N/A                                                                                                                                                            ;
; fstSec                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                                  ; N/A                                                                                                                                                            ;
; fstSec                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                        ;
+-----------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                        ; Partition ; Type          ; Location ; Status                                     ;
+-----------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; AUD_ADCDAT                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                           ; Top       ; Input Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_ADCDAT~input     ; Top       ; Input Buffer  ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                          ; Top       ; Bidir Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_ADCLRCK~output   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; AUD_BCLK                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                             ; Top       ; Bidir Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_BCLK~output      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; AUD_DACDAT                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                           ; Top       ; Output Pad    ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_DACDAT~output    ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; AUD_DACLRCK                                                                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                          ; Top       ; Bidir Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_DACLRCK~output   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; AUD_I2C_SCLK                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_I2C_SCLK                                                         ; Top       ; Output Pad    ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_I2C_SCLK~output  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; AUD_I2C_SDAT                                                                ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_I2C_SDAT                                                         ; Top       ; Bidir Pad     ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_I2C_SDAT~output  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; AUD_XCK                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                              ; Top       ; Output Pad    ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_XCK~output       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; CLOCK_50                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                             ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                       ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX0[0]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX0[1]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX0[2]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX0[3]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX0[4]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX0[5]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX0[6]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX1[0]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX1[1]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX1[2]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX1[3]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX1[4]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX1[5]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX1[6]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX2[0]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX2[1]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX2[2]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX2[3]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX2[4]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX2[5]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX2[6]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX3[0]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX3[1]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX3[2]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX3[3]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX3[4]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX3[5]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX3[6]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX4[0]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX4[1]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX4[2]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX4[3]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX4[4]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX4[5]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX4[6]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX5[0]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX5[1]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX5[2]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX5[3]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX5[4]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX5[5]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; HEX5[6]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; KEY[1]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; KEY[2]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; KEY[3]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; LEDR[0]                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; MICROPHON_LED                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- MICROPHON_LED                                                        ; Top       ; Output Pad    ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_LED~output ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                             ;           ;               ;          ;                                            ;
; PS2_CLK                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~input                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; PS2_DAT                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~input                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[0]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[1]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[2]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[3]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[4]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[5]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[6]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[7]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[8]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; SW[9]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_BLANK_N                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[0]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[1]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[2]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[3]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[4]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[5]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[6]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_B[7]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_CLK                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[0]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[1]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[2]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[3]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[4]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[5]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[6]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_G[7]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_HS                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[0]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[1]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[2]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[3]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[4]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[5]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[6]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_R[7]                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                             ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                      ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_SYNC_N                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; VGA_VS                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.fstSec                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExsT_0_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExsT_1_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExsT_2_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExsT_3_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExs_0_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExs_1_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExs_2_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiExs_3_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiReq_0_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiReq_1_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiReq_2_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiReq_3_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btiUpd                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExsT_0_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExsT_1_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExsT_2_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExsT_3_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExs_0_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExs_1_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExs_2_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpExs_3_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpReq_0_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpReq_1_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpReq_2_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_btpReq_3_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_0_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_10_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_11_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_12_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_13_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_14_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_15_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_16_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_17_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_18_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_19_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_1_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_20_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_21_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_22_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_23_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_24_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_25_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_26_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_27_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_28_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_29_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_2_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_30_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_31_                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_3_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_4_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_5_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_6_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_7_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_8_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixY_9_                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_0_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_10_                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_1_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_2_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_3_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_4_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_5_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_6_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_7_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_8_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_pixelY_9_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_prt_st.EndGame                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_prt_st.InitGame                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_prt_st.RegularGame                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_prt_st.StartGame                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_prvKey                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_rndNum_0_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_rndNum_1_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_rndNum_2_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_rndNum_3_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_rndNum_4_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_rndNum_5_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_rndNum_6_                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.inst46_spcKey                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                             ;           ;               ;          ;                                            ;
; resetN                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- resetN                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- resetN~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                             ;           ;               ;          ;                                            ;
+-----------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3710           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4199           ;
;     -- 7 input functions                    ; 122            ;
;     -- 6 input functions                    ; 1311           ;
;     -- 5 input functions                    ; 748            ;
;     -- 4 input functions                    ; 463            ;
;     -- <=3 input functions                  ; 1555           ;
;                                             ;                ;
; Dedicated logic registers                   ; 3664           ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 86144          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )  ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )  ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2204           ;
; Total fan-out                               ; 33456          ;
; Average fan-out                             ; 3.72           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64    ; None ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ah84:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 1024         ; 84           ; 1024         ; 84           ; 86016 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon May 20 22:44:09 2019
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --merge=on --recompile=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "audio_codec_controller:inst2"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 197 of its 201 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (35002): Resolved and merged 4 partition(s)
Info (35026): Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 269 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 6591 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 77 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 6402 logic cells
    Info (21064): Implemented 86 RAM segments
Warning (20013): Ignored 1 assignments for entity "altsyncram_ih84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_ih84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 844 megabytes
    Info: Processing ended: Mon May 20 22:44:16 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


