Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 27 13:27:02 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
| Design       : cpu_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             387 |          165 |
| Yes          | No                    | No                     |              24 |            8 |
| Yes          | No                    | Yes                    |             161 |           82 |
| Yes          | Yes                   | No                     |              65 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+
|              Clock Signal             |                                                    Enable Signal                                                   |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+
| ~stm_sys_clk_IBUF_BUFG                |                                                                                                                    |                                   |                1 |              1 |
|  board_clock_IBUF_BUFG                |                                                                                                                    |                                   |                2 |              4 |
|  stm_sys_clk_IBUF_BUFG                |                                                                                                                    |                                   |                3 |              4 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/hazard_detect/stall_count[3]_i_1_n_0                                                                          |                                   |                2 |              4 |
| ~console_display/timing/opcode_reg[0] | console_display/timing/opcode_reg[6][0]                                                                            |                                   |                2 |              7 |
|  stm_sys_clk_IBUF_BUFG                | dp_0/hazard_detect/E[0]                                                                                            | ctrl_0/state_code[6]_i_1_n_0      |                4 |              7 |
|  video_clock                          | console_display/timing/h_dot0                                                                                      | console_display/timing/v_line_int |                5 |             10 |
|  video_clock                          |                                                                                                                    | console_display/timing/h_dot0     |                4 |             11 |
|  video_clock                          | console_display/timing/E[0]                                                                                        |                                   |                4 |             13 |
|  stm_sys_clk_IBUF_BUFG                |                                                                                                                    | dp_0/execute_r/led_data_reg[15]   |                4 |             16 |
|  stm_sys_clk_IBUF_BUFG                | dp_0/hazard_detect/E[0]                                                                                            | ctrl_0/sys_rst_i                  |                9 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | ctrl_0/E[0]                                                                                                        | ctrl_0/sys_rst_i                  |                6 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/E[0]                                                                                                    | ctrl_0/sys_rst_i                  |                9 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/reg_file_reg[7][0][0]                                                                                   | ctrl_0/sys_rst_i                  |                9 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/reg_file_reg[5][0][0]                                                                                   | ctrl_0/sys_rst_i                  |                8 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/reg_file_reg[1][0][0]                                                                                   | ctrl_0/sys_rst_i                  |                8 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/reg_file_reg[4][0][0]                                                                                   | ctrl_0/sys_rst_i                  |                7 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/reg_file_reg[6][0][0]                                                                                   | ctrl_0/sys_rst_i                  |                7 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/reg_file_reg[2][0][0]                                                                                   | ctrl_0/sys_rst_i                  |                8 |             16 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/mem_r/reg_file_reg[3][0][0]                                                                                   | ctrl_0/sys_rst_i                  |               11 |             16 |
|  board_clock_IBUF_BUFG                |                                                                                                                    | led_display_memory/clear          |                5 |             17 |
| ~stm_sys_clk_IBUF_BUFG                | dp_0/eqOp_inferred__1/out_i[15]_i_1_n_0                                                                            | ctrl_0/sys_rst_i                  |                9 |             17 |
|  stm_sys_clk_IBUF_BUFG                | dp_0/hazard_detect/E[0]                                                                                            | dp_0/decode_r/SR[0]               |               20 |             32 |
|  video_clock                          |                                                                                                                    |                                   |               22 |             47 |
|  stm_sys_clk_IBUF_BUFG                | dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0_i_1_n_0   |                                   |               16 |             64 |
|  stm_sys_clk_IBUF_BUFG                | dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0_i_1_n_0 |                                   |               16 |             64 |
|  stm_sys_clk_IBUF_BUFG                | dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0_i_1_n_0 |                                   |               16 |             64 |
|  stm_sys_clk_IBUF_BUFG                | dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0_i_1_n_0 |                                   |               16 |             64 |
|  stm_sys_clk_IBUF_BUFG                |                                                                                                                    | dp_0/decode_r/SR[0]               |               54 |            122 |
|  stm_sys_clk_IBUF_BUFG                |                                                                                                                    | ctrl_0/sys_rst_i                  |               98 |            221 |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 7      |                     2 |
| 10     |                     1 |
| 11     |                     1 |
| 13     |                     1 |
| 16+    |                    21 |
+--------+-----------------------+


