module i2c_clk_divider(
    input wire reset,
    input wire ref_clk, //50MHz
    input reg i2c_clk
);

parameter DELAY = 1000;

reg [31:0] count = 0;

always @(posedge(reg_clk)) begin
    if (reset == 1) begin
        i2c_clk <= 0;
        count <= 0;
    end

    else begin
        if (count == (DELAY/2)) begin
            i2c_clk <= ~i2c_clk;
            count <= 0
        end
        else begin
            count = count + 1;
        end
    end
    
end

endmodule