/home/allison/Documents/VHDL_Tutorials/T05/T05_WhileLoopTb.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/allison/Documents/VHDL_Tutorials/T05/T05_WhileLoopTb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Compiling entity T05_WhileLoopTb
-- Compiling architecture sim of T05_WhileLoopTb

} {} {}}
