C. Augustine, A. Raychowdhury, B. Behin-Aein, S. Srinivasan, J. Tschanz, V. K. De, and K. Roy. 2011. Numerical analysis of domain wall propagation for dense memory arrays. In Proceedings of the International Electron Devices Meeting. 17.6.1--17.6.4.
C. Augustine, A. Raychowdhury, D. Somasekhar, J. Tschanz, K. Roy, and V. K. De. 2010. Numerical analysis of typical STT-MTJ stacks for 1T-1R memory arrays. In Proceedings of the International Electron Devices Meeting. 22.7.1--22.7.4.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 163--174.
K. Bernstein, R. K. Cavin, W. Porod, A. Seabaugh, and J. Welser. 2010. Device and Architecture Outlook for Beyond CMOS Switches. Proc. IEEE 98, 12, 2169--2184.
V. R. Bhumireddy, K. A. Shaik, A. Amara, S. Sen, C. D. Parikh, D. Nagchoudhuri, and A. Ioinovici. 2013. Design of low power and high speed comparator with sub-32-nm Double Gate-MOSFET. In Proceedings of the IEEE International Conference on Circuits and Systems. 1--4.
CACTI. http://www.hpl.hp.com/research/cacti/.
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Yiran Chen, Xiaobin Wang, Wenzhong Zhu, Hai Li, Zhenyu Sun, Guangyu Sun, and Yuan Xie. 2010. Access scheme of multi-level cell spin-transfer torque random access memory and its optimization. In Proceedings of the International Midwest Symposium on Circuits and Systems. 1109--1112.
Yiran Chen , Weng-Fai Wong , Hai Li , Cheng-Kok Koh, Processor caches with multi-level spin-transfer torque ram cells, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
D. Chiba, G. Yamada, T. Koyama, K. Ueda, H. Tanigawa, S. Fukami, T. Suzuki, N. Ohshima, N. Ishiwata, Y. Nakatani, and T. Ono. 2010. Control of multiple magnetic domain walls by current in a Co/Ni nano-wire. Appl. Phys. Exp. 3, 073004, 1--3.
S. Fukami, H. Sato, M. Yamanouchi, S. Ikeda, F. Matsukura, and H. Ohno. 2014. Advances in spintronics devices for microelectronics: From spin-transfer torque to spin-orbit torque. In Proceedings of the Asia and South Pacific Design Automation Conference. 684--691. DOI:http://dx.doi.org/10.1109/ASPIEEE. 2014.6742970
S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, Y. Ozaki, S. Saito, R. Nebashi, N. Sakimura, H. Honjo, K. Mori, C. Igarashi, S. Miura, N. Ishiwata, and T. Sugibayashi. 2009. Low-current perpendicular domain wall motion cell for scalable high-speed MRAM. In Proceedings of the IEEE Symposium on VLSI Technology. 230--231.
Steven M. George. 2010. Atomic layer deposition: An overview. Chem. Rev. 110, 1, 111--131. PMID: 19947596.
Sumeet Kumar Gupta , Sang Phill Park , Niladri Narayan Mojumder , Kaushik Roy, Layout-aware optimization of STT MRAMs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, and H. Ohno. 2010. A multi-level cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In Proceedings of the IEEE Symposium on VLSI Technology. 47--48.
Amin Jadidi , Mohammad Arjomand , Hamid Sarbazi-Azad, High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang, Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228521]
Adwait Jog , Asit K. Mishra , Cong Xu , Yuan Xie , Vijaykrishnan Narayanan , Ravishankar Iyer , Chita R. Das, Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228406]
Yusung Kim , Sumeet Kumar Gupta , Sang Phill Park , Georgios Panagopoulos , Kaushik Roy, Write-optimized reliable design of STT MRAM, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333664]
K. Lee and S. H. Kang. 2011. Development of Embedded STT-MRAM for Mobile System-on-Chips. IEEE Trans. Magnetics 47, 1, 131--136.
Jing Li , Patrick Ndai , Ashish Goel , Haixin Liu , Kaushik Roy, An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
C. K. Lim, T. Devolder, C. Chappert, J. Grollier, V. Cros, A. Vaurs, A. Fert, and G. Faini. 2004. Domain wall displacement induced by subnanosecond pulsed current. Appl. Phys. Lett. 84, 15, 2820--2822.
Xiaohua Lou, Zheng Gao, Dimitar V. Dimitrov, and M. X. Tang. 2008. Demonstration of multilevel cell spin transfer switching in MgO magnetic tunnel junctions. Appl. Phys. Lett. 93, 24 (2008), 242502--242502--3.
Tai Min, Qiang Chen, R. Beach, et al. 2010. A study of write margin of spin torque transfer magnetic random access memory technology. IEEE Trans. Magnetics 46, 6, 2322--2327.
N. N. Mojumder, S. K. Gupta, S. H. Choday, D. E. Nikonov, and K. Roy. 2011. A Three-Terminal Dual-Pillar STT-MRAM for High-Performance Robust Memory Applications. IEEE Trans Electron Devices 58, 5, 1508--1516.
N. N. Mojumder and K. Roy. 2011. Switching current reduction and thermally induced delay spread compression in tilted magnetic anisotropy spin-transfer torque (STT) MRAM. IEEE Trans. Magnetics.
Duc-The Ngo, Kotato Ikeda, and Hiroyuki Awano. 2011. Direct Observation of Domain Wall Motion Induced by Low-Current Density in TbFeCo Wires. Appl. Phys. Express 4, 9, 093002.
Anurag Nigam , Clinton W. Smullen, IV , Vidyabhushan Mohan , Eugene Chen , Sudhanva Gurumurthi , Mircea R. Stan, Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM), Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
A. Nozoe, H. Kotani, T. Tsujikawa, et al. 1999. A 256-Mb multilevel flash memory with 2-MB/s program rate for mass storage applications. IEEE J. Solid-State Circuits 34, 11, 1544--1550.
Mitchelle Rasquinha , Dhruv Choudhary , Subho Chatterjee , Saibal Mukhopadhyay , Sudhakar Yalamanchili, An energy efficient cache design using spin torque transfer (STT) RAM, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840931]
Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011
Won-Chul Song, Hae-Wook Choi, Sung-Ung Kwak, and Bang-Sup Song. 1995. A 10-b 20-Msample/s low-power CMOS ADC. IEEE J. Solid-State Circuits 30, 5, 514--521.
S. Srinivasan, A. Sarkar, B. Behin-Aein, and S. Datta. 2011. All-spin logic device with inbuilt nonreciprocity. IEEE Trans. Magnetics 47, 10, 4026--4032. DOI:http://dx.doi.org/10.1109/TMAG.2011.2159106
John A. Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, vLi Wen Chang, Nasser Anssari, Geng Daniel Liu, and Wen mei W. Hwu. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Tech. Rep., IMPACT.
G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the International Symposium on High-Performance Computer Architecture. 239--249.
Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]
Zhenyu Sun , Wenqing Wu , Hai (Helen) Li, Cross-layer racetrack memory design for ultra high density and low power consumption, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488799]
K. Takeuchi, Y. Kameda, S. Fujimura, et al. 2006. A 56nm CMOS 99mm2 8Gb multi-level NAND flash memory with 10MB/s program throughput. In Proceedings of the IEEE International Solid-State Circuits Conference. 507--516.
Hong-Phuc Trinh, Weisheng Zhao, J.-O. Klein, Yue Zhang, D. Ravelsona, and C. Chappert. 2013. Magnetic Adder Based on Racetrack Memory. IEEE Trans. Circuits Syst. 60, 6, 1469--1477.
T. Valet and A. Fert. 1993. Theory of the perpendicular magnetoresistance in magnetic multilayers. Phys. Rev. B 48, 10, 7099--7113.
Rangharajan Venkatesan , Vivek Kozhikkottu , Charles Augustine , Arijit Raychowdhury , Kaushik Roy , Anand Raghunathan, TapeCache: a high density, energy efficient cache based on domain wall memory, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333707]
Rangharajan Venkatesan , Mrigank Sharad , Kaushik Roy , Anand Raghunathan, DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Byung-Do Yang, Jae-Eun Lee, Jang-Su Kim, Junghyun Cho, Seung-Yun Lee, and Byoung-Gon Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3014--3017.
Y. Zhang, W. S. Zhao, D. Ravelosona, J. O. Klein, J. V. Kim, and C. Chappert. 2012. Perpendicular-magneticanisotropy CoFeB racetrack memory. J. Appl. Phys. 111, 9, 093925--093925--5. DOI:http://dx.doi. org/10.1063/1.4716460
W. S. Zhao, Y. Zhang, H.-P. Trinh, et al. 2012. Magnetic domain-wall racetrack memory for high density and fast data storage. In Proceedings of the International Conference on Solid-State and Integrated Circuit Technology. 1--4.
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
