

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_boundary_x0'
================================================================
* Date:           Thu Sep  1 21:41:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37409|    37409|  0.125 ms|  0.125 ms|  37409|  37409|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_boundary_x0_loop_1       |    37408|    37408|      2338|          -|          -|    16|        no|
        | + C_drain_IO_L2_out_boundary_x0_loop_2      |     2336|     2336|       146|          -|          -|    16|        no|
        |  ++ C_drain_IO_L2_out_boundary_x0_loop_4    |      144|      144|        18|          -|          -|     8|        no|
        |   +++ C_drain_IO_L2_out_boundary_x0_loop_5  |       16|       16|         2|          -|          -|     8|        no|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0299, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0284, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0299, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0284, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln17524 = br void" [./dut.cpp:17524]   --->   Operation 11 'br' 'br_ln17524' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 12 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 13 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln17524 = br i1 %icmp_ln890, void %.split6, void" [./dut.cpp:17524]   --->   Operation 16 'br' 'br_ln17524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln17524 = specloopname void @_ssdm_op_SpecLoopName, void @empty_568" [./dut.cpp:17524]   --->   Operation 17 'specloopname' 'specloopname_ln17524' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln17525 = br void" [./dut.cpp:17525]   --->   Operation 18 'br' 'br_ln17525' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln17547 = ret" [./dut.cpp:17547]   --->   Operation 19 'ret' 'ret_ln17547' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_137, void %.loopexit, i5 0, void %.split6"   --->   Operation 20 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln691_137 = add i5 %c1_V, i5 1"   --->   Operation 21 'add' 'add_ln691_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln890_197 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 22 'icmp' 'icmp_ln890_197' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln17525 = br i1 %icmp_ln890_197, void %.split4, void" [./dut.cpp:17525]   --->   Operation 24 'br' 'br_ln17525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln17525 = specloopname void @_ssdm_op_SpecLoopName, void @empty_626" [./dut.cpp:17525]   --->   Operation 25 'specloopname' 'specloopname_ln17525' <Predicate = (!icmp_ln890_197)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln17532 = br void" [./dut.cpp:17532]   --->   Operation 26 'br' 'br_ln17532' <Predicate = (!icmp_ln890_197)> <Delay = 0.38>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln890_197)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_138, void, i4 0, void %.split4"   --->   Operation 28 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691_138 = add i4 %c4_V, i4 1"   --->   Operation 29 'add' 'add_ln691_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.65ns)   --->   "%icmp_ln890_198 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 30 'icmp' 'icmp_ln890_198' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17532 = br i1 %icmp_ln890_198, void %.split2, void %.loopexit" [./dut.cpp:17532]   --->   Operation 32 'br' 'br_ln17532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln17532 = specloopname void @_ssdm_op_SpecLoopName, void @empty_637" [./dut.cpp:17532]   --->   Operation 33 'specloopname' 'specloopname_ln17532' <Predicate = (!icmp_ln890_198)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln17534 = br void" [./dut.cpp:17534]   --->   Operation 34 'br' 'br_ln17534' <Predicate = (!icmp_ln890_198)> <Delay = 0.38>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln890_198)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%c5_V = phi i4 %add_ln691_139, void %.split, i4 0, void %.split2"   --->   Operation 36 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln691_139 = add i4 %c5_V, i4 1"   --->   Operation 37 'add' 'add_ln691_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln890_199 = icmp_eq  i4 %c5_V, i4 8"   --->   Operation 38 'icmp' 'icmp_ln890_199' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln17534 = br i1 %icmp_ln890_199, void %.split, void" [./dut.cpp:17534]   --->   Operation 40 'br' 'br_ln17534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln890_199)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln17534 = specloopname void @_ssdm_op_SpecLoopName, void @empty_655" [./dut.cpp:17534]   --->   Operation 42 'specloopname' 'specloopname_ln17534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x0284" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 44 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x0299, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [9]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [9]  (0 ns)
	'add' operation ('add_ln691') [10]  (0.707 ns)

 <State 3>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_137') [18]  (0 ns)
	'add' operation ('add_ln691_137') [19]  (0.707 ns)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_138') [27]  (0 ns)
	'add' operation ('add_ln691_138') [28]  (0.708 ns)

 <State 5>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_139') [36]  (0 ns)
	'add' operation ('add_ln691_139') [37]  (0.708 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_C_drain_IO_L1_out_7_0_x0284' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L2_out_7_x0299' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [44]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
