# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 21:49:31 on Oct 28,2025
# vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decode
# ** Error: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(14): near "end": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(14): VHDL Compiler exiting
# End time: 21:49:31 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 21:49:55 on Oct 28,2025
# vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decode
# ** Error: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(14): near "end": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(14): VHDL Compiler exiting
# End time: 21:49:55 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 21:51:37 on Oct 28,2025
# vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decode
# -- Compiling architecture Dataflow of Decode
# ** Error: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(21): Illegal target for signal assignment.
# ** Error: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(21): (vcom-1136) Unknown identifier "o_funct3".
# ** Error: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(24): Illegal target for signal assignment.
# ** Error: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(24): (vcom-1136) Unknown identifier "o_funct7".
# ** Note: /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd(25): VHDL Compiler exiting
# End time: 21:51:37 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 21:53:14 on Oct 28,2025
# vcom -reportprogress 300 -work work /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/Proj1/Control/Decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decode
# -- Compiling architecture Dataflow of Decode
# End time: 21:53:14 on Oct 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_control -voptargs=+acc
# vsim work.tb_control -voptargs="+acc" 
# Start time: 21:56:51 on Oct 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_control(behavior)#1
# Loading work.control(dataflow)#1
add wave -position insertpoint  \
sim:/tb_control/i_func3 \
sim:/tb_control/i_func7 \
sim:/tb_control/i_opcode \
sim:/tb_control/o_ALUControl \
sim:/tb_control/o_ALUSRC \
sim:/tb_control/o_Branch \
sim:/tb_control/o_ImmType \
sim:/tb_control/o_MemRd \
sim:/tb_control/o_MemReg \
sim:/tb_control/o_MemWr \
sim:/tb_control/o_RegWr
run 500
# Causality operation skipped due to absence of debug database file
