xilinx rtfpga
INFO: [Synth 8-4471] merging register 'section_emit_2_inst/control_increment_offsetEop_1_reg[0:0]' into 'section_emit_2_inst/control_nextDone_1_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7534]
INFO: [Synth 8-4471] merging register 'control_3_reg[36:0]' into 'section_emit_2_inst/control_1_reg[36:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7006]
INFO: [Synth 8-4471] merging register 'emit_2_EditCmd_remove_4_reg[13:0]' into 'section_emit_2_inst/control_increment_offset_1_reg[13:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6899]
INFO: [Synth 8-4471] merging register 'emit_2_EditCmd_removeEop_4_reg[0:0]' into 'section_emit_2_inst/control_nextDone_1_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6905]
INFO: [Synth 8-4471] merging register 'hdr_3_reg[594:0]' into 'section_emit_2_inst/hdr_1_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7015]
INFO: [Synth 8-4471] merging register 'emit_2_hdr_4_reg[594:0]' into 'hdr_4_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6869]
INFO: [Synth 8-4471] merging register 'emit_2_hdr_5_reg[594:0]' into 'hdr_5_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6870]
INFO: [Synth 8-4471] merging register 'emit_2_hdr_6_reg[594:0]' into 'hdr_6_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6871]
INFO: [Synth 8-4471] merging register 'Deparser_extracts_3_reg[31:0]' into 'section_emit_2_inst/Deparser_extracts_1_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7024]
INFO: [Synth 8-4471] merging register 'emit_2_Deparser_extracts_4_reg[31:0]' into 'Deparser_extracts_4_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6875]
INFO: [Synth 8-4471] merging register 'emit_2_Deparser_extracts_5_reg[31:0]' into 'Deparser_extracts_5_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6876]
INFO: [Synth 8-4471] merging register 'emit_2_Deparser_extracts_6_reg[31:0]' into 'Deparser_extracts_6_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6877]
INFO: [Synth 8-4471] merging register 'TUPLE0_3_reg[7:0]' into 'section_emit_2_inst/TUPLE0_1_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7033]
INFO: [Synth 8-4471] merging register 'emit_2_TUPLE0_4_reg[7:0]' into 'TUPLE0_4_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6881]
INFO: [Synth 8-4471] merging register 'emit_2_TUPLE0_5_reg[7:0]' into 'TUPLE0_5_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6882]
INFO: [Synth 8-4471] merging register 'emit_2_TUPLE0_6_reg[7:0]' into 'TUPLE0_6_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6883]
INFO: [Synth 8-4471] merging register 'PKT_EOP_1_reg[0:0]' into 'ErrorCheck_inst/EOP_i1_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6959]
WARNING: [Synth 8-6014] Unused sequential element section_emit_2_inst/control_increment_offsetEop_1_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7534]
WARNING: [Synth 8-6014] Unused sequential element control_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7006]
WARNING: [Synth 8-6014] Unused sequential element emit_2_EditCmd_remove_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6899]
WARNING: [Synth 8-6014] Unused sequential element emit_2_EditCmd_removeEop_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6905]
WARNING: [Synth 8-6014] Unused sequential element hdr_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7015]
WARNING: [Synth 8-6014] Unused sequential element emit_2_hdr_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6869]
WARNING: [Synth 8-6014] Unused sequential element emit_2_hdr_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6870]
WARNING: [Synth 8-6014] Unused sequential element emit_2_hdr_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6871]
WARNING: [Synth 8-6014] Unused sequential element Deparser_extracts_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7024]
WARNING: [Synth 8-6014] Unused sequential element emit_2_Deparser_extracts_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6875]
WARNING: [Synth 8-6014] Unused sequential element emit_2_Deparser_extracts_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6876]
WARNING: [Synth 8-6014] Unused sequential element emit_2_Deparser_extracts_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6877]
WARNING: [Synth 8-6014] Unused sequential element TUPLE0_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:7033]
WARNING: [Synth 8-6014] Unused sequential element emit_2_TUPLE0_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6881]
WARNING: [Synth 8-6014] Unused sequential element emit_2_TUPLE0_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6882]
WARNING: [Synth 8-6014] Unused sequential element emit_2_TUPLE0_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6883]
WARNING: [Synth 8-6014] Unused sequential element PKT_EOP_1_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:6959]
