
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _188_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.04    0.06    0.15    0.27 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00    0.27 ^ _188_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.59 ^ _188_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         b_q[0] (net)
                  0.06    0.00    0.59 ^ _076_/B (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.04    0.06    0.65 v _076_/Y (sky130_fd_sc_hd__nand2_1)
                                         _035_ (net)
                  0.04    0.00    0.65 v _079_/B1_N (sky130_fd_sc_hd__a21bo_1)
     2    0.01    0.09    0.21    0.86 ^ _079_/X (sky130_fd_sc_hd__a21bo_1)
                                         _037_ (net)
                  0.09    0.00    0.86 ^ _084_/A1 (sky130_fd_sc_hd__a21boi_2)
     3    0.01    0.06    0.08    0.94 v _084_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _041_ (net)
                  0.06    0.00    0.94 v _100_/A1 (sky130_fd_sc_hd__o31a_1)
     4    0.01    0.09    0.35    1.28 v _100_/X (sky130_fd_sc_hd__o31a_1)
                                         _055_ (net)
                  0.09    0.00    1.28 v _121_/A1 (sky130_fd_sc_hd__o31a_1)
     4    0.01    0.10    0.37    1.65 v _121_/X (sky130_fd_sc_hd__o31a_1)
                                         _072_ (net)
                  0.10    0.00    1.65 v _145_/A1 (sky130_fd_sc_hd__o31ai_2)
     3    0.01    0.29    0.34    1.99 ^ _145_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _017_ (net)
                  0.29    0.00    1.99 ^ _158_/A1 (sky130_fd_sc_hd__a211oi_1)
     2    0.01    0.10    0.14    2.13 v _158_/Y (sky130_fd_sc_hd__a211oi_1)
                                         _028_ (net)
                  0.10    0.00    2.13 v _164_/A3 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.07    0.28    2.41 v _164_/X (sky130_fd_sc_hd__o31a_1)
                                         _033_ (net)
                  0.07    0.00    2.41 v _165_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.05    0.14    2.55 v _165_/X (sky130_fd_sc_hd__xor2_1)
                                         sum_d[15] (net)
                  0.05    0.00    2.55 v _170_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.55   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    5.12 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.14    5.27 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00    5.27 ^ _170_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.27   clock reconvergence pessimism
                         -0.11    5.16   library setup time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 input ports missing set_input_delay.
  a[0]
  a[10]
  a[11]
  a[12]
  a[13]
  a[14]
  a[15]
  a[1]
  a[2]
  a[3]
  a[4]
  a[5]
  a[6]
  a[7]
  a[8]
  a[9]
  b[0]
  b[10]
  b[11]
  b[12]
  b[13]
  b[14]
  b[15]
  b[1]
  b[2]
  b[3]
  b[4]
  b[5]
  b[6]
  b[7]
  b[8]
  b[9]
  cin
Warning: There are 50 unconstrained endpoints.
  sum[0]
  sum[10]
  sum[11]
  sum[12]
  sum[13]
  sum[14]
  sum[15]
  sum[16]
  sum[1]
  sum[2]
  sum[3]
  sum[4]
  sum[5]
  sum[6]
  sum[7]
  sum[8]
  sum[9]
  _172_/D
  _173_/D
  _174_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
  _198_/D
  _199_/D
  _200_/D
  _201_/D
  _202_/D
  _203_/D
  _204_/D
