0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.srcs/sim_1/new/tb_DP.sv,1716950513,systemVerilog,,,,tb_DP,,uvm,,,,,,
D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.srcs/sources_1/new/DedicatedProcessor.sv,1716956460,systemVerilog,,D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.srcs/sources_1/new/controlunit.sv,,DedicatedProcessor;sig_interface,,uvm,,,,,,
D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.srcs/sources_1/new/controlunit.sv,1716949788,systemVerilog,,D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.srcs/sources_1/new/datapath.sv,,controlunit,,uvm,,,,,,
D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.srcs/sources_1/new/datapath.sv,1716949923,systemVerilog,,D:/FPGA_RISC/20240529_CountAdder/20240529_CountAdder.srcs/sim_1/new/tb_DP.sv,,adder;comparator;datapath;mux_2x1;register,,uvm,,,,,,
