module Stack (rstn,
              data_in,
              push,
              pop,
              clk,
              data_out,
              full,
              empty);
    
    parameter DEPTH     = 8;
    parameter BANDWIDTH = 4;
    
    input wire rstn, push, pop, clk;
    input wire[BANDWIDTH-1:0] data_in;
    output full, empty;
    output reg [BANDWIDTH-1:0] data_out;
    
    reg[$clog2(DEPTH):0] ptr;
    reg[BANDWIDTH-1:0] memory [0:DEPTH-1];
    
    assign empty = (ptr == 0) ? 1'b1 : 1'b0;
    assign full  = (ptr == DEPTH) ? 1'b1 : 1'b0;
    
    // reset_stack
    task reset_memory;
        integer i;
        begin
            for (i = 0; i < DEPTH;i=i+1) begin
                memory[i] = {BANDWIDTH{1'b0}};
            end
            ptr = 0;
        end
    endtask
    
    always @(posedge clk or negedge rstn) begin
        if (rstn) begin
            reset_memory;
        end
        else begin
            // pop
            if (pop && !push && !empty) begin
                data_out  = memory[ptr - 1];
                ptr = ptr - 1;
            end
            // push
            if (push && !pop && !full) begin
                memory[ptr] = data_in;
                ptr         = ptr + 1;
            end
        end
    end
endmodule