{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750150468306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750150468306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 02:54:28 2025 " "Processing started: Tue Jun 17 02:54:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750150468306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150468306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj -c reloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150468306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750150474603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750150474603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/reloj_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/reloj_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc " "Found entity 1: reloj_soc" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reloj_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reloj_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_irq_mapper " "Found entity 1: reloj_soc_irq_mapper" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1 " "Found entity 1: reloj_soc_mm_interconnect_1" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: reloj_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1_rsp_mux " "Found entity 1: reloj_soc_mm_interconnect_1_rsp_mux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482088 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1_rsp_demux " "Found entity 1: reloj_soc_mm_interconnect_1_rsp_demux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1_cmd_mux " "Found entity 1: reloj_soc_mm_interconnect_1_cmd_mux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1_cmd_demux " "Found entity 1: reloj_soc_mm_interconnect_1_cmd_demux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482112 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482112 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482112 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482112 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "reloj_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "reloj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "reloj_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1_router_004_default_decode " "Found entity 1: reloj_soc_mm_interconnect_1_router_004_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482142 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_1_router_004 " "Found entity 2: reloj_soc_mm_interconnect_1_router_004" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1_router_002_default_decode " "Found entity 1: reloj_soc_mm_interconnect_1_router_002_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482147 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_1_router_002 " "Found entity 2: reloj_soc_mm_interconnect_1_router_002" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_1_router_default_decode " "Found entity 1: reloj_soc_mm_interconnect_1_router_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482151 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_1_router " "Found entity 2: reloj_soc_mm_interconnect_1_router" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0 " "Found entity 1: reloj_soc_mm_interconnect_0" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: reloj_soc_mm_interconnect_0_rsp_mux_001" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_rsp_mux " "Found entity 1: reloj_soc_mm_interconnect_0_rsp_mux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_rsp_demux " "Found entity 1: reloj_soc_mm_interconnect_0_rsp_demux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_mux_003 " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_mux_003" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_mux " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_mux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_demux_001" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_cmd_demux " "Found entity 1: reloj_soc_mm_interconnect_0_cmd_demux" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_005_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_005_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482206 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router_005 " "Found entity 2: reloj_soc_mm_interconnect_0_router_005" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_002_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482212 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router_002 " "Found entity 2: reloj_soc_mm_interconnect_0_router_002" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_001_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482216 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router_001 " "Found entity 2: reloj_soc_mm_interconnect_0_router_001" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at reloj_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750150482218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_mm_interconnect_0_router_default_decode " "Found entity 1: reloj_soc_mm_interconnect_0_router_default_decode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482222 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_mm_interconnect_0_router " "Found entity 2: reloj_soc_mm_interconnect_0_router" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_UART_sim_scfifo_w " "Found entity 1: reloj_soc_UART_sim_scfifo_w" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482240 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_UART_scfifo_w " "Found entity 2: reloj_soc_UART_scfifo_w" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482240 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_soc_UART_sim_scfifo_r " "Found entity 3: reloj_soc_UART_sim_scfifo_r" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482240 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_soc_UART_scfifo_r " "Found entity 4: reloj_soc_UART_scfifo_r" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482240 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_soc_UART " "Found entity 5: reloj_soc_UART" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_TIMER " "Found entity 1: reloj_soc_TIMER" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_TIMER.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_shared_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_shared_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_SHARED_RAM " "Found entity 1: reloj_soc_SHARED_RAM" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_sdram_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_sdram_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_SDRAM_CLK " "Found entity 1: reloj_soc_SDRAM_CLK" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_sdram_clk_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_sdram_clk_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_SDRAM_CLK_sys_pll " "Found entity 1: reloj_soc_SDRAM_CLK_sys_pll" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_reg_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_reg_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_REG_LEDS " "Found entity 1: reloj_soc_REG_LEDS" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_REG_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_reg_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_reg_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_REG_BUTTONS " "Found entity 1: reloj_soc_REG_BUTTONS" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_REG_BUTTONS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_RAM " "Found entity 1: reloj_soc_RAM" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II " "Found entity 1: reloj_soc_NIOS_II" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_register_bank_a_module " "Found entity 1: reloj_soc_NIOS_II_cpu_register_bank_a_module" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_soc_NIOS_II_cpu_register_bank_b_module " "Found entity 2: reloj_soc_NIOS_II_cpu_register_bank_b_module" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_soc_NIOS_II_cpu_nios2_oci_debug " "Found entity 3: reloj_soc_NIOS_II_cpu_nios2_oci_debug" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_soc_NIOS_II_cpu_nios2_oci_break " "Found entity 4: reloj_soc_NIOS_II_cpu_nios2_oci_break" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_soc_NIOS_II_cpu_nios2_oci_xbrk " "Found entity 5: reloj_soc_NIOS_II_cpu_nios2_oci_xbrk" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "6 reloj_soc_NIOS_II_cpu_nios2_oci_dbrk " "Found entity 6: reloj_soc_NIOS_II_cpu_nios2_oci_dbrk" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "7 reloj_soc_NIOS_II_cpu_nios2_oci_itrace " "Found entity 7: reloj_soc_NIOS_II_cpu_nios2_oci_itrace" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "8 reloj_soc_NIOS_II_cpu_nios2_oci_td_mode " "Found entity 8: reloj_soc_NIOS_II_cpu_nios2_oci_td_mode" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "9 reloj_soc_NIOS_II_cpu_nios2_oci_dtrace " "Found entity 9: reloj_soc_NIOS_II_cpu_nios2_oci_dtrace" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "10 reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "11 reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "12 reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "13 reloj_soc_NIOS_II_cpu_nios2_oci_fifo " "Found entity 13: reloj_soc_NIOS_II_cpu_nios2_oci_fifo" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "14 reloj_soc_NIOS_II_cpu_nios2_oci_pib " "Found entity 14: reloj_soc_NIOS_II_cpu_nios2_oci_pib" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "15 reloj_soc_NIOS_II_cpu_nios2_oci_im " "Found entity 15: reloj_soc_NIOS_II_cpu_nios2_oci_im" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "16 reloj_soc_NIOS_II_cpu_nios2_performance_monitors " "Found entity 16: reloj_soc_NIOS_II_cpu_nios2_performance_monitors" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "17 reloj_soc_NIOS_II_cpu_nios2_avalon_reg " "Found entity 17: reloj_soc_NIOS_II_cpu_nios2_avalon_reg" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "18 reloj_soc_NIOS_II_cpu_ociram_sp_ram_module " "Found entity 18: reloj_soc_NIOS_II_cpu_ociram_sp_ram_module" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "19 reloj_soc_NIOS_II_cpu_nios2_ocimem " "Found entity 19: reloj_soc_NIOS_II_cpu_nios2_ocimem" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "20 reloj_soc_NIOS_II_cpu_nios2_oci " "Found entity 20: reloj_soc_NIOS_II_cpu_nios2_oci" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""} { "Info" "ISGN_ENTITY_NAME" "21 reloj_soc_NIOS_II_cpu " "Found entity 21: reloj_soc_NIOS_II_cpu" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_debug_slave_sysclk " "Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_sysclk" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_debug_slave_tck " "Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_tck" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_debug_slave_wrapper " "Found entity 1: reloj_soc_NIOS_II_cpu_debug_slave_wrapper" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_nios_ii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_NIOS_II_cpu_test_bench " "Found entity 1: reloj_soc_NIOS_II_cpu_test_bench" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_HPS " "Found entity 1: reloj_soc_HPS" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_HPS_hps_io " "Found entity 1: reloj_soc_HPS_hps_io" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "reloj_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_HPS_hps_io_border " "Found entity 1: reloj_soc_HPS_hps_io_border" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io_border.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_HPS_fpga_interfaces " "Found entity 1: reloj_soc_HPS_fpga_interfaces" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS_fpga_interfaces.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO_PLL " "Found entity 1: reloj_soc_AUDIO_PLL" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO_PLL_audio_pll " "Found entity 1: reloj_soc_AUDIO_PLL_audio_pll" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482497 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150482499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO_CONFIG " "Found entity 1: reloj_soc_AUDIO_CONFIG" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "reloj_soc/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_soc/synthesis/submodules/reloj_soc_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj_soc/synthesis/submodules/reloj_soc_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_soc_AUDIO " "Found entity 1: reloj_soc_AUDIO" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150482597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150482597 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150482597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_soc " "Elaborating entity \"reloj_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750150482759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO reloj_soc_AUDIO:audio " "Elaborating entity \"reloj_soc_AUDIO\" for hierarchy \"reloj_soc_AUDIO:audio\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "audio" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150482808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge reloj_soc_AUDIO:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" "Bit_Clock_Edges" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150482824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" "Audio_Out_Serializer" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150482842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" "Audio_Out_Left_Channel_FIFO" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_audio_out_serializer.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150482853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483053 ""}  } { { "reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150483053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9ba1 " "Found entity 1: scfifo_9ba1" {  } { { "db/scfifo_9ba1.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/scfifo_9ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150483107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150483107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9ba1 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated " "Elaborating entity \"scfifo_9ba1\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s2a1 " "Found entity 1: a_dpfifo_s2a1" {  } { { "db/a_dpfifo_s2a1.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_s2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150483137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150483137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s2a1 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo " "Elaborating entity \"a_dpfifo_s2a1\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\"" {  } { { "db/scfifo_9ba1.tdf" "dpfifo" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/scfifo_9ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150483191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150483191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s2a1.tdf" "FIFOram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_s2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150483252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150483252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s2a1.tdf" "almost_full_comparer" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_s2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_s2a1.tdf" "three_comparison" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_s2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150483323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150483323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s2a1.tdf" "rd_ptr_msb" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_s2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150483381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150483381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_s2a1.tdf" "usedw_counter" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_s2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150483437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150483437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"reloj_soc_AUDIO:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_9ba1:auto_generated\|a_dpfifo_s2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_s2a1.tdf" "wr_ptr" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_s2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO_CONFIG reloj_soc_AUDIO_CONFIG:audio_config " "Elaborating entity \"reloj_soc_AUDIO_CONFIG\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "audio_config" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "AV_Config_Auto_Init" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150483729 "|reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" "Serial_Bus_Controller" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_CONFIG.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150483789 "|reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150483809 "|reloj_soc|reloj_soc_AUDIO_CONFIG:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO_PLL reloj_soc_AUDIO_PLL:audio_pll " "Elaborating entity \"reloj_soc_AUDIO_PLL\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "audio_pll" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_AUDIO_PLL_audio_pll reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll " "Elaborating entity \"reloj_soc_AUDIO_PLL_audio_pll\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" "audio_pll" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "altera_pll_i" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483880 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750150483896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"reloj_soc_AUDIO_PLL:audio_pll\|reloj_soc_AUDIO_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150483896 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150483896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal reloj_soc_AUDIO_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"reloj_soc_AUDIO_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" "reset_from_locked" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_AUDIO_PLL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_HPS reloj_soc_HPS:hps " "Elaborating entity \"reloj_soc_HPS\" for hierarchy \"reloj_soc_HPS:hps\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "hps" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_HPS_fpga_interfaces reloj_soc_HPS:hps\|reloj_soc_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"reloj_soc_HPS_fpga_interfaces\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS.v" "fpga_interfaces" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_HPS_hps_io reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io " "Elaborating entity \"reloj_soc_HPS_hps_io\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS.v" "hps_io" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150483995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_HPS_hps_io_border reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border " "Elaborating entity \"reloj_soc_HPS_hps_io_border\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io.v" "border" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_HPS_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750150484054 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750150484054 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484064 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150484066 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484101 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1750150484103 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150484103 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750150484107 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750150484107 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750150484161 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750150484163 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484165 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750150484177 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150484495 ""}  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150484495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150484546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150484546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484711 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1750150484711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150484722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150484749 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150484749 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150484749 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150484749 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150484749 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750150484749 "|reloj_soc|reloj_soc_HPS:hps|reloj_soc_HPS_hps_io:hps_io|reloj_soc_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"reloj_soc_HPS:hps\|reloj_soc_HPS_hps_io:hps_io\|reloj_soc_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "reloj_soc/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II reloj_soc_NIOS_II:nios_ii " "Elaborating entity \"reloj_soc_NIOS_II\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "nios_ii" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu " "Elaborating entity \"reloj_soc_NIOS_II_cpu\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" "cpu" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_test_bench reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_test_bench:the_reloj_soc_NIOS_II_cpu_test_bench " "Elaborating entity \"reloj_soc_NIOS_II_cpu_test_bench\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_test_bench:the_reloj_soc_NIOS_II_cpu_test_bench\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_test_bench" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_register_bank_a_module reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a " "Elaborating entity \"reloj_soc_NIOS_II_cpu_register_bank_a_module\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_register_bank_a" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_altsyncram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485237 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150485237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150485303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150485303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_a_module:reloj_soc_NIOS_II_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_register_bank_b_module reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b " "Elaborating entity \"reloj_soc_NIOS_II_cpu_register_bank_b_module\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_register_bank_b_module:reloj_soc_NIOS_II_cpu_register_bank_b\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_register_bank_b" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_debug reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_debug\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_debug" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_debug:the_reloj_soc_NIOS_II_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485443 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150485443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_break reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_break\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_break:the_reloj_soc_NIOS_II_cpu_nios2_oci_break\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_break" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_xbrk reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_xbrk\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_xbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_xbrk" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_dbrk reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_dbrk\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dbrk:the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_dbrk" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_itrace reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_itrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_itrace\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_itrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_itrace" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_dtrace reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_td_mode reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\|reloj_soc_NIOS_II_cpu_nios2_oci_td_mode:reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_td_mode\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_dtrace:the_reloj_soc_NIOS_II_cpu_nios2_oci_dtrace\|reloj_soc_NIOS_II_cpu_nios2_oci_td_mode:reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_fifo reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_fifo\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt:the_reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt:the_reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo\|reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc:the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_pib reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_pib:the_reloj_soc_NIOS_II_cpu_nios2_oci_pib " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_pib\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_pib:the_reloj_soc_NIOS_II_cpu_nios2_oci_pib\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_pib" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_oci_im reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_im:the_reloj_soc_NIOS_II_cpu_nios2_oci_im " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_oci_im\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_oci_im:the_reloj_soc_NIOS_II_cpu_nios2_oci_im\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_oci_im" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_avalon_reg reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_avalon_reg\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_avalon_reg:the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_avalon_reg" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_nios2_ocimem reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem " "Elaborating entity \"reloj_soc_NIOS_II_cpu_nios2_ocimem\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_nios2_ocimem" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_ociram_sp_ram_module reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram " "Elaborating entity \"reloj_soc_NIOS_II_cpu_ociram_sp_ram_module\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "reloj_soc_NIOS_II_cpu_ociram_sp_ram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_altsyncram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485667 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150485667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150485735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150485735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_nios2_ocimem:the_reloj_soc_NIOS_II_cpu_nios2_ocimem\|reloj_soc_NIOS_II_cpu_ociram_sp_ram_module:reloj_soc_NIOS_II_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_debug_slave_wrapper reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper " "Elaborating entity \"reloj_soc_NIOS_II_cpu_debug_slave_wrapper\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" "the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_debug_slave_tck reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck " "Elaborating entity \"reloj_soc_NIOS_II_cpu_debug_slave_tck\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_tck:the_reloj_soc_NIOS_II_cpu_debug_slave_tck\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "the_reloj_soc_NIOS_II_cpu_debug_slave_tck" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_NIOS_II_cpu_debug_slave_sysclk reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk " "Elaborating entity \"reloj_soc_NIOS_II_cpu_debug_slave_sysclk\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|reloj_soc_NIOS_II_cpu_debug_slave_sysclk:the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "the_reloj_soc_NIOS_II_cpu_debug_slave_sysclk" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "reloj_soc_NIOS_II_cpu_debug_slave_phy" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Instantiated megafunction \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150485888 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150485888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_NIOS_II_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150485904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150486317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"reloj_soc_NIOS_II:nios_ii\|reloj_soc_NIOS_II_cpu:cpu\|reloj_soc_NIOS_II_cpu_nios2_oci:the_reloj_soc_NIOS_II_cpu_nios2_oci\|reloj_soc_NIOS_II_cpu_debug_slave_wrapper:the_reloj_soc_NIOS_II_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:reloj_soc_NIOS_II_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150486459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_RAM reloj_soc_RAM:ram " "Elaborating entity \"reloj_soc_RAM\" for hierarchy \"reloj_soc_RAM:ram\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "ram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150486508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reloj_soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "the_altsyncram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150486522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150486538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file reloj_soc_RAM.hex " "Parameter \"init_file\" = \"reloj_soc_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150486538 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_RAM.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150486538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udm1 " "Found entity 1: altsyncram_udm1" {  } { { "db/altsyncram_udm1.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_udm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150486586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150486586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udm1 reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated " "Elaborating entity \"altsyncram_udm1\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150486601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150487014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150487014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_udm1.tdf" "decode3" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_udm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150487063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150487063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"reloj_soc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_udm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_udm1.tdf" "mux2" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_udm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_REG_BUTTONS reloj_soc_REG_BUTTONS:reg_buttons " "Elaborating entity \"reloj_soc_REG_BUTTONS\" for hierarchy \"reloj_soc_REG_BUTTONS:reg_buttons\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "reg_buttons" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_REG_LEDS reloj_soc_REG_LEDS:reg_leds " "Elaborating entity \"reloj_soc_REG_LEDS\" for hierarchy \"reloj_soc_REG_LEDS:reg_leds\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "reg_leds" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_SDRAM_CLK reloj_soc_SDRAM_CLK:sdram_clk " "Elaborating entity \"reloj_soc_SDRAM_CLK\" for hierarchy \"reloj_soc_SDRAM_CLK:sdram_clk\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "sdram_clk" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_SDRAM_CLK_sys_pll reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll " "Elaborating entity \"reloj_soc_SDRAM_CLK_sys_pll\" for hierarchy \"reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK.v" "sys_pll" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" "altera_pll_i" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750150487356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"reloj_soc_SDRAM_CLK:sdram_clk\|reloj_soc_SDRAM_CLK_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487368 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SDRAM_CLK_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150487368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_SHARED_RAM reloj_soc_SHARED_RAM:shared_ram " "Elaborating entity \"reloj_soc_SHARED_RAM\" for hierarchy \"reloj_soc_SHARED_RAM:shared_ram\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "shared_ram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" "the_altsyncram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file reloj_soc_SHARED_RAM.hex " "Parameter \"init_file\" = \"reloj_soc_SHARED_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150487412 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_SHARED_RAM.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150487412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ig92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ig92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ig92 " "Found entity 1: altsyncram_ig92" {  } { { "db/altsyncram_ig92.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_ig92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150487478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150487478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ig92 reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram\|altsyncram_ig92:auto_generated " "Elaborating entity \"altsyncram_ig92\" for hierarchy \"reloj_soc_SHARED_RAM:shared_ram\|altsyncram:the_altsyncram\|altsyncram_ig92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150487484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_TIMER reloj_soc_TIMER:timer " "Elaborating entity \"reloj_soc_TIMER\" for hierarchy \"reloj_soc_TIMER:timer\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "timer" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_UART reloj_soc_UART:uart " "Elaborating entity \"reloj_soc_UART\" for hierarchy \"reloj_soc_UART:uart\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "uart" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_UART_scfifo_w reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w " "Elaborating entity \"reloj_soc_UART_scfifo_w\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "the_reloj_soc_UART_scfifo_w" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "wfifo" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488276 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150488276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150488327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150488327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150488359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150488359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150488390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150488390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150488445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150488445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150488500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150488500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150488563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150488563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_w:the_reloj_soc_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_UART_scfifo_r reloj_soc_UART:uart\|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r " "Elaborating entity \"reloj_soc_UART_scfifo_r\" for hierarchy \"reloj_soc_UART:uart\|reloj_soc_UART_scfifo_r:the_reloj_soc_UART_scfifo_r\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "the_reloj_soc_UART_scfifo_r" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "reloj_soc_UART_alt_jtag_atlantic" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic " "Instantiated megafunction \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750150488951 ""}  } { { "reloj_soc/synthesis/submodules/reloj_soc_UART.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750150488951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"reloj_soc_UART:uart\|alt_jtag_atlantic:reloj_soc_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150488989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0 reloj_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"reloj_soc_mm_interconnect_0\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "mm_interconnect_0" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_data_master_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_data_master_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_instruction_master_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_instruction_master_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_audio_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_config_avalon_av_config_slave_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "uart_avalon_jtag_slave_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_debug_mem_slave_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_debug_mem_slave_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg_leds_s1_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "reg_leds_s1_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_data_master_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_data_master_agent" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_instruction_master_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "nios_ii_instruction_master_agent" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_agent" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "audio_avalon_audio_slave_agent_rsp_fifo" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router " "Elaborating entity \"reloj_soc_mm_interconnect_0_router\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router\|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router:router\|reloj_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_001 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_001\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_001_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001\|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_001:router_001\|reloj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_002 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_002\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_002_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002\|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_002:router_002\|reloj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_005 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_005\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "router_005" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_router_005_default_decode reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005\|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_0_router_005_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_router_005:router_005\|reloj_soc_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_demux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_demux_001 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_mux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_cmd_mux_003 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"reloj_soc_mm_interconnect_0_cmd_mux_003\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_rsp_demux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"reloj_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 3102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_rsp_mux reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"reloj_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 3315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_rsp_mux_001 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"reloj_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 3338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_avalon_st_adapter reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"reloj_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0.v" 3367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"reloj_soc_mm_interconnect_0:mm_interconnect_0\|reloj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|reloj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1 reloj_soc_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"reloj_soc_mm_interconnect_1\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "mm_interconnect_1" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150489983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:shared_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:shared_ram_s1_translator\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "shared_ram_s1_translator" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "hps_h2f_axi_master_agent" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "hps_h2f_lw_axi_master_agent" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:shared_ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:shared_ram_s1_agent\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "shared_ram_s1_agent" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:shared_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:shared_ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:shared_ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:shared_ram_s1_agent_rsp_fifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "shared_ram_s1_agent_rsp_fifo" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:shared_ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:shared_ram_s1_agent_rdata_fifo\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "shared_ram_s1_agent_rdata_fifo" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_router reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router:router " "Elaborating entity \"reloj_soc_mm_interconnect_1_router\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router:router\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "router" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_router_default_decode reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router:router\|reloj_soc_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_1_router_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router:router\|reloj_soc_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_router_002 reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"reloj_soc_mm_interconnect_1_router_002\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_002:router_002\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "router_002" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_router_002_default_decode reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_002:router_002\|reloj_soc_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_1_router_002_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_002:router_002\|reloj_soc_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_router_004 reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"reloj_soc_mm_interconnect_1_router_004\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_004:router_004\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "router_004" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_router_004_default_decode reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_004:router_004\|reloj_soc_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"reloj_soc_mm_interconnect_1_router_004_default_decode\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_router_004:router_004\|reloj_soc_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "shared_ram_s1_burst_adapter" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:shared_ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_cmd_demux reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"reloj_soc_mm_interconnect_1_cmd_demux\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_cmd_mux reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"reloj_soc_mm_interconnect_1_cmd_mux\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_rsp_demux reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"reloj_soc_mm_interconnect_1_rsp_demux\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_mm_interconnect_1_rsp_mux reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"reloj_soc_mm_interconnect_1_rsp_mux\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|reloj_soc_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750150490594 "|reloj_soc|reloj_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750150490594 "|reloj_soc|reloj_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750150490594 "|reloj_soc|reloj_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\"" {  } { { "reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" "hps_h2f_axi_master_wr_cmd_width_adapter" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/reloj_soc_mm_interconnect_1.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750150490649 "|reloj_soc|reloj_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1750150490649 "|reloj_soc|reloj_soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"reloj_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj_soc_irq_mapper reloj_soc_irq_mapper:irq_mapper " "Elaborating entity \"reloj_soc_irq_mapper\" for hierarchy \"reloj_soc_irq_mapper:irq_mapper\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "irq_mapper" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "rst_controller" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "reloj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "reloj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "rst_controller_001" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150490726 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750150492759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.17.02:54:55 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl " "2025.06.17.02:54:55 Progress: Loading sld80a31ca0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150495719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150497685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150497812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150500036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150500109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150500207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150500300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150500316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150500316 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750150501016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80a31ca0/alt_sld_fab.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ip/sld80a31ca0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150501238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150501238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150501318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150501318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150501334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150501334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150501409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150501409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150501488 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150501488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150501488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/db/ip/sld80a31ca0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750150501555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150501555 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"reloj_soc_AUDIO_CONFIG:audio_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750150503511 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750150503511 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750150505434 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "reloj_soc/synthesis/reloj_soc.v" "" { Text "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/reloj_soc/synthesis/reloj_soc.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1750150507053 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750150507053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150507301 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "412 " "412 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750150508677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "reloj_soc_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"reloj_soc_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150508904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/output_files/reloj.map.smsg " "Generated suppressed messages file C:/Users/f_cec/Documents/GitHub/MP3-Proyecto/quartus/output_files/reloj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150509997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "27 0 3 0 0 " "Adding 27 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750150646886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750150646886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3962 " "Implemented 3962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750150647345 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750150647345 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1750150647345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3337 " "Implemented 3337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750150647345 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750150647345 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1750150647345 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1750150647345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750150647345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750150647440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 02:57:27 2025 " "Processing ended: Tue Jun 17 02:57:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750150647440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750150647440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750150647440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750150647440 ""}
