

================================================================
== Vitis HLS Report for 'svm_Pipeline_VITIS_LOOP_19_211'
================================================================
* Date:           Mon May 12 21:52:05 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        svm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.165 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_2  |       65|       65|        15|          3|          1|    18|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul21 = alloca i32 1"   --->   Operation 18 'alloca' 'phi_mul21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%norma_22 = alloca i32 1"   --->   Operation 19 'alloca' 'norma_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_11 = alloca i32 1"   --->   Operation 20 'alloca' 'j_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15_10_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln15_10"   --->   Operation 21 'read' 'zext_ln15_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln15_10_cast = zext i11 %zext_ln15_10_read"   --->   Operation 22 'zext' 'zext_ln15_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j_11"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %norma_22"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %phi_mul21"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.11"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = load i5 %j_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 28 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln19 = icmp_eq  i5 %j, i5 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 29 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18, i64 18, i64 18"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln19 = add i5 %j, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 31 'add' 'add_ln19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.11.split, void %for.inc15.11.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 32 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul21_load = load i15 %phi_mul21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 33 'load' 'phi_mul21_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 34 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln22 = add i15 %phi_mul21_load, i15 1248" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 35 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln22_11 = add i15 %phi_mul21_load, i15 %zext_ln15_10_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 36 'add' 'add_ln22_11' <Predicate = (!icmp_ln19)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i15 %add_ln22_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 37 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sup_vectors_addr = getelementptr i32 %sup_vectors, i64 0, i64 %zext_ln22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 38 'getelementptr' 'sup_vectors_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%test_vector_addr = getelementptr i32 %test_vector, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 39 'getelementptr' 'test_vector_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%test_vector_load = load i5 %test_vector_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 40 'load' 'test_vector_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%sup_vectors_load = load i15 %sup_vectors_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 41 'load' 'sup_vectors_load' <Predicate = (!icmp_ln19)> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 22464> <ROM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln19 = store i5 %add_ln19, i5 %j_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 42 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln19 = store i15 %add_ln22, i15 %phi_mul21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 43 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 44 [1/2] (0.69ns)   --->   "%test_vector_load = load i5 %test_vector_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 44 'load' 'test_vector_load' <Predicate = (!icmp_ln19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 45 [1/2] (1.24ns)   --->   "%sup_vectors_load = load i15 %sup_vectors_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 45 'load' 'sup_vectors_load' <Predicate = (!icmp_ln19)> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 22464> <ROM>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %test_vector_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 46 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 47 [5/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln22, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 47 'fsub' 'diff' <Predicate = (!icmp_ln19)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 48 [4/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln22, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 48 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 49 [3/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln22, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 49 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 50 [2/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln22, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 50 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 51 [1/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln22, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 51 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 52 [4/4] (2.32ns)   --->   "%diff_27 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23]   --->   Operation 52 'fmul' 'diff_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 53 [3/4] (2.32ns)   --->   "%diff_27 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23]   --->   Operation 53 'fmul' 'diff_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 54 [2/4] (2.32ns)   --->   "%diff_27 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23]   --->   Operation 54 'fmul' 'diff_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 55 [1/4] (2.32ns)   --->   "%diff_27 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23]   --->   Operation 55 'fmul' 'diff_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%norma_22_load = load i32 %norma_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 56 'load' 'norma_22_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [4/4] (2.77ns)   --->   "%norma = fadd i32 %norma_22_load, i32 %diff_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 57 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%norma_22_load_1 = load i32 %norma_22"   --->   Operation 65 'load' 'norma_22_load_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %norma_22_out, i32 %norma_22_load_1"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 58 [3/4] (2.77ns)   --->   "%norma = fadd i32 %norma_22_load, i32 %diff_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 58 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 59 [2/4] (2.77ns)   --->   "%norma = fadd i32 %norma_22_load, i32 %diff_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 59 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.16>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:20]   --->   Operation 60 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:14]   --->   Operation 61 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [1/4] (2.77ns)   --->   "%norma = fadd i32 %norma_22_load, i32 %diff_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 62 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln19 = store i32 %norma, i32 %norma_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 63 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19]   --->   Operation 64 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('phi_mul21') [5]  (0 ns)
	'load' operation ('phi_mul21_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) on local variable 'phi_mul21' [22]  (0 ns)
	'add' operation ('add_ln22_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) [26]  (0.775 ns)
	'getelementptr' operation ('sup_vectors_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) [28]  (0 ns)
	'load' operation ('sup_vectors_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) on array 'sup_vectors' [34]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('sup_vectors_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) on array 'sup_vectors' [34]  (1.25 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) [35]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) [35]  (2.98 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) [35]  (2.98 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) [35]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22) [35]  (2.98 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23) [36]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23) [36]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23) [36]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('diff', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23) [36]  (2.32 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'load' operation ('norma_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) on local variable 'norma' [23]  (0 ns)
	'fadd' operation ('norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) [37]  (2.78 ns)

 <State 13>: 2.78ns
The critical path consists of the following:
	'fadd' operation ('norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) [37]  (2.78 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'fadd' operation ('norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) [37]  (2.78 ns)

 <State 15>: 3.17ns
The critical path consists of the following:
	'fadd' operation ('norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24) [37]  (2.78 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:19) of variable 'norma', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24 on local variable 'norma' [39]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
