#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 18 18:47:36 2025
# Process ID         : 46244
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_24
# Command line       : vivado.exe -mode batch -source synth.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_24/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_24\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 9566 MB
# Total Virtual      : 60188 MB
# Available Virtual  : 26840 MB
#-----------------------------------------------------------
source synth.tcl
# create_project dct_1d_8x1_proj ./dct_1d_8x1_proj -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_24/dct_1d_8x1_proj'
# set_property target_language Verilog [current_project]
# add_files -norecurse {../cho-lee_2d_dct.v}
# update_compile_order -fileset sources_1
# set_property top cho_lee_2d_dct [current_fileset]
# synth_design -top cho_lee_2d_dct -part xc7z020clg484-1
Command: synth_design -top cho_lee_2d_dct -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37100
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1128.316 ; gain = 466.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cho_lee_2d_dct' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:282]
INFO: [Synth 8-6155] done synthesizing module 'cho_lee_2d_dct' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:1]
WARNING: [Synth 8-6014] Unused sequential element a5_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:274]
WARNING: [Synth 8-6014] Unused sequential element a6_reg was removed.  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:274]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[0][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[1][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[2][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[3][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[4][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[5][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[6][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register input_buffer_reg[7][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:156]
WARNING: [Synth 8-7137] Register dct_in_reg[0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register dct_in_reg[1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register dct_in_reg[2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register dct_in_reg[3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register dct_in_reg[4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register dct_in_reg[5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register dct_in_reg[6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register dct_in_reg[7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:173]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[0][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[1][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][4] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][5] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][6] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[2][7] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[3][0] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[3][1] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[3][2] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
WARNING: [Synth 8-7137] Register row_dct_result_reg[3][3] in module cho_lee_2d_dct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:192]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.668 ; gain = 611.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.668 ; gain = 611.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.668 ; gain = 611.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cho_lee_2d_dct'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      00000000001 |                             0000
               LOAD_DATA |                      00000000010 |                             0001
           ROW_DCT_START |                      00000000100 |                             0010
            ROW_DCT_CALC |                      00000001000 |                             0011
            ROW_DCT_WAIT |                      00000010000 |                             0100
          TRANSPOSE_DATA |                      00000100000 |                             0101
           COL_DCT_START |                      00001000000 |                             0110
            COL_DCT_CALC |                      00010000000 |                             0111
            COL_DCT_WAIT |                      00100000000 |                             1000
           OUTPUT_RESULT |                      01000000000 |                             1001
              DONE_STATE |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cho_lee_2d_dct'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.953 ; gain = 617.617
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   41 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 4     
	   3 Input   25 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 79    
	               24 Bit    Registers := 73    
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	               9x32  Multipliers := 3     
	               8x32  Multipliers := 1     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 1     
	  11 Input   24 Bit        Muxes := 8     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 7     
	  11 Input    6 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 75    
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 16    
	  11 Input    1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1568.438 ; gain = 907.102
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1568.438 ; gain = 907.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1568.438 ; gain = 907.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dct_1d_state[1] with 1st driver pin 'dct_1d_state_reg[1]__0/Q' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:182]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dct_1d_state[1] with 2nd driver pin 'dct_1d_state_reg[1]/Q' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:282]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dct_1d_state[0] with 1st driver pin 'dct_1d_state_reg[0]__0/Q' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:182]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dct_1d_state[0] with 2nd driver pin 'dct_1d_state_reg[0]/Q' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_2d_dct.v:282]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   140|
|3     |LUT1   |    25|
|4     |LUT2   |   441|
|5     |LUT3   |    89|
|6     |LUT4   |    79|
|7     |LUT5   |    72|
|8     |LUT6   |   887|
|9     |MUXF7  |    20|
|10    |FDCE   |   348|
|11    |FDPE   |     1|
|12    |FDRE   |  2421|
|13    |IBUF   |    28|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4579|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 205 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.520 ; gain = 1024.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1739.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cho_lee_2d_dct' is not ideal for floorplanning, since the cellview 'cho_lee_2d_dct' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 39e8dd95
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 104 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1842.496 ; gain = 1184.145
# report_timing_summary -file timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file utilization_synth.rpt
# report_power -file power_synth.rpt
Command: report_power -file power_synth.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_checkpoint -force post_synth.dcp
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2152.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/cho-lee_24/post_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 18:48:10 2025...
