
---------- Begin Simulation Statistics ----------
final_tick                                83562828000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303212                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680972                       # Number of bytes of host memory used
host_op_rate                                   303808                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   329.80                       # Real time elapsed on the host
host_tick_rate                              253372651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083563                       # Number of seconds simulated
sim_ticks                                 83562828000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.671257                       # CPI: cycles per instruction
system.cpu.discardedOps                        189413                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34412852                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598352                       # IPC: instructions per cycle
system.cpu.numCycles                        167125656                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132712804                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370453                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            530                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              65722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111065                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57582                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136084                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572259                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572259                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20023744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20023744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201806                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201806    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201806                       # Request fanout histogram
system.membus.reqLayer0.occupancy           852478000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1079184356                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            396689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286774                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396008                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1551                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047322                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048873                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82488448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82544128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169177                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7108160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852640                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 852033     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    607      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852640                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1288994000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024175994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481629                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481651                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              481629                       # number of overall hits
system.l2.overall_hits::total                  481651                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201153                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201812                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            201153                       # number of overall misses
system.l2.overall_misses::total                201812                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16756178500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16807080500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50902000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16756178500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16807080500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682782                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683463                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682782                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683463                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294608                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295279                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294608                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295279                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77241.274659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83300.664171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83280.877748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77241.274659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83300.664171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83280.877748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111065                       # number of writebacks
system.l2.writebacks::total                    111065                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201806                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44312000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14744337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14788649000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44312000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14744337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14788649000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295270                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295270                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67241.274659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73301.302033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73281.512938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67241.274659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73301.302033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73281.512938                       # average overall mshr miss latency
system.l2.replacements                         169177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606100                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606100                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606100                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          184                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              184                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          184                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          184                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11606902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11606902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85292.187179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85292.187179                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10246062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10246062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75292.187179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75292.187179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50902000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50902000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77241.274659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77241.274659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44312000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44312000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67241.274659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67241.274659                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5149276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5149276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79135.632943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79135.632943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4498275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4498275000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164297                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69137.220847                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69137.220847                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31923.872645                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.760895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.710872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.784938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31811.376834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974239                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15626                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11124625                       # Number of tag accesses
system.l2.tags.data_accesses                 11124625                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    111065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006560149652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6614                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6614                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              526851                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201806                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111065                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201806                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111065                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     88                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201806                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   6614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.496220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.983437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.115632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6338     95.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          108      1.63%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           28      0.42%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           12      0.18%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          126      1.91%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2623            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6614                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.782885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.753475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4058     61.35%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.29%     62.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2321     35.09%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      2.25%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6614                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12915584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7108160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83552356000                       # Total gap between requests
system.mem_ctrls.avgGap                     267050.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12867776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 504722.027837545145                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153989235.500742018223                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85015409.004587531090                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201147                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111065                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17200654                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6405358498                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4655763811296                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26101.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31844.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  41919270.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12915584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7108160                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7108160                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201147                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201806                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111065                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111065                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       504722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    154056634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154561356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       504722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       504722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85063660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85063660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85063660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       504722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    154056634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239625016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201718                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111002                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         6286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         6292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         6329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         6185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         6301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         6009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         6132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         6199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         6234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         6411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         6472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         6626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         6610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         6510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         6476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         3369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         3122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         3575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3555                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2894107896                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             672124376                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6422559152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14347.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31839.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140403                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72578                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        99739                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   200.664534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.305020                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.031936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        60663     60.82%     60.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16384     16.43%     77.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3229      3.24%     80.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2054      2.06%     82.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10439     10.47%     93.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1141      1.14%     94.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          437      0.44%     94.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          427      0.43%     95.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4965      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        99739                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12909952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.493958                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.015409                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    78221418.911996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    138090889.540805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   277159315.910389                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  131151718.320001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7253281758.305879                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 22109550250.955959                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 12011461252.895695                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  41998916604.841408                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.602863                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36544221178                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3756200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43262406822                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    77309183.951997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    136480443.976805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   276133470.412787                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  130708215.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7253281758.305879                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 22725964412.625210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 11585916450.930862                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  42185793935.996262                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.839232                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35236160102                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3756200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44570467898                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10278030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278030                       # number of overall hits
system.cpu.icache.overall_hits::total        10278030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52855000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52855000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52855000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52855000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278711                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278711                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278711                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278711                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77613.803231                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77613.803231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77613.803231                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77613.803231                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52174000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52174000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76613.803231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76613.803231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76613.803231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76613.803231                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77613.803231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77613.803231                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76613.803231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76613.803231                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.316108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15093.555066                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.316108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.863899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41115525                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41115525                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               100196356                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51329364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51329364                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51329874                       # number of overall hits
system.cpu.dcache.overall_hits::total        51329874                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       733863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         733863                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       741772                       # number of overall misses
system.cpu.dcache.overall_misses::total        741772                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24470793500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24470793500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24470793500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24470793500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071646                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33345.179550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33345.179550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32989.643044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32989.643044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       207225                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3241                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.938599                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606100                       # number of writebacks
system.cpu.dcache.writebacks::total            606100                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58986                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58986                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58986                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682782                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22167477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22167477000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22841875499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22841875499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32846.692064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32846.692064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33454.126645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33454.126645                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681758                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40725483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40725483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8956738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8956738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23045.057145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23045.057145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8546848500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8546848500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22022.113975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22022.113975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10603881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10603881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       345201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       345201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15514055500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15514055500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44942.093157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44942.093157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13620628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13620628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47496.036949                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47496.036949                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    674398499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    674398499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85312.903099                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85312.903099                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.460691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52012732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.177656                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.460691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984825                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984825                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104826226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104826226                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485816                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735508                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103814                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101812                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685863                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024892                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83562828000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
