

================================================================
== Vitis HLS Report for 'pool1'
================================================================
* Date:           Sun Jan 26 21:43:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    77857|    77857|  0.779 ms|  0.779 ms|  77857|  77857|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_pool1_Pipeline_L4_fu_506     |pool1_Pipeline_L4     |       57|       57|  0.570 us|  0.570 us|   56|   56|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pool1_Pipeline_L5_L6_fu_631  |pool1_Pipeline_L5_L6  |      750|      750|  7.500 us|  7.500 us|  730|  730|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |    77856|    77856|       811|          -|          -|    96|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      75|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    9646|    5044|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     432|    -|
|Register         |        -|     -|    2032|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|   11678|    5551|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       2|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |grp_pool1_Pipeline_L4_fu_506     |pool1_Pipeline_L4     |        0|   0|  1794|   689|    0|
    |grp_pool1_Pipeline_L5_L6_fu_631  |pool1_Pipeline_L5_L6  |        0|   0|  7852|  4355|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        0|   0|  9646|  5044|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln51_5_fu_790_p2  |         +|   0|  0|  23|          16|          10|
    |add_ln51_6_fu_796_p2  |         +|   0|  0|  24|          17|          10|
    |add_ln51_fu_808_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln51_fu_802_p2   |      icmp|   0|  0|  14|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  75|          47|          28|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  31|          6|    1|          6|
    |c_fu_62             |   9|          2|    7|         14|
    |grp_fu_2336_ce      |   9|          2|    1|          2|
    |grp_fu_2340_ce      |   9|          2|    1|          2|
    |grp_fu_2344_ce      |   9|          2|    1|          2|
    |grp_fu_2348_ce      |   9|          2|    1|          2|
    |grp_fu_2352_ce      |   9|          2|    1|          2|
    |grp_fu_2356_ce      |   9|          2|    1|          2|
    |grp_fu_2360_ce      |   9|          2|    1|          2|
    |grp_fu_2364_ce      |   9|          2|    1|          2|
    |grp_fu_2368_ce      |   9|          2|    1|          2|
    |inp_img_0_address0  |  14|          3|   16|         48|
    |inp_img_0_ce0       |  14|          3|    1|          3|
    |inp_img_0_ce1       |   9|          2|    1|          2|
    |inp_img_0_ce2       |   9|          2|    1|          2|
    |inp_img_0_ce3       |   9|          2|    1|          2|
    |inp_img_0_ce4       |   9|          2|    1|          2|
    |inp_img_0_ce5       |   9|          2|    1|          2|
    |inp_img_1_address0  |  14|          3|   16|         48|
    |inp_img_1_ce0       |  14|          3|    1|          3|
    |inp_img_1_ce1       |   9|          2|    1|          2|
    |inp_img_1_ce2       |   9|          2|    1|          2|
    |inp_img_1_ce3       |   9|          2|    1|          2|
    |inp_img_1_ce4       |   9|          2|    1|          2|
    |inp_img_1_ce5       |   9|          2|    1|          2|
    |inp_img_2_address0  |  14|          3|   16|         48|
    |inp_img_2_ce0       |  14|          3|    1|          3|
    |inp_img_2_ce1       |   9|          2|    1|          2|
    |inp_img_2_ce2       |   9|          2|    1|          2|
    |inp_img_2_ce3       |   9|          2|    1|          2|
    |inp_img_2_ce4       |   9|          2|    1|          2|
    |inp_img_2_ce5       |   9|          2|    1|          2|
    |inp_img_3_address0  |  14|          3|   16|         48|
    |inp_img_3_ce0       |  14|          3|    1|          3|
    |inp_img_3_ce1       |   9|          2|    1|          2|
    |inp_img_4_address0  |  14|          3|   16|         48|
    |inp_img_4_ce0       |  14|          3|    1|          3|
    |inp_img_4_ce1       |   9|          2|    1|          2|
    |phi_mul18_fu_46     |   9|          2|   17|         34|
    |phi_mul20_fu_42     |   9|          2|   16|         32|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 432|         94|  152|        393|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   5|   0|    5|          0|
    |c_fu_62                                       |   7|   0|    7|          0|
    |empty_109_fu_54                               |  32|   0|   32|          0|
    |empty_110_fu_58                               |  32|   0|   32|          0|
    |empty_111_fu_282                              |  32|   0|   32|          0|
    |empty_fu_50                                   |  32|   0|   32|          0|
    |grp_pool1_Pipeline_L4_fu_506_ap_start_reg     |   1|   0|    1|          0|
    |grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg  |   1|   0|    1|          0|
    |mux_case_10232_fu_190                         |  32|   0|   32|          0|
    |mux_case_1150_fu_86                           |  32|   0|   32|          0|
    |mux_case_115_fu_66                            |  32|   0|   32|          0|
    |mux_case_12239_fu_194                         |  32|   0|   32|          0|
    |mux_case_1357_fu_90                           |  32|   0|   32|          0|
    |mux_case_14246_fu_198                         |  32|   0|   32|          0|
    |mux_case_1564_fu_94                           |  32|   0|   32|          0|
    |mux_case_16253_fu_202                         |  32|   0|   32|          0|
    |mux_case_1771_fu_98                           |  32|   0|   32|          0|
    |mux_case_18260_fu_206                         |  32|   0|   32|          0|
    |mux_case_1978_fu_102                          |  32|   0|   32|          0|
    |mux_case_20267_fu_210                         |  32|   0|   32|          0|
    |mux_case_2185_fu_106                          |  32|   0|   32|          0|
    |mux_case_2204_fu_174                          |  32|   0|   32|          0|
    |mux_case_22274_fu_214                         |  32|   0|   32|          0|
    |mux_case_2392_fu_110                          |  32|   0|   32|          0|
    |mux_case_24281_fu_218                         |  32|   0|   32|          0|
    |mux_case_2599_fu_114                          |  32|   0|   32|          0|
    |mux_case_26288_fu_222                         |  32|   0|   32|          0|
    |mux_case_27106_fu_118                         |  32|   0|   32|          0|
    |mux_case_28295_fu_226                         |  32|   0|   32|          0|
    |mux_case_29113_fu_122                         |  32|   0|   32|          0|
    |mux_case_30302_fu_230                         |  32|   0|   32|          0|
    |mux_case_31120_fu_126                         |  32|   0|   32|          0|
    |mux_case_322_fu_70                            |  32|   0|   32|          0|
    |mux_case_32309_fu_234                         |  32|   0|   32|          0|
    |mux_case_33127_fu_130                         |  32|   0|   32|          0|
    |mux_case_34316_fu_238                         |  32|   0|   32|          0|
    |mux_case_35134_fu_134                         |  32|   0|   32|          0|
    |mux_case_36323_fu_242                         |  32|   0|   32|          0|
    |mux_case_37141_fu_138                         |  32|   0|   32|          0|
    |mux_case_38330_fu_246                         |  32|   0|   32|          0|
    |mux_case_39148_fu_142                         |  32|   0|   32|          0|
    |mux_case_40337_fu_250                         |  32|   0|   32|          0|
    |mux_case_41155_fu_146                         |  32|   0|   32|          0|
    |mux_case_4211_fu_178                          |  32|   0|   32|          0|
    |mux_case_42344_fu_254                         |  32|   0|   32|          0|
    |mux_case_43162_fu_150                         |  32|   0|   32|          0|
    |mux_case_44351_fu_258                         |  32|   0|   32|          0|
    |mux_case_45169_fu_154                         |  32|   0|   32|          0|
    |mux_case_46358_fu_262                         |  32|   0|   32|          0|
    |mux_case_47176_fu_158                         |  32|   0|   32|          0|
    |mux_case_48365_fu_266                         |  32|   0|   32|          0|
    |mux_case_49183_fu_162                         |  32|   0|   32|          0|
    |mux_case_50372_fu_270                         |  32|   0|   32|          0|
    |mux_case_51190_fu_166                         |  32|   0|   32|          0|
    |mux_case_52379_fu_274                         |  32|   0|   32|          0|
    |mux_case_529_fu_74                            |  32|   0|   32|          0|
    |mux_case_53197_fu_170                         |  32|   0|   32|          0|
    |mux_case_54386_fu_278                         |  32|   0|   32|          0|
    |mux_case_6218_fu_182                          |  32|   0|   32|          0|
    |mux_case_736_fu_78                            |  32|   0|   32|          0|
    |mux_case_8225_fu_186                          |  32|   0|   32|          0|
    |mux_case_943_fu_82                            |  32|   0|   32|          0|
    |p_load29_reg_2166                             |  32|   0|   32|          0|
    |p_load30_reg_2161                             |  32|   0|   32|          0|
    |p_load31_reg_2156                             |  32|   0|   32|          0|
    |phi_mul18_fu_46                               |  17|   0|   17|          0|
    |phi_mul18_load_reg_1983                       |  17|   0|   17|          0|
    |phi_mul20_fu_42                               |  16|   0|   16|          0|
    |phi_mul20_load_reg_1977                       |  16|   0|   16|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |2032|   0| 2032|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_999_p_din0     |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_999_p_din1     |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_999_p_opcode   |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_999_p_dout0    |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_999_p_ce       |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3615_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3615_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3615_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3615_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3615_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3619_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3619_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3619_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3619_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3619_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3623_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3623_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3623_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3623_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3623_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3627_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3627_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3627_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3627_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3627_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3631_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3631_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3631_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3631_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3631_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3635_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3635_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3635_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3635_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3635_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3639_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3639_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3639_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3639_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3639_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3643_p_din0    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3643_p_din1    |  out|   32|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3643_p_opcode  |  out|    5|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3643_p_dout0   |   in|    1|  ap_ctrl_hs|         pool1|  return value|
|grp_fu_3643_p_ce      |  out|    1|  ap_ctrl_hs|         pool1|  return value|
|inp_img_0_address0    |  out|   16|   ap_memory|     inp_img_0|         array|
|inp_img_0_ce0         |  out|    1|   ap_memory|     inp_img_0|         array|
|inp_img_0_q0          |   in|   32|   ap_memory|     inp_img_0|         array|
|inp_img_0_address1    |  out|   16|   ap_memory|     inp_img_0|         array|
|inp_img_0_ce1         |  out|    1|   ap_memory|     inp_img_0|         array|
|inp_img_0_q1          |   in|   32|   ap_memory|     inp_img_0|         array|
|inp_img_0_address2    |  out|   16|   ap_memory|     inp_img_0|         array|
|inp_img_0_ce2         |  out|    1|   ap_memory|     inp_img_0|         array|
|inp_img_0_q2          |   in|   32|   ap_memory|     inp_img_0|         array|
|inp_img_0_address3    |  out|   16|   ap_memory|     inp_img_0|         array|
|inp_img_0_ce3         |  out|    1|   ap_memory|     inp_img_0|         array|
|inp_img_0_q3          |   in|   32|   ap_memory|     inp_img_0|         array|
|inp_img_0_address4    |  out|   16|   ap_memory|     inp_img_0|         array|
|inp_img_0_ce4         |  out|    1|   ap_memory|     inp_img_0|         array|
|inp_img_0_q4          |   in|   32|   ap_memory|     inp_img_0|         array|
|inp_img_0_address5    |  out|   16|   ap_memory|     inp_img_0|         array|
|inp_img_0_ce5         |  out|    1|   ap_memory|     inp_img_0|         array|
|inp_img_0_q5          |   in|   32|   ap_memory|     inp_img_0|         array|
|inp_img_1_address0    |  out|   16|   ap_memory|     inp_img_1|         array|
|inp_img_1_ce0         |  out|    1|   ap_memory|     inp_img_1|         array|
|inp_img_1_q0          |   in|   32|   ap_memory|     inp_img_1|         array|
|inp_img_1_address1    |  out|   16|   ap_memory|     inp_img_1|         array|
|inp_img_1_ce1         |  out|    1|   ap_memory|     inp_img_1|         array|
|inp_img_1_q1          |   in|   32|   ap_memory|     inp_img_1|         array|
|inp_img_1_address2    |  out|   16|   ap_memory|     inp_img_1|         array|
|inp_img_1_ce2         |  out|    1|   ap_memory|     inp_img_1|         array|
|inp_img_1_q2          |   in|   32|   ap_memory|     inp_img_1|         array|
|inp_img_1_address3    |  out|   16|   ap_memory|     inp_img_1|         array|
|inp_img_1_ce3         |  out|    1|   ap_memory|     inp_img_1|         array|
|inp_img_1_q3          |   in|   32|   ap_memory|     inp_img_1|         array|
|inp_img_1_address4    |  out|   16|   ap_memory|     inp_img_1|         array|
|inp_img_1_ce4         |  out|    1|   ap_memory|     inp_img_1|         array|
|inp_img_1_q4          |   in|   32|   ap_memory|     inp_img_1|         array|
|inp_img_1_address5    |  out|   16|   ap_memory|     inp_img_1|         array|
|inp_img_1_ce5         |  out|    1|   ap_memory|     inp_img_1|         array|
|inp_img_1_q5          |   in|   32|   ap_memory|     inp_img_1|         array|
|inp_img_2_address0    |  out|   16|   ap_memory|     inp_img_2|         array|
|inp_img_2_ce0         |  out|    1|   ap_memory|     inp_img_2|         array|
|inp_img_2_q0          |   in|   32|   ap_memory|     inp_img_2|         array|
|inp_img_2_address1    |  out|   16|   ap_memory|     inp_img_2|         array|
|inp_img_2_ce1         |  out|    1|   ap_memory|     inp_img_2|         array|
|inp_img_2_q1          |   in|   32|   ap_memory|     inp_img_2|         array|
|inp_img_2_address2    |  out|   16|   ap_memory|     inp_img_2|         array|
|inp_img_2_ce2         |  out|    1|   ap_memory|     inp_img_2|         array|
|inp_img_2_q2          |   in|   32|   ap_memory|     inp_img_2|         array|
|inp_img_2_address3    |  out|   16|   ap_memory|     inp_img_2|         array|
|inp_img_2_ce3         |  out|    1|   ap_memory|     inp_img_2|         array|
|inp_img_2_q3          |   in|   32|   ap_memory|     inp_img_2|         array|
|inp_img_2_address4    |  out|   16|   ap_memory|     inp_img_2|         array|
|inp_img_2_ce4         |  out|    1|   ap_memory|     inp_img_2|         array|
|inp_img_2_q4          |   in|   32|   ap_memory|     inp_img_2|         array|
|inp_img_2_address5    |  out|   16|   ap_memory|     inp_img_2|         array|
|inp_img_2_ce5         |  out|    1|   ap_memory|     inp_img_2|         array|
|inp_img_2_q5          |   in|   32|   ap_memory|     inp_img_2|         array|
|inp_img_3_address0    |  out|   16|   ap_memory|     inp_img_3|         array|
|inp_img_3_ce0         |  out|    1|   ap_memory|     inp_img_3|         array|
|inp_img_3_q0          |   in|   32|   ap_memory|     inp_img_3|         array|
|inp_img_3_address1    |  out|   16|   ap_memory|     inp_img_3|         array|
|inp_img_3_ce1         |  out|    1|   ap_memory|     inp_img_3|         array|
|inp_img_3_q1          |   in|   32|   ap_memory|     inp_img_3|         array|
|inp_img_4_address0    |  out|   16|   ap_memory|     inp_img_4|         array|
|inp_img_4_ce0         |  out|    1|   ap_memory|     inp_img_4|         array|
|inp_img_4_q0          |   in|   32|   ap_memory|     inp_img_4|         array|
|inp_img_4_address1    |  out|   16|   ap_memory|     inp_img_4|         array|
|inp_img_4_ce1         |  out|    1|   ap_memory|     inp_img_4|         array|
|inp_img_4_q1          |   in|   32|   ap_memory|     inp_img_4|         array|
|out_img_address0      |  out|   17|   ap_memory|       out_img|         array|
|out_img_ce0           |  out|    1|   ap_memory|       out_img|         array|
|out_img_we0           |  out|    1|   ap_memory|       out_img|         array|
|out_img_d0            |  out|   32|   ap_memory|       out_img|         array|
+----------------------+-----+-----+------------+--------------+--------------+

