Analysis & Synthesis report for Fault_detection
Thu Dec 28 15:34:52 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Signal Tap Logic Analyzer Settings
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 20. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 28 15:34:52 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Fault_detection                             ;
; Top-level Entity Name              ; Fault_detection                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,279                                       ;
;     Total combinational functions  ; 645                                         ;
;     Dedicated logic registers      ; 1,017                                       ;
; Total registers                    ; 1017                                        ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 6,400                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Fault_detection    ; Fault_detection    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; Fault_detection.v                                                  ; yes             ; User Verilog HDL File                        ; /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/aglobal201.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_0524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/altsyncram_0524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Auto-Found VHDL File               ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sld9a567eb3/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,279         ;
;                                             ;               ;
; Total combinational functions               ; 645           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 304           ;
;     -- 3 input functions                    ; 167           ;
;     -- <=2 input functions                  ; 174           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 540           ;
;     -- arithmetic mode                      ; 105           ;
;                                             ;               ;
; Total registers                             ; 1017          ;
;     -- Dedicated logic registers            ; 1017          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 20            ;
; Total memory bits                           ; 6400          ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_50M~input ;
; Maximum fan-out                             ; 604           ;
; Total fan-out                               ; 6010          ;
; Average fan-out                             ; 3.41          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Fault_detection                                                                                                                        ; 645 (63)            ; 1017 (54)                 ; 6400        ; 0            ; 0       ; 0         ; 20   ; 0            ; |Fault_detection                                                                                                                                                                                                                                                                                                                                            ; Fault_detection                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 459 (2)             ; 873 (100)                 ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 457 (0)             ; 773 (0)                   ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 457 (89)            ; 773 (274)                 ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated                                                                                                                                                 ; altsyncram_0524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 118 (1)             ; 266 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 100 (0)             ; 250 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 150 (150)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 100 (0)             ; 100 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 17 (17)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 113 (9)             ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                             ; cntr_fgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 50           ; 128          ; 50           ; 6400 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Fault_detection|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst|sld_jtag_interface_mod_device_family_specific:\jtag_atom_only_gen:device_family_mod_inst                                                                                                                                                            ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; led3_G3~reg0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; led3_R3~reg0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; led2_G2~reg0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; led2_R2~reg0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; led1_G1~reg0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; led1_R1~reg0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; msg_state                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; msg[4]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg[3]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg[2]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg[1]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg[0]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg[5]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg[6]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg[7]~reg0                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; msg_delay[0..15]                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; index[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Total Number of Removed Registers = 35                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; msg_state                                                                                                                                                    ; Stuck at GND              ; msg[4]~reg0, msg[3]~reg0, msg[2]~reg0, msg[1]~reg0, msg[0]~reg0, msg[5]~reg0, msg[6]~reg0,                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ; msg[7]~reg0, msg_delay[0], msg_delay[1], msg_delay[2], msg_delay[3], msg_delay[4],                                                                            ;
;                                                                                                                                                              ;                           ; msg_delay[5], msg_delay[6], msg_delay[7], msg_delay[8], msg_delay[9], msg_delay[10],                                                                          ;
;                                                                                                                                                              ;                           ; msg_delay[11], msg_delay[12], msg_delay[13], msg_delay[14], msg_delay[15], index[0],                                                                          ;
;                                                                                                                                                              ;                           ; index[1], index[2], index[3]                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1017  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 328   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 468   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Fault_detection|time_counter[15]                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |Fault_detection|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Fault_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 50                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 50                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 171                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 50                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 50                  ; 50               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_ff         ; 54                          ;
;     ENA               ; 36                          ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 64                          ;
;     arith             ; 30                          ;
;         2 data inputs ; 30                          ;
;     normal            ; 34                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.78                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 334                                                    ;
; cycloneiii_ff         ; 873                                                    ;
;     CLR               ; 84                                                     ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 207                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 10                                                     ;
;     plain             ; 425                                                    ;
; cycloneiii_lcell_comb ; 459                                                    ;
;     arith             ; 67                                                     ;
;         2 data inputs ; 66                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 392                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 21                                                     ;
;         3 data inputs ; 128                                                    ;
;         4 data inputs ; 232                                                    ;
; cycloneiii_ram_block  ; 50                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.66                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 52                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.82                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+-----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                  ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; UV_echo               ; post-fitting ; connected ; Top                            ; post-synthesis    ; UV_echo                             ; N/A     ;
; UV_echo               ; post-fitting ; connected ; Top                            ; post-synthesis    ; UV_echo                             ; N/A     ;
; UV_trig               ; post-fitting ; connected ; Top                            ; post-synthesis    ; UV_trig~reg0                        ; N/A     ;
; UV_trig               ; post-fitting ; connected ; Top                            ; post-synthesis    ; UV_trig~reg0                        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; clk_50M               ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk_50M                             ; N/A     ;
; counter[0]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[0]                          ; N/A     ;
; counter[0]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[0]                          ; N/A     ;
; counter[10]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[10]                         ; N/A     ;
; counter[10]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[10]                         ; N/A     ;
; counter[11]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[11]                         ; N/A     ;
; counter[11]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[11]                         ; N/A     ;
; counter[12]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[12]                         ; N/A     ;
; counter[12]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[12]                         ; N/A     ;
; counter[13]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[13]                         ; N/A     ;
; counter[13]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[13]                         ; N/A     ;
; counter[14]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[14]                         ; N/A     ;
; counter[14]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[14]                         ; N/A     ;
; counter[15]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[15]                         ; N/A     ;
; counter[15]           ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[15]                         ; N/A     ;
; counter[1]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[1]                          ; N/A     ;
; counter[1]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[1]                          ; N/A     ;
; counter[2]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[2]                          ; N/A     ;
; counter[2]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[2]                          ; N/A     ;
; counter[3]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[3]                          ; N/A     ;
; counter[3]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[3]                          ; N/A     ;
; counter[4]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[4]                          ; N/A     ;
; counter[4]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[4]                          ; N/A     ;
; counter[5]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[5]                          ; N/A     ;
; counter[5]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[5]                          ; N/A     ;
; counter[6]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[6]                          ; N/A     ;
; counter[6]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[6]                          ; N/A     ;
; counter[7]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[7]                          ; N/A     ;
; counter[7]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[7]                          ; N/A     ;
; counter[8]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[8]                          ; N/A     ;
; counter[8]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[8]                          ; N/A     ;
; counter[9]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[9]                          ; N/A     ;
; counter[9]            ; post-fitting ; connected ; Top                            ; post-synthesis    ; counter[9]                          ; N/A     ;
; prev_time_counter[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[0]                ; N/A     ;
; prev_time_counter[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[0]                ; N/A     ;
; prev_time_counter[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[10]               ; N/A     ;
; prev_time_counter[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[10]               ; N/A     ;
; prev_time_counter[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[11]               ; N/A     ;
; prev_time_counter[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[11]               ; N/A     ;
; prev_time_counter[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[12]               ; N/A     ;
; prev_time_counter[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[12]               ; N/A     ;
; prev_time_counter[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[13]               ; N/A     ;
; prev_time_counter[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[13]               ; N/A     ;
; prev_time_counter[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[14]               ; N/A     ;
; prev_time_counter[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[14]               ; N/A     ;
; prev_time_counter[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[15]               ; N/A     ;
; prev_time_counter[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[15]               ; N/A     ;
; prev_time_counter[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[1]                ; N/A     ;
; prev_time_counter[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[1]                ; N/A     ;
; prev_time_counter[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[2]                ; N/A     ;
; prev_time_counter[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[2]                ; N/A     ;
; prev_time_counter[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[3]                ; N/A     ;
; prev_time_counter[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[3]                ; N/A     ;
; prev_time_counter[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[4]                ; N/A     ;
; prev_time_counter[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[4]                ; N/A     ;
; prev_time_counter[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[5]                ; N/A     ;
; prev_time_counter[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[5]                ; N/A     ;
; prev_time_counter[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[6]                ; N/A     ;
; prev_time_counter[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[6]                ; N/A     ;
; prev_time_counter[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[7]                ; N/A     ;
; prev_time_counter[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[7]                ; N/A     ;
; prev_time_counter[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[8]                ; N/A     ;
; prev_time_counter[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[8]                ; N/A     ;
; prev_time_counter[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[9]                ; N/A     ;
; prev_time_counter[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; prev_time_counter[9]                ; N/A     ;
; time_counter[0]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[0]                     ; N/A     ;
; time_counter[0]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[0]                     ; N/A     ;
; time_counter[10]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[10]                    ; N/A     ;
; time_counter[10]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[10]                    ; N/A     ;
; time_counter[11]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[11]                    ; N/A     ;
; time_counter[11]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[11]                    ; N/A     ;
; time_counter[12]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[12]                    ; N/A     ;
; time_counter[12]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[12]                    ; N/A     ;
; time_counter[13]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[13]                    ; N/A     ;
; time_counter[13]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[13]                    ; N/A     ;
; time_counter[14]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[14]                    ; N/A     ;
; time_counter[14]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[14]                    ; N/A     ;
; time_counter[15]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[15]                    ; N/A     ;
; time_counter[15]      ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[15]                    ; N/A     ;
; time_counter[1]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[1]                     ; N/A     ;
; time_counter[1]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[1]                     ; N/A     ;
; time_counter[2]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[2]                     ; N/A     ;
; time_counter[2]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[2]                     ; N/A     ;
; time_counter[3]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[3]                     ; N/A     ;
; time_counter[3]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[3]                     ; N/A     ;
; time_counter[4]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[4]                     ; N/A     ;
; time_counter[4]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[4]                     ; N/A     ;
; time_counter[5]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[5]                     ; N/A     ;
; time_counter[5]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[5]                     ; N/A     ;
; time_counter[6]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[6]                     ; N/A     ;
; time_counter[6]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[6]                     ; N/A     ;
; time_counter[7]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[7]                     ; N/A     ;
; time_counter[7]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[7]                     ; N/A     ;
; time_counter[8]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[8]                     ; N/A     ;
; time_counter[8]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[8]                     ; N/A     ;
; time_counter[9]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[9]                     ; N/A     ;
; time_counter[9]       ; post-fitting ; connected ; Top                            ; post-synthesis    ; time_counter[9]                     ; N/A     ;
+-----------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 28 15:34:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Fault_detection -c Fault_detection
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Fault_detection.v
    Info (12023): Found entity 1: Fault_detection File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simulation/modelsim/Fault_detection_tb.v
    Info (12023): Found entity 1: Fault_detection_tb File: /home/atharvak/E-yantra23/t4b_Fault_detection/simulation/modelsim/Fault_detection_tb.v Line: 2
Info (12127): Elaborating entity "Fault_detection" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(59): truncated value with size 32 to match size of target (16) File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 59
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(88): truncated value with size 32 to match size of target (16) File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 88
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(100): truncated value with size 32 to match size of target (4) File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 100
Warning (10230): Verilog HDL assignment warning at Fault_detection.v(106): truncated value with size 32 to match size of target (16) File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 106
Warning (10030): Net "msg_contain.data_a" at Fault_detection.v(16) has no driver or initial value, using a default initial value '0' File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 16
Warning (10030): Net "msg_contain.waddr_a" at Fault_detection.v(16) has no driver or initial value, using a default initial value '0' File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 16
Warning (10030): Net "msg_contain.we_a" at Fault_detection.v(16) has no driver or initial value, using a default initial value '0' File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 16
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf
    Info (12023): Found entity 1: altsyncram_0524 File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/altsyncram_0524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_fgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.28.15:34:44 Progress: Loading sld9a567eb3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Warning (12090): Entity "sld_hub" obtained from "sld_hub.vhd" instead of from Quartus Prime megafunction library File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 330
Info (12021): Found 17 design units, including 6 entities, in source file /home/atharvak/Quartus/quartus/libraries/megafunctions/sld_hub.vhd
    Info (12022): Found design unit 1: sld_hub_pack (altera_sld) File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 23
    Info (12022): Found design unit 2: sld_hub_pack-body File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 40
    Info (12022): Found design unit 3: sld_jtag_hub_pack (altera_sld) File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 127
    Info (12022): Found design unit 4: sld_jtag_hub_pack-body File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 144
    Info (12022): Found design unit 5: jtag_pack (altera_sld) File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 264
    Info (12022): Found design unit 6: sld_hub-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 443
    Info (12022): Found design unit 7: alt_sld_fab_with_jtag_input-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 986
    Info (12022): Found design unit 8: alt_sld_fab_without_jtag_input-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1044
    Info (12022): Found design unit 9: sld_jtag_interface_mod-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1122
    Info (12022): Found design unit 10: sld_jtag_interface_mod_device_family_specific-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1360
    Info (12022): Found design unit 11: sld_shadow_jsm-rtl File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1568
    Info (12023): Found entity 1: sld_hub File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 330
    Info (12023): Found entity 2: alt_sld_fab_with_jtag_input File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 967
    Info (12023): Found entity 3: alt_sld_fab_without_jtag_input File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1029
    Info (12023): Found entity 4: sld_jtag_interface_mod File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1080
    Info (12023): Found entity 5: sld_jtag_interface_mod_device_family_specific File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1325
    Info (12023): Found entity 6: sld_shadow_jsm File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd Line: 1553
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a567eb3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/atharvak/E-yantra23/t4b_Fault_detection/db/ip/sld9a567eb3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led1_R1" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 5
    Warning (13410): Pin "led1_G1" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 6
    Warning (13410): Pin "led2_R2" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 8
    Warning (13410): Pin "led2_G2" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 9
    Warning (13410): Pin "led3_R3" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 11
    Warning (13410): Pin "led3_G3" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 12
    Warning (13410): Pin "msg[0]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
    Warning (13410): Pin "msg[1]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
    Warning (13410): Pin "msg[2]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
    Warning (13410): Pin "msg[3]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
    Warning (13410): Pin "msg[4]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
    Warning (13410): Pin "msg[5]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
    Warning (13410): Pin "msg[6]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
    Warning (13410): Pin "msg[7]" is stuck at GND File: /home/atharvak/E-yantra23/t4b_Fault_detection/Fault_detection.v Line: 49
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1368 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 1293 logic cells
    Info (21064): Implemented 50 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Thu Dec 28 15:34:52 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:41


