/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_3z[4] | celloutsig_0_4z) & (celloutsig_0_1z | _00_));
  reg [2:0] _03_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 3'h0;
    else _03_ <= in_data[55:53];
  assign { _00_, _01_[1:0] } = _03_;
  assign celloutsig_0_4z = { in_data[48:41], _00_, _01_[1:0], _00_, _01_[1:0], celloutsig_0_3z, _00_, _01_[1:0] } == in_data[38:16];
  assign celloutsig_0_1z = { in_data[67:66], _00_, _01_[1:0] } == in_data[7:3];
  assign celloutsig_1_5z = celloutsig_1_2z[5] & ~(celloutsig_1_3z[10]);
  assign celloutsig_0_3z = in_data[34:29] * celloutsig_0_2z[6:1];
  assign celloutsig_1_3z = in_data[144:120] * in_data[178:154];
  assign celloutsig_1_7z = { celloutsig_1_3z[20:18], celloutsig_1_4z, celloutsig_1_4z } * { celloutsig_1_2z[5], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[181:169], celloutsig_1_8z, celloutsig_1_4z } * { celloutsig_1_6z[4:2], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = { in_data[102:97], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_16z } * { celloutsig_1_1z[1], celloutsig_1_14z };
  assign celloutsig_0_2z = in_data[74:68] * { in_data[31:28], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[2] ? { in_data[175:173], 1'h1, celloutsig_1_1z[1:0] } : in_data[120:115];
  assign celloutsig_1_6z = celloutsig_1_0z ? { in_data[180:177], 1'h1 } : celloutsig_1_3z[9:5];
  assign celloutsig_1_8z = ~^ in_data[167:159];
  assign celloutsig_1_9z = ~^ { celloutsig_1_2z[4:1], celloutsig_1_4z };
  assign celloutsig_1_11z = ~^ celloutsig_1_3z[19:4];
  assign celloutsig_1_16z = ~^ { celloutsig_1_14z[11:5], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_0z = ^ in_data[169:143];
  assign celloutsig_1_10z = ^ { celloutsig_1_3z[17], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_1z = in_data[137:135] <<< in_data[178:176];
  assign celloutsig_1_12z = { celloutsig_1_2z[0], celloutsig_1_11z, celloutsig_1_9z } ~^ { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_19z = { in_data[109:101], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z } ~^ in_data[132:117];
  assign celloutsig_1_4z = ~((celloutsig_1_2z[5] & celloutsig_1_2z[1]) | (celloutsig_1_0z & celloutsig_1_2z[4]));
  assign _01_[2] = _00_;
  assign { out_data[143:128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
