# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v2/Development/Testbench/comm_v2_testbench.mpf
# Loading project comm_v2_testbench
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of comm_avm_cbuf_pkg.vhd was successful.
# Compile of comm_avm_cbuf_reader_ent.vhd was successful.
# Compile of comm_avm_cbuf_writer_ent.vhd was successful.
# Compile of comm_cbuf_pkg.vhd was successful.
# Compile of comm_avm_cbuf_reader_controller_ent.vhd was successful.
# Compile of comm_avm_cbuf_writer_controller_ent.vhd was successful.
# Compile of comm_cbuf_top.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd failed with 31 errors.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd failed with 4 errors.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 73 compiles, 2 failed with 35 errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd failed with 31 errors.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 67 compiles, 1 failed with 31 errors.
# Compile of masking_machine_ent.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# 3 compiles, 0 failed with no errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd failed with 17 errors.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 67 compiles, 1 failed with 17 errors.
# Compile of comm_v2_top.vhd was successful.
# Compile of testbench_top.vhd was successful.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 67 compiles, 0 failed with no errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 67 compiles, 0 failed with no errors.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 23:33:09 on Jul 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rmap_target_pkg(body)
# Loading work.rmap_mem_area_nfee_pkg(body)
# Loading work.spwpkg
# Loading work.cbuf_tb_avs_pkg
# Loading work.comm_avm_cbuf_pkg(body)
# Loading work.comm_cbuf_pkg(body)
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_restart_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.spw_controller_stimuli(rtl)
# Loading work.delay_block_ent(rtl)
# Loading work.cbuf_tb_avs_read_ent(rtl)
# Loading work.cbuf_tb_avs_write_ent(rtl)
# ** Warning: Design size of 21472 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint sim:/testbench_top/delay_block_ent_inst/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rfranca  Hostname: ACER-AN5-RF  ProcessID: 52292
#           Attempting to use alternate WLF file "./wlftc5bd15".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc5bd15
do D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v2/Development/Testbench/cbuf.do
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_address_offset_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 99
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_size_bytes_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 100
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_avm_readdata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 101
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_avm_waitrequest_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 102
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_address_offset_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 103
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_size_bytes_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 104
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_avm_readdata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 105
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_avm_waitrequest_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 106
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_avm_address_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 129
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_avm_write_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 130
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_avm_writedata_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 131
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_left_cbuffer_avm_read_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 132
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_avm_address_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 133
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_avm_write_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 134
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_avm_writedata_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 135
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/pixels_right_cbuffer_avm_read_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 136
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_address_offset_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 214
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_size_bytes_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 215
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_avm_readdata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 216
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_avm_waitrequest_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 217
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_avm_address_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 224
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_avm_write_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 225
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_avm_writedata_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 226
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/pixels_cbuffer_avm_read_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 227
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/s_pixels_cbuff_wr_status'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 236
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/s_pixels_cbuff_wr_control'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 237
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/s_pixels_cbuff_rd_status'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 238
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/s_pixels_cbuff_rd_control'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 239
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/pixels_cbuff_wr_status_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 301
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/pixels_cbuff_wr_control_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 307
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_wr_delay'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 323
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/data_packet_data_writer_ent_inst/pixels_cbuff_rd_status_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 332
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/data_packet_data_writer_ent_inst/pixels_cbuff_rd_control_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 340
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/clk_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 351
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/rst_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 352
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_flush_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 353
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_read_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 354
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 355
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_wrdata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 356
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_addr_offset_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 357
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_size_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 358
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_avm_slave_readdata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 359
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_avm_slave_waitrequest_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 360
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_empty_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 361
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_usedw_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 362
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_full_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 363
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_ready_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 364
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_rddata_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 365
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_datavalid_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 366
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_avm_slave_address_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 367
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_avm_slave_write_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 368
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_avm_slave_writedata_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 369
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/cbuf_avm_slave_read_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 370
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_avm_master_rd_status'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 371
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_avm_master_rd_control'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 372
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_avm_master_wr_status'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 373
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_avm_master_wr_control'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 374
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_tail_offset'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 375
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_empty'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 376
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_rd_busy'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 377
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_rd_datavalid'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 378
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_head_offset'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 379
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_full'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 380
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_wr_busy'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 381
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_wr_ready'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 382
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_registered_size'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 383
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_cbuf_registered_addr_offset'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 384
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_avm_slave_rd_control_address'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 385
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/s_avm_slave_wr_control_address'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 386
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/clk_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 387
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/rst_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 388
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/cbuf_wr_control_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 389
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/cbuf_rd_busy_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 390
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/avm_master_wr_status_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 391
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/cbuf_wr_status_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 392
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/avm_master_wr_control_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 393
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_writer_controller_ent_inst/s_comm_avm_cbuf_writer_controller_state'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 394
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/clk_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 395
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/rst_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 396
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/cbuf_rd_control_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 397
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/cbuf_wr_busy_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 398
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/avm_master_rd_status_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 399
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/cbuf_rd_status_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 400
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/avm_master_rd_control_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 401
# ** Error: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_cbuf_top_inst/comm_avm_cbuf_reader_controller_ent_inst/s_comm_avm_cbuf_reader_controller_state'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development\FPGA_Developments\COM_Module_v2\Development\Testbench\cbuf.do line 402
restart
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/*
restart
run
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15566 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
restart
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/delay_machine_ent_inst/*
restart
run
# Compile of delay_machine_ent.vhd was successful.
restart
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15279 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15307 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15301 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of delay_machine_ent.vhd was successful.
restart
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15285 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of delay_machine_ent.vhd was successful.
restart
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15285 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15313 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
restart
restart
restart
run
# Compile of delay_machine_ent.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
restart
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15320 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15328 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15328 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15328 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15328 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of delay_machine_ent.vhd was successful.
restart
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15319 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15328 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of delay_machine_ent.vhd was successful.
restart
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15319 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# ** Warning: Design size of 15610 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15328 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15326 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15025 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15037 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
restart
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15031 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15025 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful with warnings.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15339 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Compile of masking_machine_ent.vhd was successful with warnings.
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15339 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_masking_fifo_wrready
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_masking_fifo_wrready
restart
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15339 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15336 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_masking_fifo_wrready'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_masking_fifo_wrready'. 
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15349 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_pixels_sent_cnt
restart
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15045 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_masking_fifo_wrable
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15359 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/*
restart
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15055 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/*
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15372 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_pixels_ready_cnt'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/s_pixels_lost_cnt'. 
run
restart
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/*
restart
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15372 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15061 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/s_masking_buffer_empty
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15061 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# ** Warning: Design size of 15061 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
restart
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15392 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/*
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15392 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15392 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15395 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of masking_machine_ent.vhd was successful.
restart
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15396 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Compile of masking_machine_ent.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of fee_imgdata_controller_top.vhd was successful.
restart
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# ** Warning: Design size of 15411 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_header_errinj_altsyncram.vhd was successful.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd failed with 23 errors.
# Compile of avalon_mm_spacewire_write_ent.vhd failed with 29 errors.
# Compile of comm_config_avalon_mm_stimulli.vhd failed with 287 errors.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of comm_header_errinj_altsyncram.vhd was successful.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 71 compiles, 3 failed with 339 errors.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd failed with 287 errors.
# 3 compiles, 1 failed with 287 errors.
# Compile of comm_config_avalon_mm_stimulli.vhd failed with 7 errors.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.rmap_target_pkg(body)
# Loading work.cbuf_tb_avs_pkg
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.comm_header_errinj_manager_ent(rtl)
# Loading work.comm_header_errinj_altsyncram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_restart_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.spw_controller_stimuli(rtl)
# Loading work.cbuf_tb_avs_read_ent(rtl)
# Loading work.cbuf_tb_avs_write_ent(rtl)
# ** Warning: Design size of 26305 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of comm_header_errinj_altsyncram.vhd was successful.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 71 compiles, 0 failed with no errors.
restart
# Loading work.rmap_target_pkg(body)
# Loading work.cbuf_tb_avs_pkg
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.comm_header_errinj_manager_ent(rtl)
# Loading work.comm_header_errinj_altsyncram(syn)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_restart_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.spw_controller_stimuli(rtl)
# Loading work.cbuf_tb_avs_read_ent(rtl)
# Loading work.cbuf_tb_avs_write_ent(rtl)
# ** Warning: Design size of 23439 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/error_injection_ent_inst/*
restart
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 17475 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17294 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 17476 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 17476 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17293 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/p_comm_header_errinj_manager/*
restart
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17288 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17288 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/p_comm_header_errinj_manager/v_fetched_wrdata_reserved'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/p_comm_header_errinj_manager/v_fetched_wrdata_frame_num'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/p_comm_header_errinj_manager/v_fetched_wrdata_sequence_cnt'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/p_comm_header_errinj_manager/v_fetched_wrdata_field_id'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/p_comm_header_errinj_manager/v_fetched_wrdata_value'. 
run
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/s_counter
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 17477 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 17477 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd failed with 86 errors.
# 3 compiles, 1 failed with 86 errors.
run
# Compile of comm_content_errinj_manager_ent.vhd failed with 86 errors.
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17217 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_wrdata_reserved'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_wrdata_frame_num'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_wrdata_sequence_cnt'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_wrdata_field_id'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_wrdata_value'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_rddata_reserved'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_rddata_frame_num'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_rddata_sequence_cnt'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_rddata_field_id'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/s_header_errinj_ram_rddata_value'. 
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/comm_header_errinj_manager_ent_inst/*
# Compile of comm_content_errinj_manager_ent.vhd failed with 86 errors.
restart
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd failed with 86 errors.
# 2 compiles, 1 failed with 86 errors.
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17219 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd failed with 86 errors.
# 2 compiles, 1 failed with 86 errors.
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17218 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_content_errinj_manager_ent.vhd was successful with warnings.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd failed with 8 errors.
# 2 compiles, 1 failed with 8 errors.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
run
restart
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 17218 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of comm_header_errinj_altsyncram.vhd was successful.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd failed with 23 errors.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 71 compiles, 1 failed with 23 errors.
# Compile of comm_v2_top.vhd was successful.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of comm_header_errinj_altsyncram.vhd was successful.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 71 compiles, 0 failed with no errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of comm_header_errinj_altsyncram.vhd was successful.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd failed with 4 errors.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 71 compiles, 1 failed with 4 errors.
# Compile of avalon_mm_spacewire_registers_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_pkg.vhd was successful.
# Compile of avalon_mm_spacewire_read_ent.vhd was successful.
# Compile of avalon_mm_spacewire_write_ent.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of windowing_dataset_pkg.vhd was successful.
# Compile of comm_avm_buffers_pkg.vhd was successful.
# Compile of comm_avm_buffers_reader_ent.vhd was successful.
# Compile of comm_avm_buffers_controller_ent.vhd was successful.
# Compile of windowing_data_sc_fifo.vhd was successful.
# Compile of windowing_mask_sc_fifo.vhd was successful.
# Compile of windowing_avsbuff_sc_fifo.vhd was successful.
# Compile of windowing_fifo_pkg.vhd was successful.
# Compile of windowing_data_fifo_ent.vhd was successful.
# Compile of windowing_mask_fifo_ent.vhd was successful.
# Compile of windowing_buffer_ent.vhd was successful.
# Compile of spw_codec_pkg.vhd was successful.
# Compile of spw_mux_ent.vhd was successful.
# Compile of rmap_target_crc_pkg.vhd was successful.
# Compile of rmap_target_pkg.vhd was successful.
# Compile of rmap_target_command_ent.vhd was successful.
# Compile of rmap_target_read_ent.vhd was successful.
# Compile of rmap_target_reply_ent.vhd was successful.
# Compile of rmap_target_write_ent.vhd was successful.
# Compile of rmap_target_user_ent.vhd was successful.
# Compile of rmap_target_top.vhd was successful.
# Compile of fee_data_controller_pkg.vhd was successful.
# Compile of masking_machine_sc_fifo.vhd was successful.
# Compile of delay_machine_ent.vhd was successful.
# Compile of masking_machine_ent.vhd was successful.
# Compile of data_packet_header_gen_ent.vhd was successful.
# Compile of data_packet_hk_writer_ent.vhd was successful.
# Compile of data_packet_data_writer_ent.vhd was successful.
# Compile of send_buffer_0_sc_fifo.vhd was successful.
# Compile of send_buffer_1_sc_fifo.vhd was successful.
# Compile of send_buffer_sc_1k_fifo.vhd was successful.
# Compile of send_buffer_ent.vhd was successful.
# Compile of comm_header_errinj_altsyncram.vhd was successful.
# Compile of comm_content_errinj_altsyncram.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# Compile of error_injection_ent.vhd was successful.
# Compile of fee_hkdata_manager_ent.vhd was successful.
# Compile of fee_imgdata_manager_ent.vhd was successful.
# Compile of fee_hkdata_controller_top.vhd was successful.
# Compile of fee_imgdata_controller_top.vhd was successful.
# Compile of fee_data_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_pkg.vhd was successful.
# Compile of comm_data_transmitter_manager_ent.vhd was successful.
# Compile of comm_data_transmitter_housekeep_ent.vhd was successful.
# Compile of comm_data_transmitter_fullimage_ent.vhd was successful.
# Compile of comm_data_transmitter_windowing_ent.vhd was successful.
# Compile of comm_data_transmitter_top.vhd was successful.
# Compile of fee_data_controller_top.vhd was successful.
# Compile of comm_irq_manager_pkg.vhd was successful.
# Compile of comm_feeb_irq_manager_ent.vhd was successful.
# Compile of comm_rmap_irq_manager_ent.vhd was successful.
# Compile of comm_statistics_manager_ent.vhd was successful.
# Compile of comm_sync_manager_ent.vhd was successful.
# Compile of comm_timecode_manager_ent.vhd was successful.
# Compile of comm_restart_manager_ent.vhd was successful.
# Compile of comm_rmap_rw_manager_ent.vhd was successful.
# Compile of comm_v2_top.vhd was successful.
# Compile of config_avalon_stimuli.vhd was successful.
# Compile of avalon_buffer_L_stimuli.vhd was successful.
# Compile of avalon_buffer_R_stimuli.vhd was successful.
# Compile of spw_controller_stimuli.vhd was successful.
# Compile of cbuf_tb_avs_pkg.vhd was successful.
# Compile of cbuf_tb_avs_write_ent.vhd was successful.
# Compile of cbuf_tb_avs_read_ent.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 71 compiles, 0 failed with no errors.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.rmap_target_pkg(body)
# Loading work.cbuf_tb_avs_pkg
# Loading work.avalon_mm_spacewire_registers_pkg(body)
# Loading work.fee_data_controller_pkg(body)
# Loading work.avalon_mm_spacewire_pkg
# Loading work.comm_avm_buffers_pkg(body)
# Loading work.spw_codec_pkg
# Loading work.windowing_dataset_pkg(body)
# Loading work.comm_irq_manager_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.config_avalon_stimuli(rtl)
# Loading work.avalon_buffer_r_stimuli(rtl)
# Loading work.avalon_buffer_l_stimuli(rtl)
# Loading work.windowing_fifo_pkg(body)
# Loading work.comm_v2_top(rtl)
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_avm_buffers_reader_ent(rtl)
# Loading work.comm_avm_buffers_controller_ent(rtl)
# Loading work.windowing_buffer_ent(rtl)
# Loading work.windowing_avsbuff_sc_fifo(syn)
# Loading work.windowing_data_fifo_ent(rtl)
# Loading work.windowing_data_sc_fifo(syn)
# Loading work.windowing_mask_fifo_ent(rtl)
# Loading work.windowing_mask_sc_fifo(syn)
# Loading work.comm_data_transmitter_pkg(body)
# Loading work.fee_data_controller_top(rtl)
# Loading work.fee_data_manager_ent(rtl)
# Loading work.fee_hkdata_controller_top(rtl)
# Loading work.fee_hkdata_manager_ent(rtl)
# Loading work.data_packet_header_gen_ent(rtl)
# Loading work.data_packet_hk_writer_ent(rtl)
# Loading work.send_buffer_ent(rtl)
# Loading work.send_buffer_sc_1k_fifo(syn)
# Loading work.fee_imgdata_controller_top(rtl)
# Loading work.comm_content_errinj_manager_ent(rtl)
# Loading work.comm_content_errinj_altsyncram(syn)
# Loading work.masking_machine_ent(rtl)
# Loading work.delay_machine_ent(rtl)
# Loading work.masking_machine_sc_fifo(syn)
# Loading work.fee_imgdata_manager_ent(rtl)
# Loading work.data_packet_data_writer_ent(rtl)
# Loading work.send_buffer_0_sc_fifo(syn)
# Loading work.send_buffer_1_sc_fifo(syn)
# Loading work.comm_data_transmitter_top(rtl)
# Loading work.comm_data_transmitter_manager_ent(rtl)
# Loading work.comm_data_transmitter_housekeep_ent(rtl)
# Loading work.comm_data_transmitter_fullimage_ent(rtl)
# Loading work.comm_data_transmitter_windowing_ent(rtl)
# Loading work.comm_header_errinj_manager_ent(rtl)
# Loading work.comm_header_errinj_altsyncram(syn)
# Loading work.error_injection_ent(rtl)
# Loading work.rmap_target_crc_pkg(body)
# Loading work.rmap_target_top(rtl)
# Loading work.rmap_target_user_ent(rtl)
# Loading work.rmap_target_command_ent(rtl)
# Loading work.rmap_target_write_ent(rtl)
# Loading work.rmap_target_read_ent(rtl)
# Loading work.rmap_target_reply_ent(rtl)
# Loading work.spw_mux_ent(rtl)
# Loading work.comm_rmap_rw_manager_ent(rtl)
# Loading work.comm_timecode_manager_ent(rtl)
# Loading work.comm_restart_manager_ent(rtl)
# Loading work.comm_feeb_irq_manager_ent(rtl)
# Loading work.comm_rmap_irq_manager_ent(rtl)
# Loading work.comm_sync_manager_ent(rtl)
# Loading work.comm_statistics_manager_ent(rtl)
# Loading work.spw_controller_stimuli(rtl)
# Loading work.cbuf_tb_avs_read_ent(rtl)
# Loading work.cbuf_tb_avs_write_ent(rtl)
# ** Warning: Design size of 24802 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/left_content_errinj_idle_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/left_content_errinj_recording_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/left_content_errinj_injecting_o has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/left_content_errinj_errors_cnt_o(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# Compile of fee_data_controller_top.vhd was successful.
restart
# Loading work.fee_data_controller_top(rtl)
# ** Warning: Design size of 18462 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/masking_machine_ent_inst/*
add wave -position insertpoint sim:/testbench_top/comm_v2_top_inst/fee_data_controller_top_inst/fee_right_imgdata_controller_top_inst/comm_content_errinj_manager_ent_inst/*
restart
# ** Warning: Design size of 10258 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint sim:/testbench_top/*
add wave -position insertpoint sim:/testbench_top/p_sync_generator/*
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 18683 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
# ** Warning: Design size of 18276 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
add wave -position insertpoint  \
sim:/testbench_top/comm_v2_top_inst/g_comm_avs_config_testbench_stimulli/comm_config_avalon_mm_stimulli_inst/s_counter
restart
# ** Warning: Design size of 10258 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 18707 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
restart
# Loading work.comm_content_errinj_manager_ent(rtl)
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 18531 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# 3 compiles, 0 failed with no errors.
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
# Compile of comm_header_errinj_manager_ent.vhd was successful.
# Compile of comm_content_errinj_manager_ent.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# Loading work.comm_content_errinj_manager_ent(rtl)
# Loading work.comm_header_errinj_manager_ent(rtl)
# ** Warning: Design size of 18977 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_content_errinj_manager_ent.vhd was successful.
restart
# Loading work.comm_content_errinj_manager_ent(rtl)
# ** Warning: Design size of 18398 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_content_errinj_manager_ent.vhd was successful.
restart
# Loading work.comm_content_errinj_manager_ent(rtl)
# ** Warning: Design size of 18409 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 18687 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_content_errinj_manager_ent.vhd was successful.
restart
# Loading work.comm_content_errinj_manager_ent(rtl)
# ** Warning: Design size of 18417 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 18687 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 18687 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
restart
# Loading work.comm_config_avalon_mm_stimulli(rtl)
# ** Warning: Design size of 18688 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run
# Compile of comm_config_avalon_mm_stimulli.vhd was successful.
