[{"DBLP title": "Design methodology for fault tolerant ASICs.", "DBLP authors": ["Vladimir Petrovic", "Marko Ilic", "G\u00fcnter Schoof", "Zoran Stamenkovic"], "year": 2012, "MAG papers": [{"PaperId": 1984244482, "PaperTitle": "design methodology for fault tolerant asics", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Selective redundancy to improve reliability and to slow down delay degradation due to gate oxide breakdown.", "DBLP authors": ["Hagen S\u00e4mrow", "Claas Cornelius", "Philipp Gorski", "Andreas Tockhorn", "Dirk Timmermann"], "year": 2012, "MAG papers": [{"PaperId": 2093162782, "PaperTitle": "selective redundancy to improve reliability and to slow down delay degradation due to gate oxide breakdown", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of rostock", "university of rostock", "university of rostock", "university of rostock", "university of rostock"]}], "source": "ES"}, {"DBLP title": "Synthesis of Petri nets into FPGA with operation flexible memories.", "DBLP authors": ["Arkadiusz Bukowiec", "Marian Adamski"], "year": 2012, "MAG papers": [{"PaperId": 2113895041, "PaperTitle": "synthesis of petri nets into fpga with operation flexible memories", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of zielona gora", "university of zielona gora"]}], "source": "ES"}, {"DBLP title": "An evaluation of the application dependent FPGA test method.", "DBLP authors": ["Martin Rozkovec", "Jiri Jen\u00edcek", "Ondrej Nov\u00e1k"], "year": 2012, "MAG papers": [{"PaperId": 2129144686, "PaperTitle": "an evaluation of the application dependent fpga test method", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "AGATE - towards designing a low-power chip multithreading processor for mobile software defined radio systems.", "DBLP authors": ["Krzysztof Marcinek", "Witold A. Pleskacz"], "year": 2012, "MAG papers": [{"PaperId": 2023029368, "PaperTitle": "agate towards designing a low power chip multithreading processor for mobile software defined radio systems", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Improving the iterative power of resynthesis.", "DBLP authors": ["Petr Fiser", "Jan Schmidt"], "year": 2012, "MAG papers": [{"PaperId": 2063175208, "PaperTitle": "improving the iterative power of resynthesis", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["czech technical university in prague", "czech technical university in prague"]}], "source": "ES"}, {"DBLP title": "NAND/NOR gate polymorphism in low temperature environment.", "DBLP authors": ["Richard Ruzicka", "Vaclav Simek"], "year": 2012, "MAG papers": [{"PaperId": 1970039540, "PaperTitle": "nand nor gate polymorphism in low temperature environment", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Current sensing completion detection in dual-rail asynchronous systems.", "DBLP authors": ["Luk\u00e1s Nagy", "Viera Stopjakov\u00e1"], "year": 2012, "MAG papers": [{"PaperId": 2080513743, "PaperTitle": "current sensing completion detection in dual rail asynchronous systems", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Power constraint testing for multi-clock domain SoCs using concurrent hybrid BIST.", "DBLP authors": ["M. H. Haghbayan", "Saeed Safari", "Zainalabedin Navabi"], "year": 2012, "MAG papers": [{"PaperId": 2123037339, "PaperTitle": "power constraint testing for multi clock domain socs using concurrent hybrid bist", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "A low-overhead monitoring ring interconnect for MPSoC parameter optimization.", "DBLP authors": ["Abdelmajid Bouajila", "Abdallah Lakhtel", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf"], "year": 2012, "MAG papers": [{"PaperId": 2036010444, "PaperTitle": "a low overhead monitoring ring interconnect for mpsoc parameter optimization", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Design techniques for increasing performance and resource utilization of reconfigurable soft CPUs.", "DBLP authors": ["Alexander Wold", "Dirk Koch", "Jim T\u00f8rresen"], "year": 2012, "MAG papers": [{"PaperId": 2127256956, "PaperTitle": "design techniques for increasing performance and resource utilization of reconfigurable soft cpus", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of oslo", "university of oslo", "university of oslo"]}], "source": "ES"}, {"DBLP title": "An automated infrastructure for real-time monitoring of multi-core Systems-on-Chip.", "DBLP authors": ["George Kornaros", "Ioannis Christoforakis", "Maria Astrinaki"], "year": 2012, "MAG papers": [{"PaperId": 2018845275, "PaperTitle": "an automated infrastructure for real time monitoring of multi core systems on chip", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technical university of crete", "american hotel lodging educational institute", "american hotel lodging educational institute"]}], "source": "ES"}, {"DBLP title": "The architecture and the technology characterization of an FPGA-based customizable Application-Specific Vector Processor.", "DBLP authors": ["Jaroslav Sykora", "Lukas Kohout", "Roman Bartosinski", "Leos Kafka", "Martin Danek", "Petr Honz\u00edk"], "year": 2012, "MAG papers": [{"PaperId": 1993073811, "PaperTitle": "the architecture and the technology characterization of an fpga based customizable application specific vector processor", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "LC-VCO design automation tool for nanometer CMOS technology.", "DBLP authors": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2012, "MAG papers": [{"PaperId": 2068425374, "PaperTitle": "lc vco design automation tool for nanometer cmos technology", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["warsaw university of technology", "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "A gigabit fully integrated plastic optical fiber receiver for a RC-LED source.", "DBLP authors": ["Atef Mohamed", "Robert Swoboda", "Horst Zimmermann"], "year": 2012, "MAG papers": [{"PaperId": 2145463171, "PaperTitle": "a gigabit fully integrated plastic optical fiber receiver for a rc led source", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["vienna university of technology", "vienna university of technology", "apics"]}], "source": "ES"}, {"DBLP title": "A low phase noise Ka-band voltage controlled oscillator using 0.15 \u00b5m GaAs pHEMT technology.", "DBLP authors": ["Hsuan-Ling Kao", "S. P. Shih", "Chih-Sheng Yeh", "Li-Chun Chang"], "year": 2012, "MAG papers": [{"PaperId": 2058463570, "PaperTitle": "a low phase noise ka band voltage controlled oscillator using 0 15 \u00b5m gaas phemt technology", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chang gung university", "chang gung university", "chang gung university", "ming chi university of technology"]}], "source": "ES"}, {"DBLP title": "A simulation framework for 3-dimension Networks-on-chip with different vertical channel density configurations.", "DBLP authors": ["Haoyuan Ying", "Ashok Jaiswal", "Mohamed A. Abd El-Ghany", "Thomas Hollstein", "Klaus Hofmann"], "year": 2012, "MAG papers": [{"PaperId": 2108029854, "PaperTitle": "a simulation framework for 3 dimension networks on chip with different vertical channel density configurations", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["tallinn university of technology", null, "technische universitat darmstadt", "technische universitat darmstadt", "technische universitat darmstadt"]}], "source": "ES"}, {"DBLP title": "HLS-DoNoC: High-level simulator for dynamically organizational NoCs.", "DBLP authors": ["Liang Guang", "Ethiopia Nigussie", "Juha Plosila", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2012, "MAG papers": [{"PaperId": 2040734795, "PaperTitle": "hls donoc high level simulator for dynamically organizational nocs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of turku", "university of turku", "university of turku", "university of turku", "royal institute of technology"]}], "source": "ES"}, {"DBLP title": "Low-area boundary BIST architecture for mesh-like network-on-chip.", "DBLP authors": ["Jaan Raik", "Vineeth Govind"], "year": 2012, "MAG papers": [{"PaperId": 1971846407, "PaperTitle": "low area boundary bist architecture for mesh like network on chip", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Test and configuration architecture of a sub-THz CMOS detector array.", "DBLP authors": ["P\u00e9ter F\u00f6ldesy", "Domonkos Gergelyi", "Csaba Fuzy", "Gergely K\u00e1rolyi"], "year": 2012, "MAG papers": [{"PaperId": 2117840419, "PaperTitle": "test and configuration architecture of a sub thz cmos detector array", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["hungarian academy of sciences", "the catholic university of america", "budapest university of technology and economics", "budapest university of technology and economics"]}], "source": "ES"}, {"DBLP title": "Automatic integration of hardware descriptions into system-level models.", "DBLP authors": ["Ralph G\u00f6rgen", "Jan-Hendrik Oetjens", "Wolfgang Nebel"], "year": 2012, "MAG papers": [{"PaperId": 2062795256, "PaperTitle": "automatic integration of hardware descriptions into system level models", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "offis", "bosch"]}], "source": "ES"}, {"DBLP title": "Multisine signal generation method for a bioimpedance measurement device.", "DBLP authors": ["Maksim Gorev", "Vadim Pesonen", "Peeter Ellervee"], "year": 2012, "MAG papers": [{"PaperId": 1963601672, "PaperTitle": "multisine signal generation method for a bioimpedance measurement device", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Radiation-tolerant combinational gates - an implementation based comparison.", "DBLP authors": ["Varadan Savulimedu Veeravalli", "Andreas Steininger"], "year": 2012, "MAG papers": [{"PaperId": 1999075512, "PaperTitle": "radiation tolerant combinational gates an implementation based comparison", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Monitoring-driven HW/SW interrupt overload prevention for embedded real-time systems.", "DBLP authors": ["Josef Strnadel"], "year": 2012, "MAG papers": [{"PaperId": 2015040367, "PaperTitle": "monitoring driven hw sw interrupt overload prevention for embedded real time systems", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["brno university of technology"]}], "source": "ES"}, {"DBLP title": "Efficient link-level error resilience in 3D NoCs.", "DBLP authors": ["Vladimir Pasca", "Saif-Ur Rehman", "Lorena Anghel", "Mounir Benabdenbi"], "year": 2012, "MAG papers": [{"PaperId": 2126251329, "PaperTitle": "efficient link level error resilience in 3d nocs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "The design of dependable flexible multi-sensory System-on-Chips for security applications.", "DBLP authors": ["Hans G. Kerkhoff", "Yong Zhao"], "year": 2012, "MAG papers": [{"PaperId": 2144758894, "PaperTitle": "the design of dependable flexible multi sensory system on chips for security applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of twente", "university of twente"]}], "source": "ES"}, {"DBLP title": "System side-channel leakage emulation for HW/SW security coverification of MPSoCs.", "DBLP authors": ["Armin Krieg", "Johannes Grinschgl", "Christian Steger", "Reinhold Weiss", "Holger Bock", "Josef Haid"], "year": 2012, "MAG papers": [{"PaperId": 2030629796, "PaperTitle": "system side channel leakage emulation for hw sw security coverification of mpsocs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["graz university of technology", "infineon technologies", "graz university of technology", "graz university of technology", "graz university of technology", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Security properties of oscillator rings in true random number generators.", "DBLP authors": ["Knut Wold", "Slobodan Petrovic"], "year": 2012, "MAG papers": [{"PaperId": 2098644630, "PaperTitle": "security properties of oscillator rings in true random number generators", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["gjovik university college", "gjovik university college"]}], "source": "ES"}, {"DBLP title": "Differential evolutionary optimization algorithm applied to ESD MOSFET model fitting problem.", "DBLP authors": ["Tomas Napravnik", "Vlastimil Kote", "Vladimir Molata", "Jiri Jakovenko"], "year": 2012, "MAG papers": [{"PaperId": 2046014537, "PaperTitle": "differential evolutionary optimization algorithm applied to esd mosfet model fitting problem", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["czech technical university in prague", "czech technical university in prague", "czech technical university in prague", null]}], "source": "ES"}, {"DBLP title": "A three-dimensional DRAM using floating body cell in FDSOI devices.", "DBLP authors": ["Xuelian Liu", "Aamir Zia", "Mitchell R. LeRoy", "Srikumar Raman", "Ryan Clarke", "Russell P. Kraft", "John F. McDonald"], "year": 2012, "MAG papers": [{"PaperId": 1980506097, "PaperTitle": "a three dimensional dram using floating body cell in fdsoi devices", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["rensselaer polytechnic institute", "rensselaer polytechnic institute", "rensselaer polytechnic institute", "rensselaer polytechnic institute", "rensselaer polytechnic institute", "rensselaer polytechnic institute", "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "CDMA technique for Network-on-Chip.", "DBLP authors": ["Ahmed A. El Badry", "Mohamed A. Abd El-Ghany"], "year": 2012, "MAG papers": [{"PaperId": 2121294294, "PaperTitle": "cdma technique for network on chip", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["german university in cairo", "german university in cairo"]}], "source": "ES"}, {"DBLP title": "Application of IDDT test towards increasing SRAM reliability in nanometer technologies.", "DBLP authors": ["G\u00e1bor Gyepes", "Daniel Arbet", "Juraj Brenkus", "Viera Stopjakov\u00e1"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "Evaluation of susceptibility of FPGA-based circuits to fault injection attacks based on clock glitching.", "DBLP authors": ["Jakub Korczyc", "Andrzej Krasniewski"], "year": 2012, "MAG papers": [{"PaperId": 2076574447, "PaperTitle": "evaluation of susceptibility of fpga based circuits to fault injection attacks based on clock glitching", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "D&T Presenter - electronic interactive system for design and test education.", "DBLP authors": ["Matej Hlatk\u00fd", "Valter Martinek", "Elena Gramatov\u00e1"], "year": 2012, "MAG papers": [{"PaperId": 2141099182, "PaperTitle": "d t presenter electronic interactive system for design and test education", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "A 1V, low power, high-gain, 3 - 11 GHz double-balanced CMOS sub-harmonic mixer.", "DBLP authors": ["Rouhollah Feghhi", "Sasan Naseh"], "year": 2012, "MAG papers": [{"PaperId": 2036534653, "PaperTitle": "a 1v low power high gain 3 11 ghz double balanced cmos sub harmonic mixer", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ferdowsi university of mashhad", "ferdowsi university of mashhad"]}, {"PaperId": 2122347566, "PaperTitle": "a 1v low power high gain 3 11 ghz double balanced cmos sub harmonic mixer", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ferdowsi university of mashhad", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "Reduction of complex safety models based on Markov chains.", "DBLP authors": ["Martin Kohl\u00edk", "Hana Kub\u00e1tov\u00e1"], "year": 2012, "MAG papers": [{"PaperId": 2042894331, "PaperTitle": "reduction of complex safety models based on markov chains", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["czech technical university in prague", "czech technical university in prague"]}], "source": "ES"}, {"DBLP title": "Generation of SystemC/TLM code from UML/MARTE sequence diagrams for verification.", "DBLP authors": ["Emad Samuel Malki Ebeid", "Davide Quaglia", "Franco Fummi"], "year": 2012, "MAG papers": [{"PaperId": 2019387813, "PaperTitle": "generation of systemc tlm code from uml marte sequence diagrams for verification", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Temperature and on-chip crosstalk measurement using ring oscillators in FPGA.", "DBLP authors": ["Martin Gag", "Tim Wegner", "Ansgar Waschki", "Dirk Timmermann"], "year": 2012, "MAG papers": [{"PaperId": 1976532354, "PaperTitle": "temperature and on chip crosstalk measurement using ring oscillators in fpga", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of rostock", "university of rostock", "university of rostock", "university of rostock"]}], "source": "ES"}, {"DBLP title": "Adaptive voltage scaling by in-situ delay monitoring for an image processing circuit.", "DBLP authors": ["Martin Wirnshofer", "Leonhard Hei\u00df", "Anil Narayan Kakade", "Nasim Pour Aryan", "Georg Georgakos", "Doris Schmitt-Landsiedel"], "year": 2012, "MAG papers": [{"PaperId": 2101214157, "PaperTitle": "adaptive voltage scaling by in situ delay monitoring for an image processing circuit", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["technische universitat munchen", "infineon technologies", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Effective RT-level software-based self-testing of embedded processor cores.", "DBLP authors": ["Parisa Kabiri", "Zainalabedin Navabi"], "year": 2012, "MAG papers": [{"PaperId": 2021278248, "PaperTitle": "effective rt level software based self testing of embedded processor cores", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "High speed FPGA implementation of hough transform for real-time applications.", "DBLP authors": ["Liberis Voudouris", "Spiridon Nikolaidis", "Abdoul Rjoub"], "year": 2012, "MAG papers": [{"PaperId": 2067558014, "PaperTitle": "high speed fpga implementation of hough transform for real time applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["aristotle university of thessaloniki", "aristotle university of thessaloniki", "jordan university of science and technology"]}], "source": "ES"}, {"DBLP title": "Generation of non-overlapping clock signals without using a feedback loop.", "DBLP authors": ["Ronald Spilka", "Gerald Hilber", "Andreas Rauchenecker", "Dominik Gruber", "Michael Sams", "Timm Ostermann"], "year": 2012, "MAG papers": [{"PaperId": 2147097587, "PaperTitle": "generation of non overlapping clock signals without using a feedback loop", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["johannes kepler university of linz", "johannes kepler university of linz", "johannes kepler university of linz", "johannes kepler university of linz", "johannes kepler university of linz", "johannes kepler university of linz"]}], "source": "ES"}, {"DBLP title": "Design and implementation of high-performance high-valency ling adders.", "DBLP authors": ["Taskin Ko\u00e7ak", "Preeti Patil"], "year": 2012, "MAG papers": [{"PaperId": 2075349838, "PaperTitle": "design and implementation of high performance high valency ling adders", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of bristol", "bahcesehir university"]}], "source": "ES"}, {"DBLP title": "A new SAT-based ATPG for generating highly compacted test sets.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Rene Krenz-Baath", "Andreas Glowatz", "Friedrich Hapke", "Rolf Drechsler"], "year": 2012, "MAG papers": [{"PaperId": 2082561435, "PaperTitle": "a new sat based atpg for generating highly compacted test sets", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["mentor graphics", "university of bremen", "mentor graphics", "hamm ag", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Multiple stuck-at-fault detection theorem.", "DBLP authors": ["Raimund Ubar", "Sergei Kostin", "Jaan Raik"], "year": 2012, "MAG papers": [{"PaperId": 2111701647, "PaperTitle": "multiple stuck at fault detection theorem", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Genetic method for compressed skewed-load delay test generation.", "DBLP authors": ["Roland Dobai", "Marcel Bal\u00e1z"], "year": 2012, "MAG papers": [{"PaperId": 2056070843, "PaperTitle": "genetic method for compressed skewed load delay test generation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["slovak academy of sciences", "slovak academy of sciences"]}], "source": "ES"}, {"DBLP title": "Low power balun Design for 1.575 GHz in 90 nm CMOS rechnology.", "DBLP authors": ["Jacek Gradzki"], "year": 2012, "MAG papers": [{"PaperId": 1982371632, "PaperTitle": "low power balun design for 1 575 ghz in 90 nm cmos rechnology", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Digital-driven formal analog verification for asynchronously feed-backed circuitries.", "DBLP authors": ["G\u00fcrkan Uygur", "Sebastian Sattler"], "year": 2012, "MAG papers": [{"PaperId": 2031447455, "PaperTitle": "digital driven formal analog verification for asynchronously feed backed circuitries", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Bounded model checking of Contiki applications.", "DBLP authors": ["Thilo V\u00f6rtler", "Steffen R\u00fclke", "Petra Hofstedt"], "year": 2012, "MAG papers": [{"PaperId": 2057803252, "PaperTitle": "bounded model checking of contiki applications", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["fraunhofer society", "brandenburg university of technology", "fraunhofer society"]}], "source": "ES"}, {"DBLP title": "Low power scan by partitioning and scan hold.", "DBLP authors": ["Efi Arvaniti", "Yiorgos Tsiatouhas"], "year": 2012, "MAG papers": [{"PaperId": 2092476010, "PaperTitle": "low power scan by partitioning and scan hold", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of ioannina", "university of ioannina"]}], "source": "ES"}, {"DBLP title": "A user-level library for fault tolerance on shared memory multicore systems.", "DBLP authors": ["Hamid Mushtaq", "Zaid Al-Ars", "Koen Bertels"], "year": 2012, "MAG papers": [{"PaperId": 2073147005, "PaperTitle": "a user level library for fault tolerance on shared memory multicore systems", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "A low voltage sigma delta modulator for temperature sensor.", "DBLP authors": ["Yi-Hsiang Juan", "Ching-Hsing Luo", "Hong-Yi Huang"], "year": 2012, "MAG papers": [{"PaperId": 2019456021, "PaperTitle": "a low voltage sigma delta modulator for temperature sensor", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taipei university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Developing a new phase noise estimation technique based on time varying model.", "DBLP authors": ["Saber Izadpanah Tous", "E. Mohamadi", "M. Mousavi", "R. Darvish Khalil Abadi", "Ehsan Kargaran", "Hooman Nabovati"], "year": 2012, "MAG papers": [{"PaperId": 2112602696, "PaperTitle": "developing a new phase noise estimation technique based on time varying model", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Lightweight benchmarking of platforms for network traffic processing.", "DBLP authors": ["Pavol Korcek", "Martin Z\u00e1dn\u00edk"], "year": 2012, "MAG papers": [{"PaperId": 2015261377, "PaperTitle": "lightweight benchmarking of platforms for network traffic processing", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "A new analog output buffer for data driver of active matrix displays using low-temperature polycrystalline silicon thin-film transistors.", "DBLP authors": ["Ilias Pappas", "Stilianos Siskos", "Alkis A. Hatzopoulos"], "year": 2012, "MAG papers": [{"PaperId": 2075788404, "PaperTitle": "a new analog output buffer for data driver of active matrix displays using low temperature polycrystalline silicon thin film transistors", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["aristotle university of thessaloniki", "aristotle university of thessaloniki", "aristotle university of thessaloniki"]}], "source": "ES"}, {"DBLP title": "Combining on-line fault detection and logic self repair.", "DBLP authors": ["Tobias Koal", "Markus Ulbricht", "Heinrich Theodor Vierhaus"], "year": 2012, "MAG papers": [{"PaperId": 2039949436, "PaperTitle": "combining on line fault detection and logic self repair", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["brandenburg university of technology", "brandenburg university of technology", "brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "Online self-checking and correction for crosstalk-induced timing errors on VLSI interconnects.", "DBLP authors": ["Ping-Liang Lai", "Der-Chen Huang"], "year": 2012, "MAG papers": [{"PaperId": 2158702895, "PaperTitle": "online self checking and correction for crosstalk induced timing errors on vlsi interconnects", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national chung hsing university", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "On test time reduction using pattern overlapping, broadcasting and on-chip decompression.", "DBLP authors": ["Martin Chloupek", "Ondrej Nov\u00e1k", "Jiri Jen\u00edcek"], "year": 2012, "MAG papers": [{"PaperId": 2085955574, "PaperTitle": "on test time reduction using pattern overlapping broadcasting and on chip decompression", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["czech technical university in prague", null, "czech technical university in prague"]}], "source": "ES"}, {"DBLP title": "A SBST strategy to test microprocessors' Branch Target Buffer.", "DBLP authors": ["Paolo Bernardi", "Lyl M. Ciganda", "Michelangelo Grosso", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2012, "MAG papers": [{"PaperId": 2045386776, "PaperTitle": "a sbst strategy to test microprocessors branch target buffer", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "An adaptive self-test routine for in-field diagnosis of permanent faults in simple RISC cores.", "DBLP authors": ["Mario Sch\u00f6lzel", "Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2012, "MAG papers": [{"PaperId": 2006581061, "PaperTitle": "an adaptive self test routine for in field diagnosis of permanent faults in simple risc cores", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["brandenburg university of technology", "brandenburg university of technology", "brandenburg university of technology"]}], "source": "ES"}, {"DBLP title": "CIVA: Custom instruction vulnerability analysis framework.", "DBLP authors": ["Ali Azarpeyvand", "Mostafa E. Salehi", "Seid Mehdi Fakhraie"], "year": 2012, "MAG papers": [{"PaperId": 2023093518, "PaperTitle": "civa custom instruction vulnerability analysis framework", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Automated debugging from pre-silicon to post-silicon.", "DBLP authors": ["Mehdi Dehbashi", "G\u00f6rschwin Fey"], "year": 2012, "MAG papers": [{"PaperId": 2002914788, "PaperTitle": "automated debugging from pre silicon to post silicon", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "On the use of assertions for embedded-software dynamic verification.", "DBLP authors": ["Giuseppe Di Guglielmo", "Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"], "year": 2012, "MAG papers": [{"PaperId": 2090899504, "PaperTitle": "on the use of assertions for embedded software dynamic verification", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of verona", "university of verona", "university of verona", "university of verona"]}], "source": "ES"}, {"DBLP title": "Test platform for fault tolerant systems design properties verification.", "DBLP authors": ["Martin Straka", "Lukas Miculka", "Jan Kastil", "Zdenek Kot\u00e1sek"], "year": 2012, "MAG papers": [{"PaperId": 2111878689, "PaperTitle": "test platform for fault tolerant systems design properties verification", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Complementary edge alignment and digital output signal speed-up CMOS positive feedback latches.", "DBLP authors": ["Vladimir Milovanovic", "Horst Zimmermann"], "year": 2012, "MAG papers": [{"PaperId": 2151861931, "PaperTitle": "complementary edge alignment and digital output signal speed up cmos positive feedback latches", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier.", "DBLP authors": ["Ahmed Naif M. Alahmadi", "Gordon Russell", "Alex Yakovlev"], "year": 2012, "MAG papers": [{"PaperId": 2088671917, "PaperTitle": "reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["newcastle university", "newcastle university", "newcastle university"]}], "source": "ES"}, {"DBLP title": "Efficient digital design for automotive mixed-signal ASICs using simulink.", "DBLP authors": ["Andreas Mauderer", "Marvin Freier", "Jan-Hendrik Oetjens", "Wolfgang Rosenstiel"], "year": 2012, "MAG papers": [{"PaperId": 1981916297, "PaperTitle": "efficient digital design for automotive mixed signal asics using simulink", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["bosch", "bosch", "university of tubingen", "bosch"]}], "source": "ES"}, {"DBLP title": "VARMA - VARiability modelling and analysis tool.", "DBLP authors": ["Gordon Russell", "Frank P. Burns", "Alex Yakovlev"], "year": 2012, "MAG papers": [{"PaperId": 2025041690, "PaperTitle": "varma variability modelling and analysis tool", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["newcastle university", "newcastle university", "newcastle university"]}], "source": "ES"}]