
Timer_Learning_Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d58  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003ee8  08003ee8  00004ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f7c  08003f7c  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003f7c  08003f7c  00004f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f84  08003f84  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f84  08003f84  00004f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f88  08003f88  00004f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003f8c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  2000005c  08003fe8  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08003fe8  0000529c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5bc  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ad6  00000000  00000000  00012648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  00014120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009ef  00000000  00000000  00014de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025ea9  00000000  00000000  000157cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ecfc  00000000  00000000  0003b678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f02c3  00000000  00000000  0004a374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a637  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a88  00000000  00000000  0013a67c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0013e104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ed0 	.word	0x08003ed0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003ed0 	.word	0x08003ed0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08e      	sub	sp, #56	@ 0x38
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000566:	f000 fa99 	bl	8000a9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056a:	f000 f841 	bl	80005f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056e:	f000 f8e7 	bl	8000740 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000572:	f000 f8b5 	bl	80006e0 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000576:	f000 f88d 	bl	8000694 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  // Say something
  uart_buf_len = sprintf(uart_buf, "Timer Test\r\n");
 800057a:	463b      	mov	r3, r7
 800057c:	4918      	ldr	r1, [pc, #96]	@ (80005e0 <main+0x80>)
 800057e:	4618      	mov	r0, r3
 8000580:	f003 f806 	bl	8003590 <siprintf>
 8000584:	6378      	str	r0, [r7, #52]	@ 0x34
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 8000586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000588:	b29a      	uxth	r2, r3
 800058a:	4639      	mov	r1, r7
 800058c:	2364      	movs	r3, #100	@ 0x64
 800058e:	4815      	ldr	r0, [pc, #84]	@ (80005e4 <main+0x84>)
 8000590:	f002 faa0 	bl	8002ad4 <HAL_UART_Transmit>

  // Start timer
  HAL_TIM_Base_Start(&htim16);
 8000594:	4814      	ldr	r0, [pc, #80]	@ (80005e8 <main+0x88>)
 8000596:	f002 f941 	bl	800281c <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  timer_val = __HAL_TIM_GET_COUNTER(&htim16);
 800059a:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <main+0x88>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005a0:	867b      	strh	r3, [r7, #50]	@ 0x32

	  // Wait for 50 ms
	  HAL_Delay(50);
 80005a2:	2032      	movs	r0, #50	@ 0x32
 80005a4:	f000 faf6 	bl	8000b94 <HAL_Delay>
	  // Get time elapsed
	  timer_val = __HAL_TIM_GET_COUNTER(&htim16) - timer_val;
 80005a8:	4b0f      	ldr	r3, [pc, #60]	@ (80005e8 <main+0x88>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005ae:	b29a      	uxth	r2, r3
 80005b0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80005b2:	1ad3      	subs	r3, r2, r3
 80005b4:	867b      	strh	r3, [r7, #50]	@ 0x32

	  //Show elapsed time
	  uart_buf_len = sprintf(uart_buf,"%u us\r\n",timer_val);
 80005b6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80005b8:	463b      	mov	r3, r7
 80005ba:	490c      	ldr	r1, [pc, #48]	@ (80005ec <main+0x8c>)
 80005bc:	4618      	mov	r0, r3
 80005be:	f002 ffe7 	bl	8003590 <siprintf>
 80005c2:	6378      	str	r0, [r7, #52]	@ 0x34
	  HAL_UART_Transmit(&huart2,(uint8_t *)uart_buf, uart_buf_len, 100);
 80005c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	4639      	mov	r1, r7
 80005ca:	2364      	movs	r3, #100	@ 0x64
 80005cc:	4805      	ldr	r0, [pc, #20]	@ (80005e4 <main+0x84>)
 80005ce:	f002 fa81 	bl	8002ad4 <HAL_UART_Transmit>
	  // Wait so we won't flood the terminal
	  HAL_Delay(1000);
 80005d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005d6:	f000 fadd 	bl	8000b94 <HAL_Delay>
	  timer_val = __HAL_TIM_GET_COUNTER(&htim16);
 80005da:	bf00      	nop
 80005dc:	e7dd      	b.n	800059a <main+0x3a>
 80005de:	bf00      	nop
 80005e0:	08003ee8 	.word	0x08003ee8
 80005e4:	200000c4 	.word	0x200000c4
 80005e8:	20000078 	.word	0x20000078
 80005ec:	08003ef8 	.word	0x08003ef8

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b096      	sub	sp, #88	@ 0x58
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 0314 	add.w	r3, r7, #20
 80005fa:	2244      	movs	r2, #68	@ 0x44
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f002 ffe6 	bl	80035d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	463b      	mov	r3, r7
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000612:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000616:	f000 fd97 	bl	8001148 <HAL_PWREx_ControlVoltageScaling>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000620:	f000 f8f4 	bl	800080c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000624:	2302      	movs	r3, #2
 8000626:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000628:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800062c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062e:	2310      	movs	r3, #16
 8000630:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000636:	2302      	movs	r3, #2
 8000638:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800063a:	2301      	movs	r3, #1
 800063c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800063e:	230a      	movs	r3, #10
 8000640:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000642:	2307      	movs	r3, #7
 8000644:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000646:	2302      	movs	r3, #2
 8000648:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4618      	mov	r0, r3
 8000654:	f000 fdce 	bl	80011f4 <HAL_RCC_OscConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800065e:	f000 f8d5 	bl	800080c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000662:	230f      	movs	r3, #15
 8000664:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000666:	2303      	movs	r3, #3
 8000668:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000676:	463b      	mov	r3, r7
 8000678:	2104      	movs	r1, #4
 800067a:	4618      	mov	r0, r3
 800067c:	f001 f996 	bl	80019ac <HAL_RCC_ClockConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000686:	f000 f8c1 	bl	800080c <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	3758      	adds	r7, #88	@ 0x58
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000698:	4b0f      	ldr	r3, [pc, #60]	@ (80006d8 <MX_TIM16_Init+0x44>)
 800069a:	4a10      	ldr	r2, [pc, #64]	@ (80006dc <MX_TIM16_Init+0x48>)
 800069c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 80 - 1;
 800069e:	4b0e      	ldr	r3, [pc, #56]	@ (80006d8 <MX_TIM16_Init+0x44>)
 80006a0:	224f      	movs	r2, #79	@ 0x4f
 80006a2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a4:	4b0c      	ldr	r3, [pc, #48]	@ (80006d8 <MX_TIM16_Init+0x44>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65536 - 1;
 80006aa:	4b0b      	ldr	r3, [pc, #44]	@ (80006d8 <MX_TIM16_Init+0x44>)
 80006ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006b0:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006b2:	4b09      	ldr	r3, [pc, #36]	@ (80006d8 <MX_TIM16_Init+0x44>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80006b8:	4b07      	ldr	r3, [pc, #28]	@ (80006d8 <MX_TIM16_Init+0x44>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006be:	4b06      	ldr	r3, [pc, #24]	@ (80006d8 <MX_TIM16_Init+0x44>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80006c4:	4804      	ldr	r0, [pc, #16]	@ (80006d8 <MX_TIM16_Init+0x44>)
 80006c6:	f002 f851 	bl	800276c <HAL_TIM_Base_Init>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80006d0:	f000 f89c 	bl	800080c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	20000078 	.word	0x20000078
 80006dc:	40014400 	.word	0x40014400

080006e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e4:	4b14      	ldr	r3, [pc, #80]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 80006e6:	4a15      	ldr	r2, [pc, #84]	@ (800073c <MX_USART2_UART_Init+0x5c>)
 80006e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ea:	4b13      	ldr	r3, [pc, #76]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 80006ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f2:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000704:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 8000706:	220c      	movs	r2, #12
 8000708:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070a:	4b0b      	ldr	r3, [pc, #44]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000710:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000716:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 8000718:	2200      	movs	r2, #0
 800071a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800071c:	4b06      	ldr	r3, [pc, #24]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 800071e:	2200      	movs	r2, #0
 8000720:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000722:	4805      	ldr	r0, [pc, #20]	@ (8000738 <MX_USART2_UART_Init+0x58>)
 8000724:	f002 f988 	bl	8002a38 <HAL_UART_Init>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800072e:	f000 f86d 	bl	800080c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200000c4 	.word	0x200000c4
 800073c:	40004400 	.word	0x40004400

08000740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b08a      	sub	sp, #40	@ 0x28
 8000744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000756:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <MX_GPIO_Init+0xc4>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075a:	4a2a      	ldr	r2, [pc, #168]	@ (8000804 <MX_GPIO_Init+0xc4>)
 800075c:	f043 0304 	orr.w	r3, r3, #4
 8000760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000762:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <MX_GPIO_Init+0xc4>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000766:	f003 0304 	and.w	r3, r3, #4
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800076e:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <MX_GPIO_Init+0xc4>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000772:	4a24      	ldr	r2, [pc, #144]	@ (8000804 <MX_GPIO_Init+0xc4>)
 8000774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800077a:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <MX_GPIO_Init+0xc4>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <MX_GPIO_Init+0xc4>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <MX_GPIO_Init+0xc4>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000792:	4b1c      	ldr	r3, [pc, #112]	@ (8000804 <MX_GPIO_Init+0xc4>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	4b19      	ldr	r3, [pc, #100]	@ (8000804 <MX_GPIO_Init+0xc4>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a2:	4a18      	ldr	r2, [pc, #96]	@ (8000804 <MX_GPIO_Init+0xc4>)
 80007a4:	f043 0302 	orr.w	r3, r3, #2
 80007a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007aa:	4b16      	ldr	r3, [pc, #88]	@ (8000804 <MX_GPIO_Init+0xc4>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ae:	f003 0302 	and.w	r3, r3, #2
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2120      	movs	r1, #32
 80007ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007be:	f000 fc9d 	bl	80010fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007c8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	480b      	ldr	r0, [pc, #44]	@ (8000808 <MX_GPIO_Init+0xc8>)
 80007da:	f000 fae5 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007de:	2320      	movs	r3, #32
 80007e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f8:	f000 fad6 	bl	8000da8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	@ 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40021000 	.word	0x40021000
 8000808:	48000800 	.word	0x48000800

0800080c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000810:	b672      	cpsid	i
}
 8000812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <Error_Handler+0x8>

08000818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081e:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <HAL_MspInit+0x44>)
 8000820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000822:	4a0e      	ldr	r2, [pc, #56]	@ (800085c <HAL_MspInit+0x44>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6613      	str	r3, [r2, #96]	@ 0x60
 800082a:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <HAL_MspInit+0x44>)
 800082c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000836:	4b09      	ldr	r3, [pc, #36]	@ (800085c <HAL_MspInit+0x44>)
 8000838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800083a:	4a08      	ldr	r2, [pc, #32]	@ (800085c <HAL_MspInit+0x44>)
 800083c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000840:	6593      	str	r3, [r2, #88]	@ 0x58
 8000842:	4b06      	ldr	r3, [pc, #24]	@ (800085c <HAL_MspInit+0x44>)
 8000844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800084a:	603b      	str	r3, [r7, #0]
 800084c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800084e:	bf00      	nop
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	40021000 	.word	0x40021000

08000860 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a0a      	ldr	r2, [pc, #40]	@ (8000898 <HAL_TIM_Base_MspInit+0x38>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d10b      	bne.n	800088a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000872:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <HAL_TIM_Base_MspInit+0x3c>)
 8000874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000876:	4a09      	ldr	r2, [pc, #36]	@ (800089c <HAL_TIM_Base_MspInit+0x3c>)
 8000878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800087c:	6613      	str	r3, [r2, #96]	@ 0x60
 800087e:	4b07      	ldr	r3, [pc, #28]	@ (800089c <HAL_TIM_Base_MspInit+0x3c>)
 8000880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800088a:	bf00      	nop
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	40014400 	.word	0x40014400
 800089c:	40021000 	.word	0x40021000

080008a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b0ac      	sub	sp, #176	@ 0xb0
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008b8:	f107 0314 	add.w	r3, r7, #20
 80008bc:	2288      	movs	r2, #136	@ 0x88
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f002 fe85 	bl	80035d0 <memset>
  if(huart->Instance==USART2)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a21      	ldr	r2, [pc, #132]	@ (8000950 <HAL_UART_MspInit+0xb0>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d13b      	bne.n	8000948 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008d0:	2302      	movs	r3, #2
 80008d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008d4:	2300      	movs	r3, #0
 80008d6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d8:	f107 0314 	add.w	r3, r7, #20
 80008dc:	4618      	mov	r0, r3
 80008de:	f001 fa89 	bl	8001df4 <HAL_RCCEx_PeriphCLKConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008e8:	f7ff ff90 	bl	800080c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ec:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <HAL_UART_MspInit+0xb4>)
 80008ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f0:	4a18      	ldr	r2, [pc, #96]	@ (8000954 <HAL_UART_MspInit+0xb4>)
 80008f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80008f8:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <HAL_UART_MspInit+0xb4>)
 80008fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000900:	613b      	str	r3, [r7, #16]
 8000902:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000904:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <HAL_UART_MspInit+0xb4>)
 8000906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000908:	4a12      	ldr	r2, [pc, #72]	@ (8000954 <HAL_UART_MspInit+0xb4>)
 800090a:	f043 0301 	orr.w	r3, r3, #1
 800090e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000910:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <HAL_UART_MspInit+0xb4>)
 8000912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800091c:	230c      	movs	r3, #12
 800091e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000922:	2302      	movs	r3, #2
 8000924:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092e:	2303      	movs	r3, #3
 8000930:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000934:	2307      	movs	r3, #7
 8000936:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800093a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800093e:	4619      	mov	r1, r3
 8000940:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000944:	f000 fa30 	bl	8000da8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000948:	bf00      	nop
 800094a:	37b0      	adds	r7, #176	@ 0xb0
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40004400 	.word	0x40004400
 8000954:	40021000 	.word	0x40021000

08000958 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <NMI_Handler+0x4>

08000960 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <HardFault_Handler+0x4>

08000968 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <MemManage_Handler+0x4>

08000970 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <BusFault_Handler+0x4>

08000978 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <UsageFault_Handler+0x4>

08000980 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr

0800098e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr

0800099c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ae:	f000 f8d1 	bl	8000b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
	...

080009b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009c0:	4a14      	ldr	r2, [pc, #80]	@ (8000a14 <_sbrk+0x5c>)
 80009c2:	4b15      	ldr	r3, [pc, #84]	@ (8000a18 <_sbrk+0x60>)
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009cc:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <_sbrk+0x64>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d102      	bne.n	80009da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009d4:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <_sbrk+0x64>)
 80009d6:	4a12      	ldr	r2, [pc, #72]	@ (8000a20 <_sbrk+0x68>)
 80009d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009da:	4b10      	ldr	r3, [pc, #64]	@ (8000a1c <_sbrk+0x64>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4413      	add	r3, r2
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d207      	bcs.n	80009f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009e8:	f002 fdfa 	bl	80035e0 <__errno>
 80009ec:	4603      	mov	r3, r0
 80009ee:	220c      	movs	r2, #12
 80009f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009f2:	f04f 33ff 	mov.w	r3, #4294967295
 80009f6:	e009      	b.n	8000a0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009f8:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <_sbrk+0x64>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009fe:	4b07      	ldr	r3, [pc, #28]	@ (8000a1c <_sbrk+0x64>)
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4413      	add	r3, r2
 8000a06:	4a05      	ldr	r2, [pc, #20]	@ (8000a1c <_sbrk+0x64>)
 8000a08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a0a:	68fb      	ldr	r3, [r7, #12]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3718      	adds	r7, #24
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	20018000 	.word	0x20018000
 8000a18:	00000400 	.word	0x00000400
 8000a1c:	2000014c 	.word	0x2000014c
 8000a20:	200002a0 	.word	0x200002a0

08000a24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <SystemInit+0x20>)
 8000a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a2e:	4a05      	ldr	r2, [pc, #20]	@ (8000a44 <SystemInit+0x20>)
 8000a30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	e000ed00 	.word	0xe000ed00

08000a48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a80 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a4c:	f7ff ffea 	bl	8000a24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a50:	480c      	ldr	r0, [pc, #48]	@ (8000a84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a52:	490d      	ldr	r1, [pc, #52]	@ (8000a88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a54:	4a0d      	ldr	r2, [pc, #52]	@ (8000a8c <LoopForever+0xe>)
  movs r3, #0
 8000a56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a58:	e002      	b.n	8000a60 <LoopCopyDataInit>

08000a5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5e:	3304      	adds	r3, #4

08000a60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a64:	d3f9      	bcc.n	8000a5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a66:	4a0a      	ldr	r2, [pc, #40]	@ (8000a90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a68:	4c0a      	ldr	r4, [pc, #40]	@ (8000a94 <LoopForever+0x16>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a6c:	e001      	b.n	8000a72 <LoopFillZerobss>

08000a6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a70:	3204      	adds	r2, #4

08000a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a74:	d3fb      	bcc.n	8000a6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a76:	f002 fdb9 	bl	80035ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a7a:	f7ff fd71 	bl	8000560 <main>

08000a7e <LoopForever>:

LoopForever:
    b LoopForever
 8000a7e:	e7fe      	b.n	8000a7e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a80:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a88:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a8c:	08003f8c 	.word	0x08003f8c
  ldr r2, =_sbss
 8000a90:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a94:	2000029c 	.word	0x2000029c

08000a98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a98:	e7fe      	b.n	8000a98 <ADC1_2_IRQHandler>
	...

08000a9c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <HAL_Init+0x3c>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad8 <HAL_Init+0x3c>)
 8000aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ab0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ab2:	2003      	movs	r0, #3
 8000ab4:	f000 f944 	bl	8000d40 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f000 f80f 	bl	8000adc <HAL_InitTick>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d002      	beq.n	8000aca <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	71fb      	strb	r3, [r7, #7]
 8000ac8:	e001      	b.n	8000ace <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000aca:	f7ff fea5 	bl	8000818 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ace:	79fb      	ldrb	r3, [r7, #7]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	40022000 	.word	0x40022000

08000adc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ae8:	4b17      	ldr	r3, [pc, #92]	@ (8000b48 <HAL_InitTick+0x6c>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d023      	beq.n	8000b38 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000af0:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <HAL_InitTick+0x70>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b14      	ldr	r3, [pc, #80]	@ (8000b48 <HAL_InitTick+0x6c>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000afe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 f941 	bl	8000d8e <HAL_SYSTICK_Config>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d10f      	bne.n	8000b32 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2b0f      	cmp	r3, #15
 8000b16:	d809      	bhi.n	8000b2c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	6879      	ldr	r1, [r7, #4]
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b20:	f000 f919 	bl	8000d56 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b24:	4a0a      	ldr	r2, [pc, #40]	@ (8000b50 <HAL_InitTick+0x74>)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6013      	str	r3, [r2, #0]
 8000b2a:	e007      	b.n	8000b3c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	73fb      	strb	r3, [r7, #15]
 8000b30:	e004      	b.n	8000b3c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	73fb      	strb	r3, [r7, #15]
 8000b36:	e001      	b.n	8000b3c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	20000000 	.word	0x20000000
 8000b50:	20000004 	.word	0x20000004

08000b54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b58:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <HAL_IncTick+0x20>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <HAL_IncTick+0x24>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4413      	add	r3, r2
 8000b64:	4a04      	ldr	r2, [pc, #16]	@ (8000b78 <HAL_IncTick+0x24>)
 8000b66:	6013      	str	r3, [r2, #0]
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000008 	.word	0x20000008
 8000b78:	20000150 	.word	0x20000150

08000b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b80:	4b03      	ldr	r3, [pc, #12]	@ (8000b90 <HAL_GetTick+0x14>)
 8000b82:	681b      	ldr	r3, [r3, #0]
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	20000150 	.word	0x20000150

08000b94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b9c:	f7ff ffee 	bl	8000b7c <HAL_GetTick>
 8000ba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bac:	d005      	beq.n	8000bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000bae:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <HAL_Delay+0x44>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bba:	bf00      	nop
 8000bbc:	f7ff ffde 	bl	8000b7c <HAL_GetTick>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d8f7      	bhi.n	8000bbc <HAL_Delay+0x28>
  {
  }
}
 8000bcc:	bf00      	nop
 8000bce:	bf00      	nop
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000008 	.word	0x20000008

08000bdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bec:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <__NVIC_SetPriorityGrouping+0x44>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bf2:	68ba      	ldr	r2, [r7, #8]
 8000bf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c0e:	4a04      	ldr	r2, [pc, #16]	@ (8000c20 <__NVIC_SetPriorityGrouping+0x44>)
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	60d3      	str	r3, [r2, #12]
}
 8000c14:	bf00      	nop
 8000c16:	3714      	adds	r7, #20
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c28:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <__NVIC_GetPriorityGrouping+0x18>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	0a1b      	lsrs	r3, r3, #8
 8000c2e:	f003 0307 	and.w	r3, r3, #7
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	6039      	str	r1, [r7, #0]
 8000c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db0a      	blt.n	8000c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	490c      	ldr	r1, [pc, #48]	@ (8000c8c <__NVIC_SetPriority+0x4c>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	0112      	lsls	r2, r2, #4
 8000c60:	b2d2      	uxtb	r2, r2
 8000c62:	440b      	add	r3, r1
 8000c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c68:	e00a      	b.n	8000c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4908      	ldr	r1, [pc, #32]	@ (8000c90 <__NVIC_SetPriority+0x50>)
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	f003 030f 	and.w	r3, r3, #15
 8000c76:	3b04      	subs	r3, #4
 8000c78:	0112      	lsls	r2, r2, #4
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	761a      	strb	r2, [r3, #24]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000e100 	.word	0xe000e100
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b089      	sub	sp, #36	@ 0x24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	f1c3 0307 	rsb	r3, r3, #7
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	bf28      	it	cs
 8000cb2:	2304      	movcs	r3, #4
 8000cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	2b06      	cmp	r3, #6
 8000cbc:	d902      	bls.n	8000cc4 <NVIC_EncodePriority+0x30>
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3b03      	subs	r3, #3
 8000cc2:	e000      	b.n	8000cc6 <NVIC_EncodePriority+0x32>
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	43da      	mvns	r2, r3
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce6:	43d9      	mvns	r1, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	4313      	orrs	r3, r2
         );
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3724      	adds	r7, #36	@ 0x24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	3b01      	subs	r3, #1
 8000d08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d0c:	d301      	bcc.n	8000d12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e00f      	b.n	8000d32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d12:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <SysTick_Config+0x40>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	3b01      	subs	r3, #1
 8000d18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d1a:	210f      	movs	r1, #15
 8000d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d20:	f7ff ff8e 	bl	8000c40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d24:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <SysTick_Config+0x40>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d2a:	4b04      	ldr	r3, [pc, #16]	@ (8000d3c <SysTick_Config+0x40>)
 8000d2c:	2207      	movs	r2, #7
 8000d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d30:	2300      	movs	r3, #0
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	e000e010 	.word	0xe000e010

08000d40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff ff47 	bl	8000bdc <__NVIC_SetPriorityGrouping>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}

08000d56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b086      	sub	sp, #24
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	60b9      	str	r1, [r7, #8]
 8000d60:	607a      	str	r2, [r7, #4]
 8000d62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d68:	f7ff ff5c 	bl	8000c24 <__NVIC_GetPriorityGrouping>
 8000d6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	68b9      	ldr	r1, [r7, #8]
 8000d72:	6978      	ldr	r0, [r7, #20]
 8000d74:	f7ff ff8e 	bl	8000c94 <NVIC_EncodePriority>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d7e:	4611      	mov	r1, r2
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff ff5d 	bl	8000c40 <__NVIC_SetPriority>
}
 8000d86:	bf00      	nop
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f7ff ffb0 	bl	8000cfc <SysTick_Config>
 8000d9c:	4603      	mov	r3, r0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
	...

08000da8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b087      	sub	sp, #28
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000db6:	e17f      	b.n	80010b8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	f000 8171 	beq.w	80010b2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f003 0303 	and.w	r3, r3, #3
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d005      	beq.n	8000de8 <HAL_GPIO_Init+0x40>
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f003 0303 	and.w	r3, r3, #3
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d130      	bne.n	8000e4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	689b      	ldr	r3, [r3, #8]
 8000dec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	2203      	movs	r2, #3
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	68da      	ldr	r2, [r3, #12]
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e1e:	2201      	movs	r2, #1
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	43db      	mvns	r3, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	091b      	lsrs	r3, r3, #4
 8000e34:	f003 0201 	and.w	r2, r3, #1
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f003 0303 	and.w	r3, r3, #3
 8000e52:	2b03      	cmp	r3, #3
 8000e54:	d118      	bne.n	8000e88 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	43db      	mvns	r3, r3
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	08db      	lsrs	r3, r3, #3
 8000e72:	f003 0201 	and.w	r2, r3, #1
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	2b03      	cmp	r3, #3
 8000e92:	d017      	beq.n	8000ec4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	689a      	ldr	r2, [r3, #8]
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f003 0303 	and.w	r3, r3, #3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d123      	bne.n	8000f18 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	08da      	lsrs	r2, r3, #3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	3208      	adds	r2, #8
 8000ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000edc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	f003 0307 	and.w	r3, r3, #7
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	220f      	movs	r2, #15
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	43db      	mvns	r3, r3
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	691a      	ldr	r2, [r3, #16]
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	08da      	lsrs	r2, r3, #3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3208      	adds	r2, #8
 8000f12:	6939      	ldr	r1, [r7, #16]
 8000f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	2203      	movs	r2, #3
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 0203 	and.w	r2, r3, #3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	693a      	ldr	r2, [r7, #16]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	f000 80ac 	beq.w	80010b2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5a:	4b5f      	ldr	r3, [pc, #380]	@ (80010d8 <HAL_GPIO_Init+0x330>)
 8000f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f5e:	4a5e      	ldr	r2, [pc, #376]	@ (80010d8 <HAL_GPIO_Init+0x330>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f66:	4b5c      	ldr	r3, [pc, #368]	@ (80010d8 <HAL_GPIO_Init+0x330>)
 8000f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f72:	4a5a      	ldr	r2, [pc, #360]	@ (80010dc <HAL_GPIO_Init+0x334>)
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	3302      	adds	r3, #2
 8000f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	220f      	movs	r2, #15
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f9c:	d025      	beq.n	8000fea <HAL_GPIO_Init+0x242>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a4f      	ldr	r2, [pc, #316]	@ (80010e0 <HAL_GPIO_Init+0x338>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d01f      	beq.n	8000fe6 <HAL_GPIO_Init+0x23e>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_GPIO_Init+0x33c>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d019      	beq.n	8000fe2 <HAL_GPIO_Init+0x23a>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4d      	ldr	r2, [pc, #308]	@ (80010e8 <HAL_GPIO_Init+0x340>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d013      	beq.n	8000fde <HAL_GPIO_Init+0x236>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a4c      	ldr	r2, [pc, #304]	@ (80010ec <HAL_GPIO_Init+0x344>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d00d      	beq.n	8000fda <HAL_GPIO_Init+0x232>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4b      	ldr	r2, [pc, #300]	@ (80010f0 <HAL_GPIO_Init+0x348>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d007      	beq.n	8000fd6 <HAL_GPIO_Init+0x22e>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4a      	ldr	r2, [pc, #296]	@ (80010f4 <HAL_GPIO_Init+0x34c>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d101      	bne.n	8000fd2 <HAL_GPIO_Init+0x22a>
 8000fce:	2306      	movs	r3, #6
 8000fd0:	e00c      	b.n	8000fec <HAL_GPIO_Init+0x244>
 8000fd2:	2307      	movs	r3, #7
 8000fd4:	e00a      	b.n	8000fec <HAL_GPIO_Init+0x244>
 8000fd6:	2305      	movs	r3, #5
 8000fd8:	e008      	b.n	8000fec <HAL_GPIO_Init+0x244>
 8000fda:	2304      	movs	r3, #4
 8000fdc:	e006      	b.n	8000fec <HAL_GPIO_Init+0x244>
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e004      	b.n	8000fec <HAL_GPIO_Init+0x244>
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	e002      	b.n	8000fec <HAL_GPIO_Init+0x244>
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e000      	b.n	8000fec <HAL_GPIO_Init+0x244>
 8000fea:	2300      	movs	r3, #0
 8000fec:	697a      	ldr	r2, [r7, #20]
 8000fee:	f002 0203 	and.w	r2, r2, #3
 8000ff2:	0092      	lsls	r2, r2, #2
 8000ff4:	4093      	lsls	r3, r2
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ffc:	4937      	ldr	r1, [pc, #220]	@ (80010dc <HAL_GPIO_Init+0x334>)
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	089b      	lsrs	r3, r3, #2
 8001002:	3302      	adds	r3, #2
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800100a:	4b3b      	ldr	r3, [pc, #236]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	43db      	mvns	r3, r3
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	4013      	ands	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d003      	beq.n	800102e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4313      	orrs	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800102e:	4a32      	ldr	r2, [pc, #200]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001034:	4b30      	ldr	r3, [pc, #192]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	43db      	mvns	r3, r3
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	4013      	ands	r3, r2
 8001042:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d003      	beq.n	8001058 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001058:	4a27      	ldr	r2, [pc, #156]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800105e:	4b26      	ldr	r3, [pc, #152]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	43db      	mvns	r3, r3
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	4013      	ands	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4313      	orrs	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001082:	4a1d      	ldr	r2, [pc, #116]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001088:	4b1b      	ldr	r3, [pc, #108]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	43db      	mvns	r3, r3
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4013      	ands	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d003      	beq.n	80010ac <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010ac:	4a12      	ldr	r2, [pc, #72]	@ (80010f8 <HAL_GPIO_Init+0x350>)
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	3301      	adds	r3, #1
 80010b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	fa22 f303 	lsr.w	r3, r2, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	f47f ae78 	bne.w	8000db8 <HAL_GPIO_Init+0x10>
  }
}
 80010c8:	bf00      	nop
 80010ca:	bf00      	nop
 80010cc:	371c      	adds	r7, #28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010000 	.word	0x40010000
 80010e0:	48000400 	.word	0x48000400
 80010e4:	48000800 	.word	0x48000800
 80010e8:	48000c00 	.word	0x48000c00
 80010ec:	48001000 	.word	0x48001000
 80010f0:	48001400 	.word	0x48001400
 80010f4:	48001800 	.word	0x48001800
 80010f8:	40010400 	.word	0x40010400

080010fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	807b      	strh	r3, [r7, #2]
 8001108:	4613      	mov	r3, r2
 800110a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800110c:	787b      	ldrb	r3, [r7, #1]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001112:	887a      	ldrh	r2, [r7, #2]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001118:	e002      	b.n	8001120 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800111a:	887a      	ldrh	r2, [r7, #2]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001130:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <HAL_PWREx_GetVoltageRange+0x18>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001138:	4618      	mov	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40007000 	.word	0x40007000

08001148 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001156:	d130      	bne.n	80011ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001158:	4b23      	ldr	r3, [pc, #140]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001160:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001164:	d038      	beq.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001166:	4b20      	ldr	r3, [pc, #128]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800116e:	4a1e      	ldr	r2, [pc, #120]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001170:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001174:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001176:	4b1d      	ldr	r3, [pc, #116]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2232      	movs	r2, #50	@ 0x32
 800117c:	fb02 f303 	mul.w	r3, r2, r3
 8001180:	4a1b      	ldr	r2, [pc, #108]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001182:	fba2 2303 	umull	r2, r3, r2, r3
 8001186:	0c9b      	lsrs	r3, r3, #18
 8001188:	3301      	adds	r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800118c:	e002      	b.n	8001194 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	3b01      	subs	r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800119c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011a0:	d102      	bne.n	80011a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1f2      	bne.n	800118e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011a8:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011aa:	695b      	ldr	r3, [r3, #20]
 80011ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011b4:	d110      	bne.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e00f      	b.n	80011da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011c6:	d007      	beq.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011c8:	4b07      	ldr	r3, [pc, #28]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011d0:	4a05      	ldr	r2, [pc, #20]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	40007000 	.word	0x40007000
 80011ec:	20000000 	.word	0x20000000
 80011f0:	431bde83 	.word	0x431bde83

080011f4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b088      	sub	sp, #32
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e3ca      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001206:	4b97      	ldr	r3, [pc, #604]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	f003 030c 	and.w	r3, r3, #12
 800120e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001210:	4b94      	ldr	r3, [pc, #592]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0310 	and.w	r3, r3, #16
 8001222:	2b00      	cmp	r3, #0
 8001224:	f000 80e4 	beq.w	80013f0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d007      	beq.n	800123e <HAL_RCC_OscConfig+0x4a>
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	2b0c      	cmp	r3, #12
 8001232:	f040 808b 	bne.w	800134c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	2b01      	cmp	r3, #1
 800123a:	f040 8087 	bne.w	800134c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800123e:	4b89      	ldr	r3, [pc, #548]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d005      	beq.n	8001256 <HAL_RCC_OscConfig+0x62>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e3a2      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a1a      	ldr	r2, [r3, #32]
 800125a:	4b82      	ldr	r3, [pc, #520]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0308 	and.w	r3, r3, #8
 8001262:	2b00      	cmp	r3, #0
 8001264:	d004      	beq.n	8001270 <HAL_RCC_OscConfig+0x7c>
 8001266:	4b7f      	ldr	r3, [pc, #508]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800126e:	e005      	b.n	800127c <HAL_RCC_OscConfig+0x88>
 8001270:	4b7c      	ldr	r3, [pc, #496]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001272:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001276:	091b      	lsrs	r3, r3, #4
 8001278:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800127c:	4293      	cmp	r3, r2
 800127e:	d223      	bcs.n	80012c8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	4618      	mov	r0, r3
 8001286:	f000 fd55 	bl	8001d34 <RCC_SetFlashLatencyFromMSIRange>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e383      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001294:	4b73      	ldr	r3, [pc, #460]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a72      	ldr	r2, [pc, #456]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800129a:	f043 0308 	orr.w	r3, r3, #8
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b70      	ldr	r3, [pc, #448]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	496d      	ldr	r1, [pc, #436]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012b2:	4b6c      	ldr	r3, [pc, #432]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	021b      	lsls	r3, r3, #8
 80012c0:	4968      	ldr	r1, [pc, #416]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	604b      	str	r3, [r1, #4]
 80012c6:	e025      	b.n	8001314 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012c8:	4b66      	ldr	r3, [pc, #408]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a65      	ldr	r2, [pc, #404]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012ce:	f043 0308 	orr.w	r3, r3, #8
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	4b63      	ldr	r3, [pc, #396]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	4960      	ldr	r1, [pc, #384]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	495b      	ldr	r1, [pc, #364]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d109      	bne.n	8001314 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 fd15 	bl	8001d34 <RCC_SetFlashLatencyFromMSIRange>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e343      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001314:	f000 fc4a 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8001318:	4602      	mov	r2, r0
 800131a:	4b52      	ldr	r3, [pc, #328]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	091b      	lsrs	r3, r3, #4
 8001320:	f003 030f 	and.w	r3, r3, #15
 8001324:	4950      	ldr	r1, [pc, #320]	@ (8001468 <HAL_RCC_OscConfig+0x274>)
 8001326:	5ccb      	ldrb	r3, [r1, r3]
 8001328:	f003 031f 	and.w	r3, r3, #31
 800132c:	fa22 f303 	lsr.w	r3, r2, r3
 8001330:	4a4e      	ldr	r2, [pc, #312]	@ (800146c <HAL_RCC_OscConfig+0x278>)
 8001332:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001334:	4b4e      	ldr	r3, [pc, #312]	@ (8001470 <HAL_RCC_OscConfig+0x27c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fbcf 	bl	8000adc <HAL_InitTick>
 800133e:	4603      	mov	r3, r0
 8001340:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d052      	beq.n	80013ee <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	e327      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d032      	beq.n	80013ba <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001354:	4b43      	ldr	r3, [pc, #268]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a42      	ldr	r2, [pc, #264]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001360:	f7ff fc0c 	bl	8000b7c <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001368:	f7ff fc08 	bl	8000b7c <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e310      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800137a:	4b3a      	ldr	r3, [pc, #232]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f0      	beq.n	8001368 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001386:	4b37      	ldr	r3, [pc, #220]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a36      	ldr	r2, [pc, #216]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800138c:	f043 0308 	orr.w	r3, r3, #8
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4b34      	ldr	r3, [pc, #208]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a1b      	ldr	r3, [r3, #32]
 800139e:	4931      	ldr	r1, [pc, #196]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	492c      	ldr	r1, [pc, #176]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
 80013b8:	e01a      	b.n	80013f0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a29      	ldr	r2, [pc, #164]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013c0:	f023 0301 	bic.w	r3, r3, #1
 80013c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013c6:	f7ff fbd9 	bl	8000b7c <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013ce:	f7ff fbd5 	bl	8000b7c <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e2dd      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013e0:	4b20      	ldr	r3, [pc, #128]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1f0      	bne.n	80013ce <HAL_RCC_OscConfig+0x1da>
 80013ec:	e000      	b.n	80013f0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013ee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d074      	beq.n	80014e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	2b08      	cmp	r3, #8
 8001400:	d005      	beq.n	800140e <HAL_RCC_OscConfig+0x21a>
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	2b0c      	cmp	r3, #12
 8001406:	d10e      	bne.n	8001426 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	2b03      	cmp	r3, #3
 800140c:	d10b      	bne.n	8001426 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d064      	beq.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d160      	bne.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e2ba      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800142e:	d106      	bne.n	800143e <HAL_RCC_OscConfig+0x24a>
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0b      	ldr	r2, [pc, #44]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800143a:	6013      	str	r3, [r2, #0]
 800143c:	e026      	b.n	800148c <HAL_RCC_OscConfig+0x298>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001446:	d115      	bne.n	8001474 <HAL_RCC_OscConfig+0x280>
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800144e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	4b03      	ldr	r3, [pc, #12]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a02      	ldr	r2, [pc, #8]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800145a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	e014      	b.n	800148c <HAL_RCC_OscConfig+0x298>
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000
 8001468:	08003f00 	.word	0x08003f00
 800146c:	20000000 	.word	0x20000000
 8001470:	20000004 	.word	0x20000004
 8001474:	4ba0      	ldr	r3, [pc, #640]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a9f      	ldr	r2, [pc, #636]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800147a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800147e:	6013      	str	r3, [r2, #0]
 8001480:	4b9d      	ldr	r3, [pc, #628]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a9c      	ldr	r2, [pc, #624]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800148a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d013      	beq.n	80014bc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001494:	f7ff fb72 	bl	8000b7c <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800149c:	f7ff fb6e 	bl	8000b7c <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b64      	cmp	r3, #100	@ 0x64
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e276      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ae:	4b92      	ldr	r3, [pc, #584]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x2a8>
 80014ba:	e014      	b.n	80014e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014bc:	f7ff fb5e 	bl	8000b7c <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014c4:	f7ff fb5a 	bl	8000b7c <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b64      	cmp	r3, #100	@ 0x64
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e262      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014d6:	4b88      	ldr	r3, [pc, #544]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x2d0>
 80014e2:	e000      	b.n	80014e6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d060      	beq.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	d005      	beq.n	8001504 <HAL_RCC_OscConfig+0x310>
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	2b0c      	cmp	r3, #12
 80014fc:	d119      	bne.n	8001532 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2b02      	cmp	r3, #2
 8001502:	d116      	bne.n	8001532 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001504:	4b7c      	ldr	r3, [pc, #496]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <HAL_RCC_OscConfig+0x328>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e23f      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800151c:	4b76      	ldr	r3, [pc, #472]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	061b      	lsls	r3, r3, #24
 800152a:	4973      	ldr	r1, [pc, #460]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800152c:	4313      	orrs	r3, r2
 800152e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001530:	e040      	b.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d023      	beq.n	8001582 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800153a:	4b6f      	ldr	r3, [pc, #444]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a6e      	ldr	r2, [pc, #440]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001544:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001546:	f7ff fb19 	bl	8000b7c <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff fb15 	bl	8000b7c <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e21d      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001560:	4b65      	ldr	r3, [pc, #404]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800156c:	4b62      	ldr	r3, [pc, #392]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	061b      	lsls	r3, r3, #24
 800157a:	495f      	ldr	r1, [pc, #380]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800157c:	4313      	orrs	r3, r2
 800157e:	604b      	str	r3, [r1, #4]
 8001580:	e018      	b.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001582:	4b5d      	ldr	r3, [pc, #372]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a5c      	ldr	r2, [pc, #368]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001588:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800158c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158e:	f7ff faf5 	bl	8000b7c <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001596:	f7ff faf1 	bl	8000b7c <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e1f9      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015a8:	4b53      	ldr	r3, [pc, #332]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1f0      	bne.n	8001596 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d03c      	beq.n	800163a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d01c      	beq.n	8001602 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015c8:	4b4b      	ldr	r3, [pc, #300]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015ce:	4a4a      	ldr	r2, [pc, #296]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d8:	f7ff fad0 	bl	8000b7c <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e0:	f7ff facc 	bl	8000b7c <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e1d4      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015f2:	4b41      	ldr	r3, [pc, #260]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0ef      	beq.n	80015e0 <HAL_RCC_OscConfig+0x3ec>
 8001600:	e01b      	b.n	800163a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001602:	4b3d      	ldr	r3, [pc, #244]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001608:	4a3b      	ldr	r2, [pc, #236]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800160a:	f023 0301 	bic.w	r3, r3, #1
 800160e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001612:	f7ff fab3 	bl	8000b7c <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800161a:	f7ff faaf 	bl	8000b7c <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e1b7      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800162c:	4b32      	ldr	r3, [pc, #200]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800162e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1ef      	bne.n	800161a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0304 	and.w	r3, r3, #4
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 80a6 	beq.w	8001794 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800164c:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800164e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d10d      	bne.n	8001674 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001658:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800165a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165c:	4a26      	ldr	r2, [pc, #152]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800165e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001662:	6593      	str	r3, [r2, #88]	@ 0x58
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001670:	2301      	movs	r3, #1
 8001672:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001674:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800167c:	2b00      	cmp	r3, #0
 800167e:	d118      	bne.n	80016b2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001680:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a1d      	ldr	r2, [pc, #116]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 8001686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800168a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800168c:	f7ff fa76 	bl	8000b7c <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001694:	f7ff fa72 	bl	8000b7c <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e17a      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0f0      	beq.n	8001694 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d108      	bne.n	80016cc <HAL_RCC_OscConfig+0x4d8>
 80016ba:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016c0:	4a0d      	ldr	r2, [pc, #52]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016ca:	e029      	b.n	8001720 <HAL_RCC_OscConfig+0x52c>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b05      	cmp	r3, #5
 80016d2:	d115      	bne.n	8001700 <HAL_RCC_OscConfig+0x50c>
 80016d4:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016da:	4a07      	ldr	r2, [pc, #28]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016dc:	f043 0304 	orr.w	r3, r3, #4
 80016e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016e4:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016ea:	4a03      	ldr	r2, [pc, #12]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016f4:	e014      	b.n	8001720 <HAL_RCC_OscConfig+0x52c>
 80016f6:	bf00      	nop
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40007000 	.word	0x40007000
 8001700:	4b9c      	ldr	r3, [pc, #624]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001706:	4a9b      	ldr	r2, [pc, #620]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001708:	f023 0301 	bic.w	r3, r3, #1
 800170c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001710:	4b98      	ldr	r3, [pc, #608]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001716:	4a97      	ldr	r2, [pc, #604]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001718:	f023 0304 	bic.w	r3, r3, #4
 800171c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d016      	beq.n	8001756 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001728:	f7ff fa28 	bl	8000b7c <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800172e:	e00a      	b.n	8001746 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001730:	f7ff fa24 	bl	8000b7c <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e12a      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001746:	4b8b      	ldr	r3, [pc, #556]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0ed      	beq.n	8001730 <HAL_RCC_OscConfig+0x53c>
 8001754:	e015      	b.n	8001782 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001756:	f7ff fa11 	bl	8000b7c <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800175c:	e00a      	b.n	8001774 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800175e:	f7ff fa0d 	bl	8000b7c <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800176c:	4293      	cmp	r3, r2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e113      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001774:	4b7f      	ldr	r3, [pc, #508]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1ed      	bne.n	800175e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001782:	7ffb      	ldrb	r3, [r7, #31]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d105      	bne.n	8001794 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001788:	4b7a      	ldr	r3, [pc, #488]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	4a79      	ldr	r2, [pc, #484]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800178e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001792:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001798:	2b00      	cmp	r3, #0
 800179a:	f000 80fe 	beq.w	800199a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	f040 80d0 	bne.w	8001948 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80017a8:	4b72      	ldr	r3, [pc, #456]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f003 0203 	and.w	r2, r3, #3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d130      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	3b01      	subs	r3, #1
 80017c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d127      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d11f      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80017e8:	2a07      	cmp	r2, #7
 80017ea:	bf14      	ite	ne
 80017ec:	2201      	movne	r2, #1
 80017ee:	2200      	moveq	r2, #0
 80017f0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d113      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001800:	085b      	lsrs	r3, r3, #1
 8001802:	3b01      	subs	r3, #1
 8001804:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001806:	429a      	cmp	r2, r3
 8001808:	d109      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	085b      	lsrs	r3, r3, #1
 8001816:	3b01      	subs	r3, #1
 8001818:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800181a:	429a      	cmp	r2, r3
 800181c:	d06e      	beq.n	80018fc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	2b0c      	cmp	r3, #12
 8001822:	d069      	beq.n	80018f8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001824:	4b53      	ldr	r3, [pc, #332]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d105      	bne.n	800183c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001830:	4b50      	ldr	r3, [pc, #320]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e0ad      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001840:	4b4c      	ldr	r3, [pc, #304]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a4b      	ldr	r2, [pc, #300]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001846:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800184a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800184c:	f7ff f996 	bl	8000b7c <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001854:	f7ff f992 	bl	8000b7c <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e09a      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001866:	4b43      	ldr	r3, [pc, #268]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001872:	4b40      	ldr	r3, [pc, #256]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001874:	68da      	ldr	r2, [r3, #12]
 8001876:	4b40      	ldr	r3, [pc, #256]	@ (8001978 <HAL_RCC_OscConfig+0x784>)
 8001878:	4013      	ands	r3, r2
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001882:	3a01      	subs	r2, #1
 8001884:	0112      	lsls	r2, r2, #4
 8001886:	4311      	orrs	r1, r2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800188c:	0212      	lsls	r2, r2, #8
 800188e:	4311      	orrs	r1, r2
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001894:	0852      	lsrs	r2, r2, #1
 8001896:	3a01      	subs	r2, #1
 8001898:	0552      	lsls	r2, r2, #21
 800189a:	4311      	orrs	r1, r2
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80018a0:	0852      	lsrs	r2, r2, #1
 80018a2:	3a01      	subs	r2, #1
 80018a4:	0652      	lsls	r2, r2, #25
 80018a6:	4311      	orrs	r1, r2
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018ac:	0912      	lsrs	r2, r2, #4
 80018ae:	0452      	lsls	r2, r2, #17
 80018b0:	430a      	orrs	r2, r1
 80018b2:	4930      	ldr	r1, [pc, #192]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80018b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018d0:	f7ff f954 	bl	8000b7c <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d8:	f7ff f950 	bl	8000b7c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e058      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ea:	4b22      	ldr	r3, [pc, #136]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d0f0      	beq.n	80018d8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018f6:	e050      	b.n	800199a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e04f      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d148      	bne.n	800199a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001908:	4b1a      	ldr	r3, [pc, #104]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a19      	ldr	r2, [pc, #100]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800190e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001912:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001914:	4b17      	ldr	r3, [pc, #92]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	4a16      	ldr	r2, [pc, #88]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800191a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800191e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001920:	f7ff f92c 	bl	8000b7c <HAL_GetTick>
 8001924:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001928:	f7ff f928 	bl	8000b7c <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e030      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800193a:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d0f0      	beq.n	8001928 <HAL_RCC_OscConfig+0x734>
 8001946:	e028      	b.n	800199a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	2b0c      	cmp	r3, #12
 800194c:	d023      	beq.n	8001996 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800194e:	4b09      	ldr	r3, [pc, #36]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a08      	ldr	r2, [pc, #32]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001954:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195a:	f7ff f90f 	bl	8000b7c <HAL_GetTick>
 800195e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001960:	e00c      	b.n	800197c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001962:	f7ff f90b 	bl	8000b7c <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d905      	bls.n	800197c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e013      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
 8001974:	40021000 	.word	0x40021000
 8001978:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <HAL_RCC_OscConfig+0x7b0>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1ec      	bne.n	8001962 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <HAL_RCC_OscConfig+0x7b0>)
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	4905      	ldr	r1, [pc, #20]	@ (80019a4 <HAL_RCC_OscConfig+0x7b0>)
 800198e:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <HAL_RCC_OscConfig+0x7b4>)
 8001990:	4013      	ands	r3, r2
 8001992:	60cb      	str	r3, [r1, #12]
 8001994:	e001      	b.n	800199a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	3720      	adds	r7, #32
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40021000 	.word	0x40021000
 80019a8:	feeefffc 	.word	0xfeeefffc

080019ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0e7      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019c0:	4b75      	ldr	r3, [pc, #468]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d910      	bls.n	80019f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ce:	4b72      	ldr	r3, [pc, #456]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 0207 	bic.w	r2, r3, #7
 80019d6:	4970      	ldr	r1, [pc, #448]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	4313      	orrs	r3, r2
 80019dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019de:	4b6e      	ldr	r3, [pc, #440]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d001      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e0cf      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d010      	beq.n	8001a1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	4b66      	ldr	r3, [pc, #408]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d908      	bls.n	8001a1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a0c:	4b63      	ldr	r3, [pc, #396]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	4960      	ldr	r1, [pc, #384]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d04c      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d107      	bne.n	8001a42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a32:	4b5a      	ldr	r3, [pc, #360]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d121      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e0a6      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d107      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a4a:	4b54      	ldr	r3, [pc, #336]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d115      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e09a      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a62:	4b4e      	ldr	r3, [pc, #312]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d109      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e08e      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a72:	4b4a      	ldr	r3, [pc, #296]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e086      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a82:	4b46      	ldr	r3, [pc, #280]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f023 0203 	bic.w	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4943      	ldr	r1, [pc, #268]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a94:	f7ff f872 	bl	8000b7c <HAL_GetTick>
 8001a98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9a:	e00a      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9c:	f7ff f86e 	bl	8000b7c <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e06e      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	4b3a      	ldr	r3, [pc, #232]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 020c 	and.w	r2, r3, #12
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d1eb      	bne.n	8001a9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d010      	beq.n	8001af2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	4b31      	ldr	r3, [pc, #196]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d208      	bcs.n	8001af2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae0:	4b2e      	ldr	r3, [pc, #184]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	492b      	ldr	r1, [pc, #172]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001aee:	4313      	orrs	r3, r2
 8001af0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001af2:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d210      	bcs.n	8001b22 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b00:	4b25      	ldr	r3, [pc, #148]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f023 0207 	bic.w	r2, r3, #7
 8001b08:	4923      	ldr	r1, [pc, #140]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b10:	4b21      	ldr	r3, [pc, #132]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0307 	and.w	r3, r3, #7
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d001      	beq.n	8001b22 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e036      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d008      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	4918      	ldr	r1, [pc, #96]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0308 	and.w	r3, r3, #8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d009      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b4c:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	4910      	ldr	r1, [pc, #64]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b60:	f000 f824 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b0d      	ldr	r3, [pc, #52]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	091b      	lsrs	r3, r3, #4
 8001b6c:	f003 030f 	and.w	r3, r3, #15
 8001b70:	490b      	ldr	r1, [pc, #44]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1f4>)
 8001b72:	5ccb      	ldrb	r3, [r1, r3]
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	fa22 f303 	lsr.w	r3, r2, r3
 8001b7c:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1f8>)
 8001b7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b80:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1fc>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe ffa9 	bl	8000adc <HAL_InitTick>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b8e:	7afb      	ldrb	r3, [r7, #11]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40022000 	.word	0x40022000
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	08003f00 	.word	0x08003f00
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	20000004 	.word	0x20000004

08001bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b089      	sub	sp, #36	@ 0x24
 8001bb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bba:	4b3e      	ldr	r3, [pc, #248]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 030c 	and.w	r3, r3, #12
 8001bc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	f003 0303 	and.w	r3, r3, #3
 8001bcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d005      	beq.n	8001be0 <HAL_RCC_GetSysClockFreq+0x34>
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	2b0c      	cmp	r3, #12
 8001bd8:	d121      	bne.n	8001c1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d11e      	bne.n	8001c1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001be0:	4b34      	ldr	r3, [pc, #208]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d107      	bne.n	8001bfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001bec:	4b31      	ldr	r3, [pc, #196]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf2:	0a1b      	lsrs	r3, r3, #8
 8001bf4:	f003 030f 	and.w	r3, r3, #15
 8001bf8:	61fb      	str	r3, [r7, #28]
 8001bfa:	e005      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c08:	4a2b      	ldr	r2, [pc, #172]	@ (8001cb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10d      	bne.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c1c:	e00a      	b.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	2b04      	cmp	r3, #4
 8001c22:	d102      	bne.n	8001c2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c24:	4b25      	ldr	r3, [pc, #148]	@ (8001cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8001c26:	61bb      	str	r3, [r7, #24]
 8001c28:	e004      	b.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d101      	bne.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c30:	4b23      	ldr	r3, [pc, #140]	@ (8001cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	2b0c      	cmp	r3, #12
 8001c38:	d134      	bne.n	8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d003      	beq.n	8001c52 <HAL_RCC_GetSysClockFreq+0xa6>
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b03      	cmp	r3, #3
 8001c4e:	d003      	beq.n	8001c58 <HAL_RCC_GetSysClockFreq+0xac>
 8001c50:	e005      	b.n	8001c5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c52:	4b1a      	ldr	r3, [pc, #104]	@ (8001cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8001c54:	617b      	str	r3, [r7, #20]
      break;
 8001c56:	e005      	b.n	8001c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c58:	4b19      	ldr	r3, [pc, #100]	@ (8001cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c5a:	617b      	str	r3, [r7, #20]
      break;
 8001c5c:	e002      	b.n	8001c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	617b      	str	r3, [r7, #20]
      break;
 8001c62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c64:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	091b      	lsrs	r3, r3, #4
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	3301      	adds	r3, #1
 8001c70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c72:	4b10      	ldr	r3, [pc, #64]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	0a1b      	lsrs	r3, r3, #8
 8001c78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	fb03 f202 	mul.w	r2, r3, r2
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	0e5b      	lsrs	r3, r3, #25
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	3301      	adds	r3, #1
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ca4:	69bb      	ldr	r3, [r7, #24]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3724      	adds	r7, #36	@ 0x24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	08003f18 	.word	0x08003f18
 8001cbc:	00f42400 	.word	0x00f42400
 8001cc0:	007a1200 	.word	0x007a1200

08001cc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc8:	4b03      	ldr	r3, [pc, #12]	@ (8001cd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000000 	.word	0x20000000

08001cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ce0:	f7ff fff0 	bl	8001cc4 <HAL_RCC_GetHCLKFreq>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	0a1b      	lsrs	r3, r3, #8
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	4904      	ldr	r1, [pc, #16]	@ (8001d04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cf2:	5ccb      	ldrb	r3, [r1, r3]
 8001cf4:	f003 031f 	and.w	r3, r3, #31
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40021000 	.word	0x40021000
 8001d04:	08003f10 	.word	0x08003f10

08001d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d0c:	f7ff ffda 	bl	8001cc4 <HAL_RCC_GetHCLKFreq>
 8001d10:	4602      	mov	r2, r0
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	0adb      	lsrs	r3, r3, #11
 8001d18:	f003 0307 	and.w	r3, r3, #7
 8001d1c:	4904      	ldr	r1, [pc, #16]	@ (8001d30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d1e:	5ccb      	ldrb	r3, [r1, r3]
 8001d20:	f003 031f 	and.w	r3, r3, #31
 8001d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	08003f10 	.word	0x08003f10

08001d34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d40:	4b2a      	ldr	r3, [pc, #168]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d4c:	f7ff f9ee 	bl	800112c <HAL_PWREx_GetVoltageRange>
 8001d50:	6178      	str	r0, [r7, #20]
 8001d52:	e014      	b.n	8001d7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d54:	4b25      	ldr	r3, [pc, #148]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d58:	4a24      	ldr	r2, [pc, #144]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d60:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d6c:	f7ff f9de 	bl	800112c <HAL_PWREx_GetVoltageRange>
 8001d70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d72:	4b1e      	ldr	r3, [pc, #120]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d76:	4a1d      	ldr	r2, [pc, #116]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d84:	d10b      	bne.n	8001d9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b80      	cmp	r3, #128	@ 0x80
 8001d8a:	d919      	bls.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001d90:	d902      	bls.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d92:	2302      	movs	r3, #2
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	e013      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d98:	2301      	movs	r3, #1
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	e010      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b80      	cmp	r3, #128	@ 0x80
 8001da2:	d902      	bls.n	8001daa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001da4:	2303      	movs	r3, #3
 8001da6:	613b      	str	r3, [r7, #16]
 8001da8:	e00a      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b80      	cmp	r3, #128	@ 0x80
 8001dae:	d102      	bne.n	8001db6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001db0:	2302      	movs	r3, #2
 8001db2:	613b      	str	r3, [r7, #16]
 8001db4:	e004      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b70      	cmp	r3, #112	@ 0x70
 8001dba:	d101      	bne.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f023 0207 	bic.w	r2, r3, #7
 8001dc8:	4909      	ldr	r1, [pc, #36]	@ (8001df0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001dd0:	4b07      	ldr	r3, [pc, #28]	@ (8001df0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d001      	beq.n	8001de2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e000      	b.n	8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40022000 	.word	0x40022000

08001df4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e00:	2300      	movs	r3, #0
 8001e02:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d041      	beq.n	8001e94 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e14:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e18:	d02a      	beq.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001e1a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e1e:	d824      	bhi.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e20:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e24:	d008      	beq.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001e26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e2a:	d81e      	bhi.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00a      	beq.n	8001e46 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e34:	d010      	beq.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e36:	e018      	b.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e38:	4b86      	ldr	r3, [pc, #536]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	4a85      	ldr	r2, [pc, #532]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e42:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e44:	e015      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f000 fabb 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8001e52:	4603      	mov	r3, r0
 8001e54:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e56:	e00c      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3320      	adds	r3, #32
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 fba6 	bl	80025b0 <RCCEx_PLLSAI2_Config>
 8001e64:	4603      	mov	r3, r0
 8001e66:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e68:	e003      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	74fb      	strb	r3, [r7, #19]
      break;
 8001e6e:	e000      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001e70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e72:	7cfb      	ldrb	r3, [r7, #19]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d10b      	bne.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e78:	4b76      	ldr	r3, [pc, #472]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e7e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e86:	4973      	ldr	r1, [pc, #460]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001e8e:	e001      	b.n	8001e94 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e90:	7cfb      	ldrb	r3, [r7, #19]
 8001e92:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d041      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ea4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001ea8:	d02a      	beq.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001eaa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001eae:	d824      	bhi.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001eb0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001eb4:	d008      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001eb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001eba:	d81e      	bhi.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00a      	beq.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001ec0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ec4:	d010      	beq.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001ec6:	e018      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ec8:	4b62      	ldr	r3, [pc, #392]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4a61      	ldr	r2, [pc, #388]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ece:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ed4:	e015      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3304      	adds	r3, #4
 8001eda:	2100      	movs	r1, #0
 8001edc:	4618      	mov	r0, r3
 8001ede:	f000 fa73 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ee6:	e00c      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3320      	adds	r3, #32
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 fb5e 	bl	80025b0 <RCCEx_PLLSAI2_Config>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ef8:	e003      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	74fb      	strb	r3, [r7, #19]
      break;
 8001efe:	e000      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001f00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f02:	7cfb      	ldrb	r3, [r7, #19]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10b      	bne.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f08:	4b52      	ldr	r3, [pc, #328]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f0e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f16:	494f      	ldr	r1, [pc, #316]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f1e:	e001      	b.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f20:	7cfb      	ldrb	r3, [r7, #19]
 8001f22:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f000 80a0 	beq.w	8002072 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f32:	2300      	movs	r3, #0
 8001f34:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f36:	4b47      	ldr	r3, [pc, #284]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f42:	2301      	movs	r3, #1
 8001f44:	e000      	b.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f46:	2300      	movs	r3, #0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00d      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4c:	4b41      	ldr	r3, [pc, #260]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f50:	4a40      	ldr	r2, [pc, #256]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f56:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f58:	4b3e      	ldr	r3, [pc, #248]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f64:	2301      	movs	r3, #1
 8001f66:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f68:	4b3b      	ldr	r3, [pc, #236]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a3a      	ldr	r2, [pc, #232]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f74:	f7fe fe02 	bl	8000b7c <HAL_GetTick>
 8001f78:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f7a:	e009      	b.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f7c:	f7fe fdfe 	bl	8000b7c <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d902      	bls.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	74fb      	strb	r3, [r7, #19]
        break;
 8001f8e:	e005      	b.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f90:	4b31      	ldr	r3, [pc, #196]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d0ef      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001f9c:	7cfb      	ldrb	r3, [r7, #19]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d15c      	bne.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d01f      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d019      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fc0:	4b24      	ldr	r3, [pc, #144]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fcc:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd2:	4a20      	ldr	r2, [pc, #128]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fec:	4a19      	ldr	r2, [pc, #100]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d016      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffe:	f7fe fdbd 	bl	8000b7c <HAL_GetTick>
 8002002:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002004:	e00b      	b.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7fe fdb9 	bl	8000b7c <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002014:	4293      	cmp	r3, r2
 8002016:	d902      	bls.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	74fb      	strb	r3, [r7, #19]
            break;
 800201c:	e006      	b.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800201e:	4b0d      	ldr	r3, [pc, #52]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0ec      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800202c:	7cfb      	ldrb	r3, [r7, #19]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10c      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002032:	4b08      	ldr	r3, [pc, #32]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002038:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002042:	4904      	ldr	r1, [pc, #16]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800204a:	e009      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	74bb      	strb	r3, [r7, #18]
 8002050:	e006      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000
 8002058:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800205c:	7cfb      	ldrb	r3, [r7, #19]
 800205e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002060:	7c7b      	ldrb	r3, [r7, #17]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d105      	bne.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002066:	4b9e      	ldr	r3, [pc, #632]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	4a9d      	ldr	r2, [pc, #628]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800206c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002070:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00a      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800207e:	4b98      	ldr	r3, [pc, #608]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002084:	f023 0203 	bic.w	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208c:	4994      	ldr	r1, [pc, #592]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800208e:	4313      	orrs	r3, r2
 8002090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d00a      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020a0:	4b8f      	ldr	r3, [pc, #572]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a6:	f023 020c 	bic.w	r2, r3, #12
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ae:	498c      	ldr	r1, [pc, #560]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00a      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020c2:	4b87      	ldr	r3, [pc, #540]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	4983      	ldr	r1, [pc, #524]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00a      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020e4:	4b7e      	ldr	r3, [pc, #504]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	497b      	ldr	r1, [pc, #492]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00a      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002106:	4b76      	ldr	r3, [pc, #472]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002114:	4972      	ldr	r1, [pc, #456]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002116:	4313      	orrs	r3, r2
 8002118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0320 	and.w	r3, r3, #32
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00a      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002128:	4b6d      	ldr	r3, [pc, #436]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800212a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002136:	496a      	ldr	r1, [pc, #424]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002138:	4313      	orrs	r3, r2
 800213a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800214a:	4b65      	ldr	r3, [pc, #404]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800214c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002150:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002158:	4961      	ldr	r1, [pc, #388]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800215a:	4313      	orrs	r3, r2
 800215c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002168:	2b00      	cmp	r3, #0
 800216a:	d00a      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800216c:	4b5c      	ldr	r3, [pc, #368]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800216e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002172:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800217a:	4959      	ldr	r1, [pc, #356]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800217c:	4313      	orrs	r3, r2
 800217e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00a      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800218e:	4b54      	ldr	r3, [pc, #336]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002194:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800219c:	4950      	ldr	r1, [pc, #320]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021b0:	4b4b      	ldr	r3, [pc, #300]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021be:	4948      	ldr	r1, [pc, #288]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00a      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021d2:	4b43      	ldr	r3, [pc, #268]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e0:	493f      	ldr	r1, [pc, #252]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d028      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021f4:	4b3a      	ldr	r3, [pc, #232]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002202:	4937      	ldr	r1, [pc, #220]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002204:	4313      	orrs	r3, r2
 8002206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800220e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002212:	d106      	bne.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002214:	4b32      	ldr	r3, [pc, #200]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	4a31      	ldr	r2, [pc, #196]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800221a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800221e:	60d3      	str	r3, [r2, #12]
 8002220:	e011      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002226:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800222a:	d10c      	bne.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3304      	adds	r3, #4
 8002230:	2101      	movs	r1, #1
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f8c8 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8002238:	4603      	mov	r3, r0
 800223a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800223c:	7cfb      	ldrb	r3, [r7, #19]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002242:	7cfb      	ldrb	r3, [r7, #19]
 8002244:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d028      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002252:	4b23      	ldr	r3, [pc, #140]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002258:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002260:	491f      	ldr	r1, [pc, #124]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002262:	4313      	orrs	r3, r2
 8002264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800226c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002270:	d106      	bne.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002272:	4b1b      	ldr	r3, [pc, #108]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	4a1a      	ldr	r2, [pc, #104]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002278:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800227c:	60d3      	str	r3, [r2, #12]
 800227e:	e011      	b.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002284:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002288:	d10c      	bne.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3304      	adds	r3, #4
 800228e:	2101      	movs	r1, #1
 8002290:	4618      	mov	r0, r3
 8002292:	f000 f899 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8002296:	4603      	mov	r3, r0
 8002298:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80022a0:	7cfb      	ldrb	r3, [r7, #19]
 80022a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d02b      	beq.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022b0:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022be:	4908      	ldr	r1, [pc, #32]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022ce:	d109      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d0:	4b03      	ldr	r3, [pc, #12]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	4a02      	ldr	r2, [pc, #8]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022da:	60d3      	str	r3, [r2, #12]
 80022dc:	e014      	b.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80022de:	bf00      	nop
 80022e0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80022ec:	d10c      	bne.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	3304      	adds	r3, #4
 80022f2:	2101      	movs	r1, #1
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 f867 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 80022fa:	4603      	mov	r3, r0
 80022fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022fe:	7cfb      	ldrb	r3, [r7, #19]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002304:	7cfb      	ldrb	r3, [r7, #19]
 8002306:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d02f      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002314:	4b2b      	ldr	r3, [pc, #172]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800231a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002322:	4928      	ldr	r1, [pc, #160]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002324:	4313      	orrs	r3, r2
 8002326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800232e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002332:	d10d      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3304      	adds	r3, #4
 8002338:	2102      	movs	r1, #2
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f844 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8002340:	4603      	mov	r3, r0
 8002342:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002344:	7cfb      	ldrb	r3, [r7, #19]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d014      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800234a:	7cfb      	ldrb	r3, [r7, #19]
 800234c:	74bb      	strb	r3, [r7, #18]
 800234e:	e011      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002358:	d10c      	bne.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3320      	adds	r3, #32
 800235e:	2102      	movs	r1, #2
 8002360:	4618      	mov	r0, r3
 8002362:	f000 f925 	bl	80025b0 <RCCEx_PLLSAI2_Config>
 8002366:	4603      	mov	r3, r0
 8002368:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800236a:	7cfb      	ldrb	r3, [r7, #19]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002370:	7cfb      	ldrb	r3, [r7, #19]
 8002372:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00a      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002380:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002386:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800238e:	490d      	ldr	r1, [pc, #52]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002390:	4313      	orrs	r3, r2
 8002392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00b      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023a2:	4b08      	ldr	r3, [pc, #32]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023b2:	4904      	ldr	r1, [pc, #16]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023ba:	7cbb      	ldrb	r3, [r7, #18]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40021000 	.word	0x40021000

080023c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023d6:	4b75      	ldr	r3, [pc, #468]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d018      	beq.n	8002414 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023e2:	4b72      	ldr	r3, [pc, #456]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	f003 0203 	and.w	r2, r3, #3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d10d      	bne.n	800240e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
       ||
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023fa:	4b6c      	ldr	r3, [pc, #432]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	091b      	lsrs	r3, r3, #4
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	1c5a      	adds	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
       ||
 800240a:	429a      	cmp	r2, r3
 800240c:	d047      	beq.n	800249e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	73fb      	strb	r3, [r7, #15]
 8002412:	e044      	b.n	800249e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b03      	cmp	r3, #3
 800241a:	d018      	beq.n	800244e <RCCEx_PLLSAI1_Config+0x86>
 800241c:	2b03      	cmp	r3, #3
 800241e:	d825      	bhi.n	800246c <RCCEx_PLLSAI1_Config+0xa4>
 8002420:	2b01      	cmp	r3, #1
 8002422:	d002      	beq.n	800242a <RCCEx_PLLSAI1_Config+0x62>
 8002424:	2b02      	cmp	r3, #2
 8002426:	d009      	beq.n	800243c <RCCEx_PLLSAI1_Config+0x74>
 8002428:	e020      	b.n	800246c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800242a:	4b60      	ldr	r3, [pc, #384]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d11d      	bne.n	8002472 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800243a:	e01a      	b.n	8002472 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800243c:	4b5b      	ldr	r3, [pc, #364]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002444:	2b00      	cmp	r3, #0
 8002446:	d116      	bne.n	8002476 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800244c:	e013      	b.n	8002476 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800244e:	4b57      	ldr	r3, [pc, #348]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10f      	bne.n	800247a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800245a:	4b54      	ldr	r3, [pc, #336]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d109      	bne.n	800247a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800246a:	e006      	b.n	800247a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
      break;
 8002470:	e004      	b.n	800247c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002472:	bf00      	nop
 8002474:	e002      	b.n	800247c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002476:	bf00      	nop
 8002478:	e000      	b.n	800247c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800247a:	bf00      	nop
    }

    if(status == HAL_OK)
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10d      	bne.n	800249e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002482:	4b4a      	ldr	r3, [pc, #296]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6819      	ldr	r1, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	3b01      	subs	r3, #1
 8002494:	011b      	lsls	r3, r3, #4
 8002496:	430b      	orrs	r3, r1
 8002498:	4944      	ldr	r1, [pc, #272]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800249a:	4313      	orrs	r3, r2
 800249c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800249e:	7bfb      	ldrb	r3, [r7, #15]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d17d      	bne.n	80025a0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024a4:	4b41      	ldr	r3, [pc, #260]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a40      	ldr	r2, [pc, #256]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80024ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024b0:	f7fe fb64 	bl	8000b7c <HAL_GetTick>
 80024b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024b6:	e009      	b.n	80024cc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024b8:	f7fe fb60 	bl	8000b7c <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d902      	bls.n	80024cc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	73fb      	strb	r3, [r7, #15]
        break;
 80024ca:	e005      	b.n	80024d8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024cc:	4b37      	ldr	r3, [pc, #220]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1ef      	bne.n	80024b8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d160      	bne.n	80025a0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d111      	bne.n	8002508 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024e4:	4b31      	ldr	r3, [pc, #196]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80024ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	6892      	ldr	r2, [r2, #8]
 80024f4:	0211      	lsls	r1, r2, #8
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68d2      	ldr	r2, [r2, #12]
 80024fa:	0912      	lsrs	r2, r2, #4
 80024fc:	0452      	lsls	r2, r2, #17
 80024fe:	430a      	orrs	r2, r1
 8002500:	492a      	ldr	r1, [pc, #168]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002502:	4313      	orrs	r3, r2
 8002504:	610b      	str	r3, [r1, #16]
 8002506:	e027      	b.n	8002558 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d112      	bne.n	8002534 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800250e:	4b27      	ldr	r3, [pc, #156]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002516:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6892      	ldr	r2, [r2, #8]
 800251e:	0211      	lsls	r1, r2, #8
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6912      	ldr	r2, [r2, #16]
 8002524:	0852      	lsrs	r2, r2, #1
 8002526:	3a01      	subs	r2, #1
 8002528:	0552      	lsls	r2, r2, #21
 800252a:	430a      	orrs	r2, r1
 800252c:	491f      	ldr	r1, [pc, #124]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800252e:	4313      	orrs	r3, r2
 8002530:	610b      	str	r3, [r1, #16]
 8002532:	e011      	b.n	8002558 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002534:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800253c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6892      	ldr	r2, [r2, #8]
 8002544:	0211      	lsls	r1, r2, #8
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6952      	ldr	r2, [r2, #20]
 800254a:	0852      	lsrs	r2, r2, #1
 800254c:	3a01      	subs	r2, #1
 800254e:	0652      	lsls	r2, r2, #25
 8002550:	430a      	orrs	r2, r1
 8002552:	4916      	ldr	r1, [pc, #88]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002554:	4313      	orrs	r3, r2
 8002556:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002558:	4b14      	ldr	r3, [pc, #80]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a13      	ldr	r2, [pc, #76]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800255e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002562:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002564:	f7fe fb0a 	bl	8000b7c <HAL_GetTick>
 8002568:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800256a:	e009      	b.n	8002580 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800256c:	f7fe fb06 	bl	8000b7c <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d902      	bls.n	8002580 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	73fb      	strb	r3, [r7, #15]
          break;
 800257e:	e005      	b.n	800258c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002580:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0ef      	beq.n	800256c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800258c:	7bfb      	ldrb	r3, [r7, #15]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002592:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002594:	691a      	ldr	r2, [r3, #16]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	4904      	ldr	r1, [pc, #16]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800259c:	4313      	orrs	r3, r2
 800259e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40021000 	.word	0x40021000

080025b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025be:	4b6a      	ldr	r3, [pc, #424]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d018      	beq.n	80025fc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025ca:	4b67      	ldr	r3, [pc, #412]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f003 0203 	and.w	r2, r3, #3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d10d      	bne.n	80025f6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
       ||
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d009      	beq.n	80025f6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025e2:	4b61      	ldr	r3, [pc, #388]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	091b      	lsrs	r3, r3, #4
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	1c5a      	adds	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
       ||
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d047      	beq.n	8002686 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
 80025fa:	e044      	b.n	8002686 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b03      	cmp	r3, #3
 8002602:	d018      	beq.n	8002636 <RCCEx_PLLSAI2_Config+0x86>
 8002604:	2b03      	cmp	r3, #3
 8002606:	d825      	bhi.n	8002654 <RCCEx_PLLSAI2_Config+0xa4>
 8002608:	2b01      	cmp	r3, #1
 800260a:	d002      	beq.n	8002612 <RCCEx_PLLSAI2_Config+0x62>
 800260c:	2b02      	cmp	r3, #2
 800260e:	d009      	beq.n	8002624 <RCCEx_PLLSAI2_Config+0x74>
 8002610:	e020      	b.n	8002654 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002612:	4b55      	ldr	r3, [pc, #340]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d11d      	bne.n	800265a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002622:	e01a      	b.n	800265a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002624:	4b50      	ldr	r3, [pc, #320]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800262c:	2b00      	cmp	r3, #0
 800262e:	d116      	bne.n	800265e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002634:	e013      	b.n	800265e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002636:	4b4c      	ldr	r3, [pc, #304]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10f      	bne.n	8002662 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002642:	4b49      	ldr	r3, [pc, #292]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d109      	bne.n	8002662 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002652:	e006      	b.n	8002662 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	73fb      	strb	r3, [r7, #15]
      break;
 8002658:	e004      	b.n	8002664 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800265a:	bf00      	nop
 800265c:	e002      	b.n	8002664 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800265e:	bf00      	nop
 8002660:	e000      	b.n	8002664 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002662:	bf00      	nop
    }

    if(status == HAL_OK)
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10d      	bne.n	8002686 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800266a:	4b3f      	ldr	r3, [pc, #252]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6819      	ldr	r1, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	3b01      	subs	r3, #1
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	430b      	orrs	r3, r1
 8002680:	4939      	ldr	r1, [pc, #228]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002682:	4313      	orrs	r3, r2
 8002684:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d167      	bne.n	800275c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800268c:	4b36      	ldr	r3, [pc, #216]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a35      	ldr	r2, [pc, #212]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002696:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002698:	f7fe fa70 	bl	8000b7c <HAL_GetTick>
 800269c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800269e:	e009      	b.n	80026b4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026a0:	f7fe fa6c 	bl	8000b7c <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d902      	bls.n	80026b4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	73fb      	strb	r3, [r7, #15]
        break;
 80026b2:	e005      	b.n	80026c0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1ef      	bne.n	80026a0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d14a      	bne.n	800275c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d111      	bne.n	80026f0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026cc:	4b26      	ldr	r3, [pc, #152]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80026d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6892      	ldr	r2, [r2, #8]
 80026dc:	0211      	lsls	r1, r2, #8
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	68d2      	ldr	r2, [r2, #12]
 80026e2:	0912      	lsrs	r2, r2, #4
 80026e4:	0452      	lsls	r2, r2, #17
 80026e6:	430a      	orrs	r2, r1
 80026e8:	491f      	ldr	r1, [pc, #124]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	614b      	str	r3, [r1, #20]
 80026ee:	e011      	b.n	8002714 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f2:	695b      	ldr	r3, [r3, #20]
 80026f4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80026f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6892      	ldr	r2, [r2, #8]
 8002700:	0211      	lsls	r1, r2, #8
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6912      	ldr	r2, [r2, #16]
 8002706:	0852      	lsrs	r2, r2, #1
 8002708:	3a01      	subs	r2, #1
 800270a:	0652      	lsls	r2, r2, #25
 800270c:	430a      	orrs	r2, r1
 800270e:	4916      	ldr	r1, [pc, #88]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002710:	4313      	orrs	r3, r2
 8002712:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002714:	4b14      	ldr	r3, [pc, #80]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a13      	ldr	r2, [pc, #76]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800271a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800271e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002720:	f7fe fa2c 	bl	8000b7c <HAL_GetTick>
 8002724:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002726:	e009      	b.n	800273c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002728:	f7fe fa28 	bl	8000b7c <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d902      	bls.n	800273c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	73fb      	strb	r3, [r7, #15]
          break;
 800273a:	e005      	b.n	8002748 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800273c:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d0ef      	beq.n	8002728 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002748:	7bfb      	ldrb	r3, [r7, #15]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d106      	bne.n	800275c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002750:	695a      	ldr	r2, [r3, #20]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	4904      	ldr	r1, [pc, #16]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002758:	4313      	orrs	r3, r2
 800275a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800275c:	7bfb      	ldrb	r3, [r7, #15]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40021000 	.word	0x40021000

0800276c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e049      	b.n	8002812 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d106      	bne.n	8002798 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7fe f864 	bl	8000860 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2202      	movs	r2, #2
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3304      	adds	r3, #4
 80027a8:	4619      	mov	r1, r3
 80027aa:	4610      	mov	r0, r2
 80027ac:	f000 f89e 	bl	80028ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800282a:	b2db      	uxtb	r3, r3
 800282c:	2b01      	cmp	r3, #1
 800282e:	d001      	beq.n	8002834 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e047      	b.n	80028c4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2202      	movs	r2, #2
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a23      	ldr	r2, [pc, #140]	@ (80028d0 <HAL_TIM_Base_Start+0xb4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d01d      	beq.n	8002882 <HAL_TIM_Base_Start+0x66>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800284e:	d018      	beq.n	8002882 <HAL_TIM_Base_Start+0x66>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1f      	ldr	r2, [pc, #124]	@ (80028d4 <HAL_TIM_Base_Start+0xb8>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d013      	beq.n	8002882 <HAL_TIM_Base_Start+0x66>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1e      	ldr	r2, [pc, #120]	@ (80028d8 <HAL_TIM_Base_Start+0xbc>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d00e      	beq.n	8002882 <HAL_TIM_Base_Start+0x66>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a1c      	ldr	r2, [pc, #112]	@ (80028dc <HAL_TIM_Base_Start+0xc0>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d009      	beq.n	8002882 <HAL_TIM_Base_Start+0x66>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a1b      	ldr	r2, [pc, #108]	@ (80028e0 <HAL_TIM_Base_Start+0xc4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d004      	beq.n	8002882 <HAL_TIM_Base_Start+0x66>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <HAL_TIM_Base_Start+0xc8>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d115      	bne.n	80028ae <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	4b17      	ldr	r3, [pc, #92]	@ (80028e8 <HAL_TIM_Base_Start+0xcc>)
 800288a:	4013      	ands	r3, r2
 800288c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2b06      	cmp	r3, #6
 8002892:	d015      	beq.n	80028c0 <HAL_TIM_Base_Start+0xa4>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800289a:	d011      	beq.n	80028c0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ac:	e008      	b.n	80028c0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f042 0201 	orr.w	r2, r2, #1
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	e000      	b.n	80028c2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	40012c00 	.word	0x40012c00
 80028d4:	40000400 	.word	0x40000400
 80028d8:	40000800 	.word	0x40000800
 80028dc:	40000c00 	.word	0x40000c00
 80028e0:	40013400 	.word	0x40013400
 80028e4:	40014000 	.word	0x40014000
 80028e8:	00010007 	.word	0x00010007

080028ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a46      	ldr	r2, [pc, #280]	@ (8002a18 <TIM_Base_SetConfig+0x12c>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d013      	beq.n	800292c <TIM_Base_SetConfig+0x40>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800290a:	d00f      	beq.n	800292c <TIM_Base_SetConfig+0x40>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a43      	ldr	r2, [pc, #268]	@ (8002a1c <TIM_Base_SetConfig+0x130>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d00b      	beq.n	800292c <TIM_Base_SetConfig+0x40>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4a42      	ldr	r2, [pc, #264]	@ (8002a20 <TIM_Base_SetConfig+0x134>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d007      	beq.n	800292c <TIM_Base_SetConfig+0x40>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a41      	ldr	r2, [pc, #260]	@ (8002a24 <TIM_Base_SetConfig+0x138>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d003      	beq.n	800292c <TIM_Base_SetConfig+0x40>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a40      	ldr	r2, [pc, #256]	@ (8002a28 <TIM_Base_SetConfig+0x13c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d108      	bne.n	800293e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	4313      	orrs	r3, r2
 800293c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a35      	ldr	r2, [pc, #212]	@ (8002a18 <TIM_Base_SetConfig+0x12c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d01f      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800294c:	d01b      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a32      	ldr	r2, [pc, #200]	@ (8002a1c <TIM_Base_SetConfig+0x130>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d017      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a31      	ldr	r2, [pc, #196]	@ (8002a20 <TIM_Base_SetConfig+0x134>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d013      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a30      	ldr	r2, [pc, #192]	@ (8002a24 <TIM_Base_SetConfig+0x138>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d00f      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a2f      	ldr	r2, [pc, #188]	@ (8002a28 <TIM_Base_SetConfig+0x13c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d00b      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a2e      	ldr	r2, [pc, #184]	@ (8002a2c <TIM_Base_SetConfig+0x140>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d007      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a2d      	ldr	r2, [pc, #180]	@ (8002a30 <TIM_Base_SetConfig+0x144>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d003      	beq.n	8002986 <TIM_Base_SetConfig+0x9a>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a2c      	ldr	r2, [pc, #176]	@ (8002a34 <TIM_Base_SetConfig+0x148>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d108      	bne.n	8002998 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800298c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	4313      	orrs	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68fa      	ldr	r2, [r7, #12]
 80029aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a16      	ldr	r2, [pc, #88]	@ (8002a18 <TIM_Base_SetConfig+0x12c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d00f      	beq.n	80029e4 <TIM_Base_SetConfig+0xf8>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a18      	ldr	r2, [pc, #96]	@ (8002a28 <TIM_Base_SetConfig+0x13c>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d00b      	beq.n	80029e4 <TIM_Base_SetConfig+0xf8>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a17      	ldr	r2, [pc, #92]	@ (8002a2c <TIM_Base_SetConfig+0x140>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d007      	beq.n	80029e4 <TIM_Base_SetConfig+0xf8>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a16      	ldr	r2, [pc, #88]	@ (8002a30 <TIM_Base_SetConfig+0x144>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d003      	beq.n	80029e4 <TIM_Base_SetConfig+0xf8>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a15      	ldr	r2, [pc, #84]	@ (8002a34 <TIM_Base_SetConfig+0x148>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d103      	bne.n	80029ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d105      	bne.n	8002a0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	f023 0201 	bic.w	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	611a      	str	r2, [r3, #16]
  }
}
 8002a0a:	bf00      	nop
 8002a0c:	3714      	adds	r7, #20
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	40012c00 	.word	0x40012c00
 8002a1c:	40000400 	.word	0x40000400
 8002a20:	40000800 	.word	0x40000800
 8002a24:	40000c00 	.word	0x40000c00
 8002a28:	40013400 	.word	0x40013400
 8002a2c:	40014000 	.word	0x40014000
 8002a30:	40014400 	.word	0x40014400
 8002a34:	40014800 	.word	0x40014800

08002a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e040      	b.n	8002acc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d106      	bne.n	8002a60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7fd ff20 	bl	80008a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2224      	movs	r2, #36	@ 0x24
 8002a64:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 0201 	bic.w	r2, r2, #1
 8002a74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d002      	beq.n	8002a84 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 fb6a 	bl	8003158 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f8af 	bl	8002be8 <UART_SetConfig>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d101      	bne.n	8002a94 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e01b      	b.n	8002acc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	685a      	ldr	r2, [r3, #4]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002aa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ab2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 0201 	orr.w	r2, r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 fbe9 	bl	800329c <UART_CheckIdleState>
 8002aca:	4603      	mov	r3, r0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	@ 0x28
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ae8:	2b20      	cmp	r3, #32
 8002aea:	d177      	bne.n	8002bdc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d002      	beq.n	8002af8 <HAL_UART_Transmit+0x24>
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e070      	b.n	8002bde <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2221      	movs	r2, #33	@ 0x21
 8002b08:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b0a:	f7fe f837 	bl	8000b7c <HAL_GetTick>
 8002b0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	88fa      	ldrh	r2, [r7, #6]
 8002b14:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	88fa      	ldrh	r2, [r7, #6]
 8002b1c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b28:	d108      	bne.n	8002b3c <HAL_UART_Transmit+0x68>
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d104      	bne.n	8002b3c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	61bb      	str	r3, [r7, #24]
 8002b3a:	e003      	b.n	8002b44 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b44:	e02f      	b.n	8002ba6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	2180      	movs	r1, #128	@ 0x80
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 fc4b 	bl	80033ec <UART_WaitOnFlagUntilTimeout>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d004      	beq.n	8002b66 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e03b      	b.n	8002bde <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10b      	bne.n	8002b84 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	881a      	ldrh	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b78:	b292      	uxth	r2, r2
 8002b7a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	3302      	adds	r3, #2
 8002b80:	61bb      	str	r3, [r7, #24]
 8002b82:	e007      	b.n	8002b94 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	781a      	ldrb	r2, [r3, #0]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	3301      	adds	r3, #1
 8002b92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1c9      	bne.n	8002b46 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2140      	movs	r1, #64	@ 0x40
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 fc15 	bl	80033ec <UART_WaitOnFlagUntilTimeout>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d004      	beq.n	8002bd2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2220      	movs	r2, #32
 8002bcc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e005      	b.n	8002bde <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	e000      	b.n	8002bde <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002bdc:	2302      	movs	r3, #2
  }
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3720      	adds	r7, #32
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bec:	b08a      	sub	sp, #40	@ 0x28
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	431a      	orrs	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	4ba4      	ldr	r3, [pc, #656]	@ (8002ea8 <UART_SetConfig+0x2c0>)
 8002c18:	4013      	ands	r3, r2
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	6812      	ldr	r2, [r2, #0]
 8002c1e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c20:	430b      	orrs	r3, r1
 8002c22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a99      	ldr	r2, [pc, #612]	@ (8002eac <UART_SetConfig+0x2c4>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d004      	beq.n	8002c54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c50:	4313      	orrs	r3, r2
 8002c52:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c64:	430a      	orrs	r2, r1
 8002c66:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a90      	ldr	r2, [pc, #576]	@ (8002eb0 <UART_SetConfig+0x2c8>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d126      	bne.n	8002cc0 <UART_SetConfig+0xd8>
 8002c72:	4b90      	ldr	r3, [pc, #576]	@ (8002eb4 <UART_SetConfig+0x2cc>)
 8002c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c78:	f003 0303 	and.w	r3, r3, #3
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	d81b      	bhi.n	8002cb8 <UART_SetConfig+0xd0>
 8002c80:	a201      	add	r2, pc, #4	@ (adr r2, 8002c88 <UART_SetConfig+0xa0>)
 8002c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c86:	bf00      	nop
 8002c88:	08002c99 	.word	0x08002c99
 8002c8c:	08002ca9 	.word	0x08002ca9
 8002c90:	08002ca1 	.word	0x08002ca1
 8002c94:	08002cb1 	.word	0x08002cb1
 8002c98:	2301      	movs	r3, #1
 8002c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c9e:	e116      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ca6:	e112      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002ca8:	2304      	movs	r3, #4
 8002caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cae:	e10e      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002cb0:	2308      	movs	r3, #8
 8002cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cb6:	e10a      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002cb8:	2310      	movs	r3, #16
 8002cba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cbe:	e106      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a7c      	ldr	r2, [pc, #496]	@ (8002eb8 <UART_SetConfig+0x2d0>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d138      	bne.n	8002d3c <UART_SetConfig+0x154>
 8002cca:	4b7a      	ldr	r3, [pc, #488]	@ (8002eb4 <UART_SetConfig+0x2cc>)
 8002ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd0:	f003 030c 	and.w	r3, r3, #12
 8002cd4:	2b0c      	cmp	r3, #12
 8002cd6:	d82d      	bhi.n	8002d34 <UART_SetConfig+0x14c>
 8002cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce0 <UART_SetConfig+0xf8>)
 8002cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cde:	bf00      	nop
 8002ce0:	08002d15 	.word	0x08002d15
 8002ce4:	08002d35 	.word	0x08002d35
 8002ce8:	08002d35 	.word	0x08002d35
 8002cec:	08002d35 	.word	0x08002d35
 8002cf0:	08002d25 	.word	0x08002d25
 8002cf4:	08002d35 	.word	0x08002d35
 8002cf8:	08002d35 	.word	0x08002d35
 8002cfc:	08002d35 	.word	0x08002d35
 8002d00:	08002d1d 	.word	0x08002d1d
 8002d04:	08002d35 	.word	0x08002d35
 8002d08:	08002d35 	.word	0x08002d35
 8002d0c:	08002d35 	.word	0x08002d35
 8002d10:	08002d2d 	.word	0x08002d2d
 8002d14:	2300      	movs	r3, #0
 8002d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d1a:	e0d8      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d22:	e0d4      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d24:	2304      	movs	r3, #4
 8002d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d2a:	e0d0      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d2c:	2308      	movs	r3, #8
 8002d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d32:	e0cc      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d34:	2310      	movs	r3, #16
 8002d36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d3a:	e0c8      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a5e      	ldr	r2, [pc, #376]	@ (8002ebc <UART_SetConfig+0x2d4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d125      	bne.n	8002d92 <UART_SetConfig+0x1aa>
 8002d46:	4b5b      	ldr	r3, [pc, #364]	@ (8002eb4 <UART_SetConfig+0x2cc>)
 8002d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002d50:	2b30      	cmp	r3, #48	@ 0x30
 8002d52:	d016      	beq.n	8002d82 <UART_SetConfig+0x19a>
 8002d54:	2b30      	cmp	r3, #48	@ 0x30
 8002d56:	d818      	bhi.n	8002d8a <UART_SetConfig+0x1a2>
 8002d58:	2b20      	cmp	r3, #32
 8002d5a:	d00a      	beq.n	8002d72 <UART_SetConfig+0x18a>
 8002d5c:	2b20      	cmp	r3, #32
 8002d5e:	d814      	bhi.n	8002d8a <UART_SetConfig+0x1a2>
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <UART_SetConfig+0x182>
 8002d64:	2b10      	cmp	r3, #16
 8002d66:	d008      	beq.n	8002d7a <UART_SetConfig+0x192>
 8002d68:	e00f      	b.n	8002d8a <UART_SetConfig+0x1a2>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d70:	e0ad      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d72:	2302      	movs	r3, #2
 8002d74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d78:	e0a9      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d7a:	2304      	movs	r3, #4
 8002d7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d80:	e0a5      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d82:	2308      	movs	r3, #8
 8002d84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d88:	e0a1      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d8a:	2310      	movs	r3, #16
 8002d8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002d90:	e09d      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a4a      	ldr	r2, [pc, #296]	@ (8002ec0 <UART_SetConfig+0x2d8>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d125      	bne.n	8002de8 <UART_SetConfig+0x200>
 8002d9c:	4b45      	ldr	r3, [pc, #276]	@ (8002eb4 <UART_SetConfig+0x2cc>)
 8002d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002da6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002da8:	d016      	beq.n	8002dd8 <UART_SetConfig+0x1f0>
 8002daa:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dac:	d818      	bhi.n	8002de0 <UART_SetConfig+0x1f8>
 8002dae:	2b80      	cmp	r3, #128	@ 0x80
 8002db0:	d00a      	beq.n	8002dc8 <UART_SetConfig+0x1e0>
 8002db2:	2b80      	cmp	r3, #128	@ 0x80
 8002db4:	d814      	bhi.n	8002de0 <UART_SetConfig+0x1f8>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d002      	beq.n	8002dc0 <UART_SetConfig+0x1d8>
 8002dba:	2b40      	cmp	r3, #64	@ 0x40
 8002dbc:	d008      	beq.n	8002dd0 <UART_SetConfig+0x1e8>
 8002dbe:	e00f      	b.n	8002de0 <UART_SetConfig+0x1f8>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dc6:	e082      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002dc8:	2302      	movs	r3, #2
 8002dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dce:	e07e      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002dd0:	2304      	movs	r3, #4
 8002dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dd6:	e07a      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002dd8:	2308      	movs	r3, #8
 8002dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002dde:	e076      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002de0:	2310      	movs	r3, #16
 8002de2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002de6:	e072      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a35      	ldr	r2, [pc, #212]	@ (8002ec4 <UART_SetConfig+0x2dc>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d12a      	bne.n	8002e48 <UART_SetConfig+0x260>
 8002df2:	4b30      	ldr	r3, [pc, #192]	@ (8002eb4 <UART_SetConfig+0x2cc>)
 8002df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e00:	d01a      	beq.n	8002e38 <UART_SetConfig+0x250>
 8002e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e06:	d81b      	bhi.n	8002e40 <UART_SetConfig+0x258>
 8002e08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e0c:	d00c      	beq.n	8002e28 <UART_SetConfig+0x240>
 8002e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e12:	d815      	bhi.n	8002e40 <UART_SetConfig+0x258>
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <UART_SetConfig+0x238>
 8002e18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e1c:	d008      	beq.n	8002e30 <UART_SetConfig+0x248>
 8002e1e:	e00f      	b.n	8002e40 <UART_SetConfig+0x258>
 8002e20:	2300      	movs	r3, #0
 8002e22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e26:	e052      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e28:	2302      	movs	r3, #2
 8002e2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e2e:	e04e      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e30:	2304      	movs	r3, #4
 8002e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e36:	e04a      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e38:	2308      	movs	r3, #8
 8002e3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e3e:	e046      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e40:	2310      	movs	r3, #16
 8002e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e46:	e042      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a17      	ldr	r2, [pc, #92]	@ (8002eac <UART_SetConfig+0x2c4>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d13a      	bne.n	8002ec8 <UART_SetConfig+0x2e0>
 8002e52:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <UART_SetConfig+0x2cc>)
 8002e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e58:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e60:	d01a      	beq.n	8002e98 <UART_SetConfig+0x2b0>
 8002e62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e66:	d81b      	bhi.n	8002ea0 <UART_SetConfig+0x2b8>
 8002e68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e6c:	d00c      	beq.n	8002e88 <UART_SetConfig+0x2a0>
 8002e6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e72:	d815      	bhi.n	8002ea0 <UART_SetConfig+0x2b8>
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <UART_SetConfig+0x298>
 8002e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e7c:	d008      	beq.n	8002e90 <UART_SetConfig+0x2a8>
 8002e7e:	e00f      	b.n	8002ea0 <UART_SetConfig+0x2b8>
 8002e80:	2300      	movs	r3, #0
 8002e82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e86:	e022      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e88:	2302      	movs	r3, #2
 8002e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e8e:	e01e      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e90:	2304      	movs	r3, #4
 8002e92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e96:	e01a      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002e98:	2308      	movs	r3, #8
 8002e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002e9e:	e016      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002ea0:	2310      	movs	r3, #16
 8002ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ea6:	e012      	b.n	8002ece <UART_SetConfig+0x2e6>
 8002ea8:	efff69f3 	.word	0xefff69f3
 8002eac:	40008000 	.word	0x40008000
 8002eb0:	40013800 	.word	0x40013800
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	40004400 	.word	0x40004400
 8002ebc:	40004800 	.word	0x40004800
 8002ec0:	40004c00 	.word	0x40004c00
 8002ec4:	40005000 	.word	0x40005000
 8002ec8:	2310      	movs	r3, #16
 8002eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a9f      	ldr	r2, [pc, #636]	@ (8003150 <UART_SetConfig+0x568>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d17a      	bne.n	8002fce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ed8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d824      	bhi.n	8002f2a <UART_SetConfig+0x342>
 8002ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <UART_SetConfig+0x300>)
 8002ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee6:	bf00      	nop
 8002ee8:	08002f0d 	.word	0x08002f0d
 8002eec:	08002f2b 	.word	0x08002f2b
 8002ef0:	08002f15 	.word	0x08002f15
 8002ef4:	08002f2b 	.word	0x08002f2b
 8002ef8:	08002f1b 	.word	0x08002f1b
 8002efc:	08002f2b 	.word	0x08002f2b
 8002f00:	08002f2b 	.word	0x08002f2b
 8002f04:	08002f2b 	.word	0x08002f2b
 8002f08:	08002f23 	.word	0x08002f23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f0c:	f7fe fee6 	bl	8001cdc <HAL_RCC_GetPCLK1Freq>
 8002f10:	61f8      	str	r0, [r7, #28]
        break;
 8002f12:	e010      	b.n	8002f36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f14:	4b8f      	ldr	r3, [pc, #572]	@ (8003154 <UART_SetConfig+0x56c>)
 8002f16:	61fb      	str	r3, [r7, #28]
        break;
 8002f18:	e00d      	b.n	8002f36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f1a:	f7fe fe47 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8002f1e:	61f8      	str	r0, [r7, #28]
        break;
 8002f20:	e009      	b.n	8002f36 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f26:	61fb      	str	r3, [r7, #28]
        break;
 8002f28:	e005      	b.n	8002f36 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002f34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 80fb 	beq.w	8003134 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	4413      	add	r3, r2
 8002f48:	69fa      	ldr	r2, [r7, #28]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d305      	bcc.n	8002f5a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f54:	69fa      	ldr	r2, [r7, #28]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d903      	bls.n	8002f62 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002f60:	e0e8      	b.n	8003134 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	2200      	movs	r2, #0
 8002f66:	461c      	mov	r4, r3
 8002f68:	4615      	mov	r5, r2
 8002f6a:	f04f 0200 	mov.w	r2, #0
 8002f6e:	f04f 0300 	mov.w	r3, #0
 8002f72:	022b      	lsls	r3, r5, #8
 8002f74:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002f78:	0222      	lsls	r2, r4, #8
 8002f7a:	68f9      	ldr	r1, [r7, #12]
 8002f7c:	6849      	ldr	r1, [r1, #4]
 8002f7e:	0849      	lsrs	r1, r1, #1
 8002f80:	2000      	movs	r0, #0
 8002f82:	4688      	mov	r8, r1
 8002f84:	4681      	mov	r9, r0
 8002f86:	eb12 0a08 	adds.w	sl, r2, r8
 8002f8a:	eb43 0b09 	adc.w	fp, r3, r9
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	603b      	str	r3, [r7, #0]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f9c:	4650      	mov	r0, sl
 8002f9e:	4659      	mov	r1, fp
 8002fa0:	f7fd f966 	bl	8000270 <__aeabi_uldivmod>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4613      	mov	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fb2:	d308      	bcc.n	8002fc6 <UART_SetConfig+0x3de>
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fba:	d204      	bcs.n	8002fc6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	60da      	str	r2, [r3, #12]
 8002fc4:	e0b6      	b.n	8003134 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002fcc:	e0b2      	b.n	8003134 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fd6:	d15e      	bne.n	8003096 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002fd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d828      	bhi.n	8003032 <UART_SetConfig+0x44a>
 8002fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe8 <UART_SetConfig+0x400>)
 8002fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe6:	bf00      	nop
 8002fe8:	0800300d 	.word	0x0800300d
 8002fec:	08003015 	.word	0x08003015
 8002ff0:	0800301d 	.word	0x0800301d
 8002ff4:	08003033 	.word	0x08003033
 8002ff8:	08003023 	.word	0x08003023
 8002ffc:	08003033 	.word	0x08003033
 8003000:	08003033 	.word	0x08003033
 8003004:	08003033 	.word	0x08003033
 8003008:	0800302b 	.word	0x0800302b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800300c:	f7fe fe66 	bl	8001cdc <HAL_RCC_GetPCLK1Freq>
 8003010:	61f8      	str	r0, [r7, #28]
        break;
 8003012:	e014      	b.n	800303e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003014:	f7fe fe78 	bl	8001d08 <HAL_RCC_GetPCLK2Freq>
 8003018:	61f8      	str	r0, [r7, #28]
        break;
 800301a:	e010      	b.n	800303e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800301c:	4b4d      	ldr	r3, [pc, #308]	@ (8003154 <UART_SetConfig+0x56c>)
 800301e:	61fb      	str	r3, [r7, #28]
        break;
 8003020:	e00d      	b.n	800303e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003022:	f7fe fdc3 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8003026:	61f8      	str	r0, [r7, #28]
        break;
 8003028:	e009      	b.n	800303e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800302a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800302e:	61fb      	str	r3, [r7, #28]
        break;
 8003030:	e005      	b.n	800303e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003032:	2300      	movs	r3, #0
 8003034:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800303c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d077      	beq.n	8003134 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	005a      	lsls	r2, r3, #1
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	085b      	lsrs	r3, r3, #1
 800304e:	441a      	add	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	fbb2 f3f3 	udiv	r3, r2, r3
 8003058:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	2b0f      	cmp	r3, #15
 800305e:	d916      	bls.n	800308e <UART_SetConfig+0x4a6>
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003066:	d212      	bcs.n	800308e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	b29b      	uxth	r3, r3
 800306c:	f023 030f 	bic.w	r3, r3, #15
 8003070:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	085b      	lsrs	r3, r3, #1
 8003076:	b29b      	uxth	r3, r3
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	b29a      	uxth	r2, r3
 800307e:	8afb      	ldrh	r3, [r7, #22]
 8003080:	4313      	orrs	r3, r2
 8003082:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	8afa      	ldrh	r2, [r7, #22]
 800308a:	60da      	str	r2, [r3, #12]
 800308c:	e052      	b.n	8003134 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003094:	e04e      	b.n	8003134 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003096:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800309a:	2b08      	cmp	r3, #8
 800309c:	d827      	bhi.n	80030ee <UART_SetConfig+0x506>
 800309e:	a201      	add	r2, pc, #4	@ (adr r2, 80030a4 <UART_SetConfig+0x4bc>)
 80030a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a4:	080030c9 	.word	0x080030c9
 80030a8:	080030d1 	.word	0x080030d1
 80030ac:	080030d9 	.word	0x080030d9
 80030b0:	080030ef 	.word	0x080030ef
 80030b4:	080030df 	.word	0x080030df
 80030b8:	080030ef 	.word	0x080030ef
 80030bc:	080030ef 	.word	0x080030ef
 80030c0:	080030ef 	.word	0x080030ef
 80030c4:	080030e7 	.word	0x080030e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030c8:	f7fe fe08 	bl	8001cdc <HAL_RCC_GetPCLK1Freq>
 80030cc:	61f8      	str	r0, [r7, #28]
        break;
 80030ce:	e014      	b.n	80030fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030d0:	f7fe fe1a 	bl	8001d08 <HAL_RCC_GetPCLK2Freq>
 80030d4:	61f8      	str	r0, [r7, #28]
        break;
 80030d6:	e010      	b.n	80030fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003154 <UART_SetConfig+0x56c>)
 80030da:	61fb      	str	r3, [r7, #28]
        break;
 80030dc:	e00d      	b.n	80030fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030de:	f7fe fd65 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 80030e2:	61f8      	str	r0, [r7, #28]
        break;
 80030e4:	e009      	b.n	80030fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030ea:	61fb      	str	r3, [r7, #28]
        break;
 80030ec:	e005      	b.n	80030fa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80030f8:	bf00      	nop
    }

    if (pclk != 0U)
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d019      	beq.n	8003134 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	085a      	lsrs	r2, r3, #1
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	441a      	add	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003112:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	2b0f      	cmp	r3, #15
 8003118:	d909      	bls.n	800312e <UART_SetConfig+0x546>
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003120:	d205      	bcs.n	800312e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	b29a      	uxth	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60da      	str	r2, [r3, #12]
 800312c:	e002      	b.n	8003134 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003140:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003144:	4618      	mov	r0, r3
 8003146:	3728      	adds	r7, #40	@ 0x28
 8003148:	46bd      	mov	sp, r7
 800314a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800314e:	bf00      	nop
 8003150:	40008000 	.word	0x40008000
 8003154:	00f42400 	.word	0x00f42400

08003158 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	f003 0308 	and.w	r3, r3, #8
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00a      	beq.n	8003182 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00a      	beq.n	80031a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00a      	beq.n	80031c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00a      	beq.n	80031e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ec:	f003 0310 	and.w	r3, r3, #16
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00a      	beq.n	800320a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320e:	f003 0320 	and.w	r3, r3, #32
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00a      	beq.n	800322c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003234:	2b00      	cmp	r3, #0
 8003236:	d01a      	beq.n	800326e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003252:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003256:	d10a      	bne.n	800326e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	605a      	str	r2, [r3, #4]
  }
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b098      	sub	sp, #96	@ 0x60
 80032a0:	af02      	add	r7, sp, #8
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032ac:	f7fd fc66 	bl	8000b7c <HAL_GetTick>
 80032b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0308 	and.w	r3, r3, #8
 80032bc:	2b08      	cmp	r3, #8
 80032be:	d12e      	bne.n	800331e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032c8:	2200      	movs	r2, #0
 80032ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f88c 	bl	80033ec <UART_WaitOnFlagUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d021      	beq.n	800331e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e2:	e853 3f00 	ldrex	r3, [r3]
 80032e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80032e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80032fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80032fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003300:	e841 2300 	strex	r3, r2, [r1]
 8003304:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1e6      	bne.n	80032da <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2220      	movs	r2, #32
 8003310:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e062      	b.n	80033e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b04      	cmp	r3, #4
 800332a:	d149      	bne.n	80033c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800332c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003334:	2200      	movs	r2, #0
 8003336:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 f856 	bl	80033ec <UART_WaitOnFlagUntilTimeout>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d03c      	beq.n	80033c0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334e:	e853 3f00 	ldrex	r3, [r3]
 8003352:	623b      	str	r3, [r7, #32]
   return(result);
 8003354:	6a3b      	ldr	r3, [r7, #32]
 8003356:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800335a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	461a      	mov	r2, r3
 8003362:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003364:	633b      	str	r3, [r7, #48]	@ 0x30
 8003366:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003368:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800336a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800336c:	e841 2300 	strex	r3, r2, [r1]
 8003370:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1e6      	bne.n	8003346 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	3308      	adds	r3, #8
 800337e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	e853 3f00 	ldrex	r3, [r3]
 8003386:	60fb      	str	r3, [r7, #12]
   return(result);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f023 0301 	bic.w	r3, r3, #1
 800338e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	3308      	adds	r3, #8
 8003396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003398:	61fa      	str	r2, [r7, #28]
 800339a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800339c:	69b9      	ldr	r1, [r7, #24]
 800339e:	69fa      	ldr	r2, [r7, #28]
 80033a0:	e841 2300 	strex	r3, r2, [r1]
 80033a4:	617b      	str	r3, [r7, #20]
   return(result);
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1e5      	bne.n	8003378 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2220      	movs	r2, #32
 80033b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e011      	b.n	80033e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2220      	movs	r2, #32
 80033c4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2220      	movs	r2, #32
 80033ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3758      	adds	r7, #88	@ 0x58
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	603b      	str	r3, [r7, #0]
 80033f8:	4613      	mov	r3, r2
 80033fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033fc:	e04f      	b.n	800349e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003404:	d04b      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003406:	f7fd fbb9 	bl	8000b7c <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	429a      	cmp	r2, r3
 8003414:	d302      	bcc.n	800341c <UART_WaitOnFlagUntilTimeout+0x30>
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e04e      	b.n	80034be <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0304 	and.w	r3, r3, #4
 800342a:	2b00      	cmp	r3, #0
 800342c:	d037      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb2>
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2b80      	cmp	r3, #128	@ 0x80
 8003432:	d034      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	2b40      	cmp	r3, #64	@ 0x40
 8003438:	d031      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	f003 0308 	and.w	r3, r3, #8
 8003444:	2b08      	cmp	r3, #8
 8003446:	d110      	bne.n	800346a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2208      	movs	r2, #8
 800344e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 f838 	bl	80034c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2208      	movs	r2, #8
 800345a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e029      	b.n	80034be <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	69db      	ldr	r3, [r3, #28]
 8003470:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003474:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003478:	d111      	bne.n	800349e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003482:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f81e 	bl	80034c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2220      	movs	r2, #32
 800348e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e00f      	b.n	80034be <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	69da      	ldr	r2, [r3, #28]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	4013      	ands	r3, r2
 80034a8:	68ba      	ldr	r2, [r7, #8]
 80034aa:	429a      	cmp	r2, r3
 80034ac:	bf0c      	ite	eq
 80034ae:	2301      	moveq	r3, #1
 80034b0:	2300      	movne	r3, #0
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	461a      	mov	r2, r3
 80034b6:	79fb      	ldrb	r3, [r7, #7]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d0a0      	beq.n	80033fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b095      	sub	sp, #84	@ 0x54
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d6:	e853 3f00 	ldrex	r3, [r3]
 80034da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	461a      	mov	r2, r3
 80034ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80034ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034f4:	e841 2300 	strex	r3, r2, [r1]
 80034f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1e6      	bne.n	80034ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	3308      	adds	r3, #8
 8003506:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	e853 3f00 	ldrex	r3, [r3]
 800350e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	f023 0301 	bic.w	r3, r3, #1
 8003516:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	3308      	adds	r3, #8
 800351e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003520:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003522:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003524:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003526:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003528:	e841 2300 	strex	r3, r2, [r1]
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e5      	bne.n	8003500 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003538:	2b01      	cmp	r3, #1
 800353a:	d118      	bne.n	800356e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	e853 3f00 	ldrex	r3, [r3]
 8003548:	60bb      	str	r3, [r7, #8]
   return(result);
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	f023 0310 	bic.w	r3, r3, #16
 8003550:	647b      	str	r3, [r7, #68]	@ 0x44
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	461a      	mov	r2, r3
 8003558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800355a:	61bb      	str	r3, [r7, #24]
 800355c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355e:	6979      	ldr	r1, [r7, #20]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	e841 2300 	strex	r3, r2, [r1]
 8003566:	613b      	str	r3, [r7, #16]
   return(result);
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1e6      	bne.n	800353c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2220      	movs	r2, #32
 8003572:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003582:	bf00      	nop
 8003584:	3754      	adds	r7, #84	@ 0x54
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <siprintf>:
 8003590:	b40e      	push	{r1, r2, r3}
 8003592:	b500      	push	{lr}
 8003594:	b09c      	sub	sp, #112	@ 0x70
 8003596:	ab1d      	add	r3, sp, #116	@ 0x74
 8003598:	9002      	str	r0, [sp, #8]
 800359a:	9006      	str	r0, [sp, #24]
 800359c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80035a0:	4809      	ldr	r0, [pc, #36]	@ (80035c8 <siprintf+0x38>)
 80035a2:	9107      	str	r1, [sp, #28]
 80035a4:	9104      	str	r1, [sp, #16]
 80035a6:	4909      	ldr	r1, [pc, #36]	@ (80035cc <siprintf+0x3c>)
 80035a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80035ac:	9105      	str	r1, [sp, #20]
 80035ae:	6800      	ldr	r0, [r0, #0]
 80035b0:	9301      	str	r3, [sp, #4]
 80035b2:	a902      	add	r1, sp, #8
 80035b4:	f000 f994 	bl	80038e0 <_svfiprintf_r>
 80035b8:	9b02      	ldr	r3, [sp, #8]
 80035ba:	2200      	movs	r2, #0
 80035bc:	701a      	strb	r2, [r3, #0]
 80035be:	b01c      	add	sp, #112	@ 0x70
 80035c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80035c4:	b003      	add	sp, #12
 80035c6:	4770      	bx	lr
 80035c8:	2000000c 	.word	0x2000000c
 80035cc:	ffff0208 	.word	0xffff0208

080035d0 <memset>:
 80035d0:	4402      	add	r2, r0
 80035d2:	4603      	mov	r3, r0
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d100      	bne.n	80035da <memset+0xa>
 80035d8:	4770      	bx	lr
 80035da:	f803 1b01 	strb.w	r1, [r3], #1
 80035de:	e7f9      	b.n	80035d4 <memset+0x4>

080035e0 <__errno>:
 80035e0:	4b01      	ldr	r3, [pc, #4]	@ (80035e8 <__errno+0x8>)
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	2000000c 	.word	0x2000000c

080035ec <__libc_init_array>:
 80035ec:	b570      	push	{r4, r5, r6, lr}
 80035ee:	4d0d      	ldr	r5, [pc, #52]	@ (8003624 <__libc_init_array+0x38>)
 80035f0:	4c0d      	ldr	r4, [pc, #52]	@ (8003628 <__libc_init_array+0x3c>)
 80035f2:	1b64      	subs	r4, r4, r5
 80035f4:	10a4      	asrs	r4, r4, #2
 80035f6:	2600      	movs	r6, #0
 80035f8:	42a6      	cmp	r6, r4
 80035fa:	d109      	bne.n	8003610 <__libc_init_array+0x24>
 80035fc:	4d0b      	ldr	r5, [pc, #44]	@ (800362c <__libc_init_array+0x40>)
 80035fe:	4c0c      	ldr	r4, [pc, #48]	@ (8003630 <__libc_init_array+0x44>)
 8003600:	f000 fc66 	bl	8003ed0 <_init>
 8003604:	1b64      	subs	r4, r4, r5
 8003606:	10a4      	asrs	r4, r4, #2
 8003608:	2600      	movs	r6, #0
 800360a:	42a6      	cmp	r6, r4
 800360c:	d105      	bne.n	800361a <__libc_init_array+0x2e>
 800360e:	bd70      	pop	{r4, r5, r6, pc}
 8003610:	f855 3b04 	ldr.w	r3, [r5], #4
 8003614:	4798      	blx	r3
 8003616:	3601      	adds	r6, #1
 8003618:	e7ee      	b.n	80035f8 <__libc_init_array+0xc>
 800361a:	f855 3b04 	ldr.w	r3, [r5], #4
 800361e:	4798      	blx	r3
 8003620:	3601      	adds	r6, #1
 8003622:	e7f2      	b.n	800360a <__libc_init_array+0x1e>
 8003624:	08003f84 	.word	0x08003f84
 8003628:	08003f84 	.word	0x08003f84
 800362c:	08003f84 	.word	0x08003f84
 8003630:	08003f88 	.word	0x08003f88

08003634 <__retarget_lock_acquire_recursive>:
 8003634:	4770      	bx	lr

08003636 <__retarget_lock_release_recursive>:
 8003636:	4770      	bx	lr

08003638 <_free_r>:
 8003638:	b538      	push	{r3, r4, r5, lr}
 800363a:	4605      	mov	r5, r0
 800363c:	2900      	cmp	r1, #0
 800363e:	d041      	beq.n	80036c4 <_free_r+0x8c>
 8003640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003644:	1f0c      	subs	r4, r1, #4
 8003646:	2b00      	cmp	r3, #0
 8003648:	bfb8      	it	lt
 800364a:	18e4      	addlt	r4, r4, r3
 800364c:	f000 f8e0 	bl	8003810 <__malloc_lock>
 8003650:	4a1d      	ldr	r2, [pc, #116]	@ (80036c8 <_free_r+0x90>)
 8003652:	6813      	ldr	r3, [r2, #0]
 8003654:	b933      	cbnz	r3, 8003664 <_free_r+0x2c>
 8003656:	6063      	str	r3, [r4, #4]
 8003658:	6014      	str	r4, [r2, #0]
 800365a:	4628      	mov	r0, r5
 800365c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003660:	f000 b8dc 	b.w	800381c <__malloc_unlock>
 8003664:	42a3      	cmp	r3, r4
 8003666:	d908      	bls.n	800367a <_free_r+0x42>
 8003668:	6820      	ldr	r0, [r4, #0]
 800366a:	1821      	adds	r1, r4, r0
 800366c:	428b      	cmp	r3, r1
 800366e:	bf01      	itttt	eq
 8003670:	6819      	ldreq	r1, [r3, #0]
 8003672:	685b      	ldreq	r3, [r3, #4]
 8003674:	1809      	addeq	r1, r1, r0
 8003676:	6021      	streq	r1, [r4, #0]
 8003678:	e7ed      	b.n	8003656 <_free_r+0x1e>
 800367a:	461a      	mov	r2, r3
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	b10b      	cbz	r3, 8003684 <_free_r+0x4c>
 8003680:	42a3      	cmp	r3, r4
 8003682:	d9fa      	bls.n	800367a <_free_r+0x42>
 8003684:	6811      	ldr	r1, [r2, #0]
 8003686:	1850      	adds	r0, r2, r1
 8003688:	42a0      	cmp	r0, r4
 800368a:	d10b      	bne.n	80036a4 <_free_r+0x6c>
 800368c:	6820      	ldr	r0, [r4, #0]
 800368e:	4401      	add	r1, r0
 8003690:	1850      	adds	r0, r2, r1
 8003692:	4283      	cmp	r3, r0
 8003694:	6011      	str	r1, [r2, #0]
 8003696:	d1e0      	bne.n	800365a <_free_r+0x22>
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	6053      	str	r3, [r2, #4]
 800369e:	4408      	add	r0, r1
 80036a0:	6010      	str	r0, [r2, #0]
 80036a2:	e7da      	b.n	800365a <_free_r+0x22>
 80036a4:	d902      	bls.n	80036ac <_free_r+0x74>
 80036a6:	230c      	movs	r3, #12
 80036a8:	602b      	str	r3, [r5, #0]
 80036aa:	e7d6      	b.n	800365a <_free_r+0x22>
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	1821      	adds	r1, r4, r0
 80036b0:	428b      	cmp	r3, r1
 80036b2:	bf04      	itt	eq
 80036b4:	6819      	ldreq	r1, [r3, #0]
 80036b6:	685b      	ldreq	r3, [r3, #4]
 80036b8:	6063      	str	r3, [r4, #4]
 80036ba:	bf04      	itt	eq
 80036bc:	1809      	addeq	r1, r1, r0
 80036be:	6021      	streq	r1, [r4, #0]
 80036c0:	6054      	str	r4, [r2, #4]
 80036c2:	e7ca      	b.n	800365a <_free_r+0x22>
 80036c4:	bd38      	pop	{r3, r4, r5, pc}
 80036c6:	bf00      	nop
 80036c8:	20000298 	.word	0x20000298

080036cc <sbrk_aligned>:
 80036cc:	b570      	push	{r4, r5, r6, lr}
 80036ce:	4e0f      	ldr	r6, [pc, #60]	@ (800370c <sbrk_aligned+0x40>)
 80036d0:	460c      	mov	r4, r1
 80036d2:	6831      	ldr	r1, [r6, #0]
 80036d4:	4605      	mov	r5, r0
 80036d6:	b911      	cbnz	r1, 80036de <sbrk_aligned+0x12>
 80036d8:	f000 fba6 	bl	8003e28 <_sbrk_r>
 80036dc:	6030      	str	r0, [r6, #0]
 80036de:	4621      	mov	r1, r4
 80036e0:	4628      	mov	r0, r5
 80036e2:	f000 fba1 	bl	8003e28 <_sbrk_r>
 80036e6:	1c43      	adds	r3, r0, #1
 80036e8:	d103      	bne.n	80036f2 <sbrk_aligned+0x26>
 80036ea:	f04f 34ff 	mov.w	r4, #4294967295
 80036ee:	4620      	mov	r0, r4
 80036f0:	bd70      	pop	{r4, r5, r6, pc}
 80036f2:	1cc4      	adds	r4, r0, #3
 80036f4:	f024 0403 	bic.w	r4, r4, #3
 80036f8:	42a0      	cmp	r0, r4
 80036fa:	d0f8      	beq.n	80036ee <sbrk_aligned+0x22>
 80036fc:	1a21      	subs	r1, r4, r0
 80036fe:	4628      	mov	r0, r5
 8003700:	f000 fb92 	bl	8003e28 <_sbrk_r>
 8003704:	3001      	adds	r0, #1
 8003706:	d1f2      	bne.n	80036ee <sbrk_aligned+0x22>
 8003708:	e7ef      	b.n	80036ea <sbrk_aligned+0x1e>
 800370a:	bf00      	nop
 800370c:	20000294 	.word	0x20000294

08003710 <_malloc_r>:
 8003710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003714:	1ccd      	adds	r5, r1, #3
 8003716:	f025 0503 	bic.w	r5, r5, #3
 800371a:	3508      	adds	r5, #8
 800371c:	2d0c      	cmp	r5, #12
 800371e:	bf38      	it	cc
 8003720:	250c      	movcc	r5, #12
 8003722:	2d00      	cmp	r5, #0
 8003724:	4606      	mov	r6, r0
 8003726:	db01      	blt.n	800372c <_malloc_r+0x1c>
 8003728:	42a9      	cmp	r1, r5
 800372a:	d904      	bls.n	8003736 <_malloc_r+0x26>
 800372c:	230c      	movs	r3, #12
 800372e:	6033      	str	r3, [r6, #0]
 8003730:	2000      	movs	r0, #0
 8003732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003736:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800380c <_malloc_r+0xfc>
 800373a:	f000 f869 	bl	8003810 <__malloc_lock>
 800373e:	f8d8 3000 	ldr.w	r3, [r8]
 8003742:	461c      	mov	r4, r3
 8003744:	bb44      	cbnz	r4, 8003798 <_malloc_r+0x88>
 8003746:	4629      	mov	r1, r5
 8003748:	4630      	mov	r0, r6
 800374a:	f7ff ffbf 	bl	80036cc <sbrk_aligned>
 800374e:	1c43      	adds	r3, r0, #1
 8003750:	4604      	mov	r4, r0
 8003752:	d158      	bne.n	8003806 <_malloc_r+0xf6>
 8003754:	f8d8 4000 	ldr.w	r4, [r8]
 8003758:	4627      	mov	r7, r4
 800375a:	2f00      	cmp	r7, #0
 800375c:	d143      	bne.n	80037e6 <_malloc_r+0xd6>
 800375e:	2c00      	cmp	r4, #0
 8003760:	d04b      	beq.n	80037fa <_malloc_r+0xea>
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	4639      	mov	r1, r7
 8003766:	4630      	mov	r0, r6
 8003768:	eb04 0903 	add.w	r9, r4, r3
 800376c:	f000 fb5c 	bl	8003e28 <_sbrk_r>
 8003770:	4581      	cmp	r9, r0
 8003772:	d142      	bne.n	80037fa <_malloc_r+0xea>
 8003774:	6821      	ldr	r1, [r4, #0]
 8003776:	1a6d      	subs	r5, r5, r1
 8003778:	4629      	mov	r1, r5
 800377a:	4630      	mov	r0, r6
 800377c:	f7ff ffa6 	bl	80036cc <sbrk_aligned>
 8003780:	3001      	adds	r0, #1
 8003782:	d03a      	beq.n	80037fa <_malloc_r+0xea>
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	442b      	add	r3, r5
 8003788:	6023      	str	r3, [r4, #0]
 800378a:	f8d8 3000 	ldr.w	r3, [r8]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	bb62      	cbnz	r2, 80037ec <_malloc_r+0xdc>
 8003792:	f8c8 7000 	str.w	r7, [r8]
 8003796:	e00f      	b.n	80037b8 <_malloc_r+0xa8>
 8003798:	6822      	ldr	r2, [r4, #0]
 800379a:	1b52      	subs	r2, r2, r5
 800379c:	d420      	bmi.n	80037e0 <_malloc_r+0xd0>
 800379e:	2a0b      	cmp	r2, #11
 80037a0:	d917      	bls.n	80037d2 <_malloc_r+0xc2>
 80037a2:	1961      	adds	r1, r4, r5
 80037a4:	42a3      	cmp	r3, r4
 80037a6:	6025      	str	r5, [r4, #0]
 80037a8:	bf18      	it	ne
 80037aa:	6059      	strne	r1, [r3, #4]
 80037ac:	6863      	ldr	r3, [r4, #4]
 80037ae:	bf08      	it	eq
 80037b0:	f8c8 1000 	streq.w	r1, [r8]
 80037b4:	5162      	str	r2, [r4, r5]
 80037b6:	604b      	str	r3, [r1, #4]
 80037b8:	4630      	mov	r0, r6
 80037ba:	f000 f82f 	bl	800381c <__malloc_unlock>
 80037be:	f104 000b 	add.w	r0, r4, #11
 80037c2:	1d23      	adds	r3, r4, #4
 80037c4:	f020 0007 	bic.w	r0, r0, #7
 80037c8:	1ac2      	subs	r2, r0, r3
 80037ca:	bf1c      	itt	ne
 80037cc:	1a1b      	subne	r3, r3, r0
 80037ce:	50a3      	strne	r3, [r4, r2]
 80037d0:	e7af      	b.n	8003732 <_malloc_r+0x22>
 80037d2:	6862      	ldr	r2, [r4, #4]
 80037d4:	42a3      	cmp	r3, r4
 80037d6:	bf0c      	ite	eq
 80037d8:	f8c8 2000 	streq.w	r2, [r8]
 80037dc:	605a      	strne	r2, [r3, #4]
 80037de:	e7eb      	b.n	80037b8 <_malloc_r+0xa8>
 80037e0:	4623      	mov	r3, r4
 80037e2:	6864      	ldr	r4, [r4, #4]
 80037e4:	e7ae      	b.n	8003744 <_malloc_r+0x34>
 80037e6:	463c      	mov	r4, r7
 80037e8:	687f      	ldr	r7, [r7, #4]
 80037ea:	e7b6      	b.n	800375a <_malloc_r+0x4a>
 80037ec:	461a      	mov	r2, r3
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	42a3      	cmp	r3, r4
 80037f2:	d1fb      	bne.n	80037ec <_malloc_r+0xdc>
 80037f4:	2300      	movs	r3, #0
 80037f6:	6053      	str	r3, [r2, #4]
 80037f8:	e7de      	b.n	80037b8 <_malloc_r+0xa8>
 80037fa:	230c      	movs	r3, #12
 80037fc:	6033      	str	r3, [r6, #0]
 80037fe:	4630      	mov	r0, r6
 8003800:	f000 f80c 	bl	800381c <__malloc_unlock>
 8003804:	e794      	b.n	8003730 <_malloc_r+0x20>
 8003806:	6005      	str	r5, [r0, #0]
 8003808:	e7d6      	b.n	80037b8 <_malloc_r+0xa8>
 800380a:	bf00      	nop
 800380c:	20000298 	.word	0x20000298

08003810 <__malloc_lock>:
 8003810:	4801      	ldr	r0, [pc, #4]	@ (8003818 <__malloc_lock+0x8>)
 8003812:	f7ff bf0f 	b.w	8003634 <__retarget_lock_acquire_recursive>
 8003816:	bf00      	nop
 8003818:	20000290 	.word	0x20000290

0800381c <__malloc_unlock>:
 800381c:	4801      	ldr	r0, [pc, #4]	@ (8003824 <__malloc_unlock+0x8>)
 800381e:	f7ff bf0a 	b.w	8003636 <__retarget_lock_release_recursive>
 8003822:	bf00      	nop
 8003824:	20000290 	.word	0x20000290

08003828 <__ssputs_r>:
 8003828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800382c:	688e      	ldr	r6, [r1, #8]
 800382e:	461f      	mov	r7, r3
 8003830:	42be      	cmp	r6, r7
 8003832:	680b      	ldr	r3, [r1, #0]
 8003834:	4682      	mov	sl, r0
 8003836:	460c      	mov	r4, r1
 8003838:	4690      	mov	r8, r2
 800383a:	d82d      	bhi.n	8003898 <__ssputs_r+0x70>
 800383c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003840:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003844:	d026      	beq.n	8003894 <__ssputs_r+0x6c>
 8003846:	6965      	ldr	r5, [r4, #20]
 8003848:	6909      	ldr	r1, [r1, #16]
 800384a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800384e:	eba3 0901 	sub.w	r9, r3, r1
 8003852:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003856:	1c7b      	adds	r3, r7, #1
 8003858:	444b      	add	r3, r9
 800385a:	106d      	asrs	r5, r5, #1
 800385c:	429d      	cmp	r5, r3
 800385e:	bf38      	it	cc
 8003860:	461d      	movcc	r5, r3
 8003862:	0553      	lsls	r3, r2, #21
 8003864:	d527      	bpl.n	80038b6 <__ssputs_r+0x8e>
 8003866:	4629      	mov	r1, r5
 8003868:	f7ff ff52 	bl	8003710 <_malloc_r>
 800386c:	4606      	mov	r6, r0
 800386e:	b360      	cbz	r0, 80038ca <__ssputs_r+0xa2>
 8003870:	6921      	ldr	r1, [r4, #16]
 8003872:	464a      	mov	r2, r9
 8003874:	f000 fae8 	bl	8003e48 <memcpy>
 8003878:	89a3      	ldrh	r3, [r4, #12]
 800387a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800387e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003882:	81a3      	strh	r3, [r4, #12]
 8003884:	6126      	str	r6, [r4, #16]
 8003886:	6165      	str	r5, [r4, #20]
 8003888:	444e      	add	r6, r9
 800388a:	eba5 0509 	sub.w	r5, r5, r9
 800388e:	6026      	str	r6, [r4, #0]
 8003890:	60a5      	str	r5, [r4, #8]
 8003892:	463e      	mov	r6, r7
 8003894:	42be      	cmp	r6, r7
 8003896:	d900      	bls.n	800389a <__ssputs_r+0x72>
 8003898:	463e      	mov	r6, r7
 800389a:	6820      	ldr	r0, [r4, #0]
 800389c:	4632      	mov	r2, r6
 800389e:	4641      	mov	r1, r8
 80038a0:	f000 faa8 	bl	8003df4 <memmove>
 80038a4:	68a3      	ldr	r3, [r4, #8]
 80038a6:	1b9b      	subs	r3, r3, r6
 80038a8:	60a3      	str	r3, [r4, #8]
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	4433      	add	r3, r6
 80038ae:	6023      	str	r3, [r4, #0]
 80038b0:	2000      	movs	r0, #0
 80038b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b6:	462a      	mov	r2, r5
 80038b8:	f000 fad4 	bl	8003e64 <_realloc_r>
 80038bc:	4606      	mov	r6, r0
 80038be:	2800      	cmp	r0, #0
 80038c0:	d1e0      	bne.n	8003884 <__ssputs_r+0x5c>
 80038c2:	6921      	ldr	r1, [r4, #16]
 80038c4:	4650      	mov	r0, sl
 80038c6:	f7ff feb7 	bl	8003638 <_free_r>
 80038ca:	230c      	movs	r3, #12
 80038cc:	f8ca 3000 	str.w	r3, [sl]
 80038d0:	89a3      	ldrh	r3, [r4, #12]
 80038d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038d6:	81a3      	strh	r3, [r4, #12]
 80038d8:	f04f 30ff 	mov.w	r0, #4294967295
 80038dc:	e7e9      	b.n	80038b2 <__ssputs_r+0x8a>
	...

080038e0 <_svfiprintf_r>:
 80038e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e4:	4698      	mov	r8, r3
 80038e6:	898b      	ldrh	r3, [r1, #12]
 80038e8:	061b      	lsls	r3, r3, #24
 80038ea:	b09d      	sub	sp, #116	@ 0x74
 80038ec:	4607      	mov	r7, r0
 80038ee:	460d      	mov	r5, r1
 80038f0:	4614      	mov	r4, r2
 80038f2:	d510      	bpl.n	8003916 <_svfiprintf_r+0x36>
 80038f4:	690b      	ldr	r3, [r1, #16]
 80038f6:	b973      	cbnz	r3, 8003916 <_svfiprintf_r+0x36>
 80038f8:	2140      	movs	r1, #64	@ 0x40
 80038fa:	f7ff ff09 	bl	8003710 <_malloc_r>
 80038fe:	6028      	str	r0, [r5, #0]
 8003900:	6128      	str	r0, [r5, #16]
 8003902:	b930      	cbnz	r0, 8003912 <_svfiprintf_r+0x32>
 8003904:	230c      	movs	r3, #12
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	f04f 30ff 	mov.w	r0, #4294967295
 800390c:	b01d      	add	sp, #116	@ 0x74
 800390e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003912:	2340      	movs	r3, #64	@ 0x40
 8003914:	616b      	str	r3, [r5, #20]
 8003916:	2300      	movs	r3, #0
 8003918:	9309      	str	r3, [sp, #36]	@ 0x24
 800391a:	2320      	movs	r3, #32
 800391c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003920:	f8cd 800c 	str.w	r8, [sp, #12]
 8003924:	2330      	movs	r3, #48	@ 0x30
 8003926:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003ac4 <_svfiprintf_r+0x1e4>
 800392a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800392e:	f04f 0901 	mov.w	r9, #1
 8003932:	4623      	mov	r3, r4
 8003934:	469a      	mov	sl, r3
 8003936:	f813 2b01 	ldrb.w	r2, [r3], #1
 800393a:	b10a      	cbz	r2, 8003940 <_svfiprintf_r+0x60>
 800393c:	2a25      	cmp	r2, #37	@ 0x25
 800393e:	d1f9      	bne.n	8003934 <_svfiprintf_r+0x54>
 8003940:	ebba 0b04 	subs.w	fp, sl, r4
 8003944:	d00b      	beq.n	800395e <_svfiprintf_r+0x7e>
 8003946:	465b      	mov	r3, fp
 8003948:	4622      	mov	r2, r4
 800394a:	4629      	mov	r1, r5
 800394c:	4638      	mov	r0, r7
 800394e:	f7ff ff6b 	bl	8003828 <__ssputs_r>
 8003952:	3001      	adds	r0, #1
 8003954:	f000 80a7 	beq.w	8003aa6 <_svfiprintf_r+0x1c6>
 8003958:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800395a:	445a      	add	r2, fp
 800395c:	9209      	str	r2, [sp, #36]	@ 0x24
 800395e:	f89a 3000 	ldrb.w	r3, [sl]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 809f 	beq.w	8003aa6 <_svfiprintf_r+0x1c6>
 8003968:	2300      	movs	r3, #0
 800396a:	f04f 32ff 	mov.w	r2, #4294967295
 800396e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003972:	f10a 0a01 	add.w	sl, sl, #1
 8003976:	9304      	str	r3, [sp, #16]
 8003978:	9307      	str	r3, [sp, #28]
 800397a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800397e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003980:	4654      	mov	r4, sl
 8003982:	2205      	movs	r2, #5
 8003984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003988:	484e      	ldr	r0, [pc, #312]	@ (8003ac4 <_svfiprintf_r+0x1e4>)
 800398a:	f7fc fc21 	bl	80001d0 <memchr>
 800398e:	9a04      	ldr	r2, [sp, #16]
 8003990:	b9d8      	cbnz	r0, 80039ca <_svfiprintf_r+0xea>
 8003992:	06d0      	lsls	r0, r2, #27
 8003994:	bf44      	itt	mi
 8003996:	2320      	movmi	r3, #32
 8003998:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800399c:	0711      	lsls	r1, r2, #28
 800399e:	bf44      	itt	mi
 80039a0:	232b      	movmi	r3, #43	@ 0x2b
 80039a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80039a6:	f89a 3000 	ldrb.w	r3, [sl]
 80039aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80039ac:	d015      	beq.n	80039da <_svfiprintf_r+0xfa>
 80039ae:	9a07      	ldr	r2, [sp, #28]
 80039b0:	4654      	mov	r4, sl
 80039b2:	2000      	movs	r0, #0
 80039b4:	f04f 0c0a 	mov.w	ip, #10
 80039b8:	4621      	mov	r1, r4
 80039ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039be:	3b30      	subs	r3, #48	@ 0x30
 80039c0:	2b09      	cmp	r3, #9
 80039c2:	d94b      	bls.n	8003a5c <_svfiprintf_r+0x17c>
 80039c4:	b1b0      	cbz	r0, 80039f4 <_svfiprintf_r+0x114>
 80039c6:	9207      	str	r2, [sp, #28]
 80039c8:	e014      	b.n	80039f4 <_svfiprintf_r+0x114>
 80039ca:	eba0 0308 	sub.w	r3, r0, r8
 80039ce:	fa09 f303 	lsl.w	r3, r9, r3
 80039d2:	4313      	orrs	r3, r2
 80039d4:	9304      	str	r3, [sp, #16]
 80039d6:	46a2      	mov	sl, r4
 80039d8:	e7d2      	b.n	8003980 <_svfiprintf_r+0xa0>
 80039da:	9b03      	ldr	r3, [sp, #12]
 80039dc:	1d19      	adds	r1, r3, #4
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	9103      	str	r1, [sp, #12]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	bfbb      	ittet	lt
 80039e6:	425b      	neglt	r3, r3
 80039e8:	f042 0202 	orrlt.w	r2, r2, #2
 80039ec:	9307      	strge	r3, [sp, #28]
 80039ee:	9307      	strlt	r3, [sp, #28]
 80039f0:	bfb8      	it	lt
 80039f2:	9204      	strlt	r2, [sp, #16]
 80039f4:	7823      	ldrb	r3, [r4, #0]
 80039f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80039f8:	d10a      	bne.n	8003a10 <_svfiprintf_r+0x130>
 80039fa:	7863      	ldrb	r3, [r4, #1]
 80039fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80039fe:	d132      	bne.n	8003a66 <_svfiprintf_r+0x186>
 8003a00:	9b03      	ldr	r3, [sp, #12]
 8003a02:	1d1a      	adds	r2, r3, #4
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	9203      	str	r2, [sp, #12]
 8003a08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a0c:	3402      	adds	r4, #2
 8003a0e:	9305      	str	r3, [sp, #20]
 8003a10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003ad4 <_svfiprintf_r+0x1f4>
 8003a14:	7821      	ldrb	r1, [r4, #0]
 8003a16:	2203      	movs	r2, #3
 8003a18:	4650      	mov	r0, sl
 8003a1a:	f7fc fbd9 	bl	80001d0 <memchr>
 8003a1e:	b138      	cbz	r0, 8003a30 <_svfiprintf_r+0x150>
 8003a20:	9b04      	ldr	r3, [sp, #16]
 8003a22:	eba0 000a 	sub.w	r0, r0, sl
 8003a26:	2240      	movs	r2, #64	@ 0x40
 8003a28:	4082      	lsls	r2, r0
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	3401      	adds	r4, #1
 8003a2e:	9304      	str	r3, [sp, #16]
 8003a30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a34:	4824      	ldr	r0, [pc, #144]	@ (8003ac8 <_svfiprintf_r+0x1e8>)
 8003a36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003a3a:	2206      	movs	r2, #6
 8003a3c:	f7fc fbc8 	bl	80001d0 <memchr>
 8003a40:	2800      	cmp	r0, #0
 8003a42:	d036      	beq.n	8003ab2 <_svfiprintf_r+0x1d2>
 8003a44:	4b21      	ldr	r3, [pc, #132]	@ (8003acc <_svfiprintf_r+0x1ec>)
 8003a46:	bb1b      	cbnz	r3, 8003a90 <_svfiprintf_r+0x1b0>
 8003a48:	9b03      	ldr	r3, [sp, #12]
 8003a4a:	3307      	adds	r3, #7
 8003a4c:	f023 0307 	bic.w	r3, r3, #7
 8003a50:	3308      	adds	r3, #8
 8003a52:	9303      	str	r3, [sp, #12]
 8003a54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a56:	4433      	add	r3, r6
 8003a58:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a5a:	e76a      	b.n	8003932 <_svfiprintf_r+0x52>
 8003a5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a60:	460c      	mov	r4, r1
 8003a62:	2001      	movs	r0, #1
 8003a64:	e7a8      	b.n	80039b8 <_svfiprintf_r+0xd8>
 8003a66:	2300      	movs	r3, #0
 8003a68:	3401      	adds	r4, #1
 8003a6a:	9305      	str	r3, [sp, #20]
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	f04f 0c0a 	mov.w	ip, #10
 8003a72:	4620      	mov	r0, r4
 8003a74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a78:	3a30      	subs	r2, #48	@ 0x30
 8003a7a:	2a09      	cmp	r2, #9
 8003a7c:	d903      	bls.n	8003a86 <_svfiprintf_r+0x1a6>
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0c6      	beq.n	8003a10 <_svfiprintf_r+0x130>
 8003a82:	9105      	str	r1, [sp, #20]
 8003a84:	e7c4      	b.n	8003a10 <_svfiprintf_r+0x130>
 8003a86:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a8a:	4604      	mov	r4, r0
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e7f0      	b.n	8003a72 <_svfiprintf_r+0x192>
 8003a90:	ab03      	add	r3, sp, #12
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	462a      	mov	r2, r5
 8003a96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad0 <_svfiprintf_r+0x1f0>)
 8003a98:	a904      	add	r1, sp, #16
 8003a9a:	4638      	mov	r0, r7
 8003a9c:	f3af 8000 	nop.w
 8003aa0:	1c42      	adds	r2, r0, #1
 8003aa2:	4606      	mov	r6, r0
 8003aa4:	d1d6      	bne.n	8003a54 <_svfiprintf_r+0x174>
 8003aa6:	89ab      	ldrh	r3, [r5, #12]
 8003aa8:	065b      	lsls	r3, r3, #25
 8003aaa:	f53f af2d 	bmi.w	8003908 <_svfiprintf_r+0x28>
 8003aae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003ab0:	e72c      	b.n	800390c <_svfiprintf_r+0x2c>
 8003ab2:	ab03      	add	r3, sp, #12
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	462a      	mov	r2, r5
 8003ab8:	4b05      	ldr	r3, [pc, #20]	@ (8003ad0 <_svfiprintf_r+0x1f0>)
 8003aba:	a904      	add	r1, sp, #16
 8003abc:	4638      	mov	r0, r7
 8003abe:	f000 f879 	bl	8003bb4 <_printf_i>
 8003ac2:	e7ed      	b.n	8003aa0 <_svfiprintf_r+0x1c0>
 8003ac4:	08003f48 	.word	0x08003f48
 8003ac8:	08003f52 	.word	0x08003f52
 8003acc:	00000000 	.word	0x00000000
 8003ad0:	08003829 	.word	0x08003829
 8003ad4:	08003f4e 	.word	0x08003f4e

08003ad8 <_printf_common>:
 8003ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003adc:	4616      	mov	r6, r2
 8003ade:	4698      	mov	r8, r3
 8003ae0:	688a      	ldr	r2, [r1, #8]
 8003ae2:	690b      	ldr	r3, [r1, #16]
 8003ae4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	bfb8      	it	lt
 8003aec:	4613      	movlt	r3, r2
 8003aee:	6033      	str	r3, [r6, #0]
 8003af0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003af4:	4607      	mov	r7, r0
 8003af6:	460c      	mov	r4, r1
 8003af8:	b10a      	cbz	r2, 8003afe <_printf_common+0x26>
 8003afa:	3301      	adds	r3, #1
 8003afc:	6033      	str	r3, [r6, #0]
 8003afe:	6823      	ldr	r3, [r4, #0]
 8003b00:	0699      	lsls	r1, r3, #26
 8003b02:	bf42      	ittt	mi
 8003b04:	6833      	ldrmi	r3, [r6, #0]
 8003b06:	3302      	addmi	r3, #2
 8003b08:	6033      	strmi	r3, [r6, #0]
 8003b0a:	6825      	ldr	r5, [r4, #0]
 8003b0c:	f015 0506 	ands.w	r5, r5, #6
 8003b10:	d106      	bne.n	8003b20 <_printf_common+0x48>
 8003b12:	f104 0a19 	add.w	sl, r4, #25
 8003b16:	68e3      	ldr	r3, [r4, #12]
 8003b18:	6832      	ldr	r2, [r6, #0]
 8003b1a:	1a9b      	subs	r3, r3, r2
 8003b1c:	42ab      	cmp	r3, r5
 8003b1e:	dc26      	bgt.n	8003b6e <_printf_common+0x96>
 8003b20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b24:	6822      	ldr	r2, [r4, #0]
 8003b26:	3b00      	subs	r3, #0
 8003b28:	bf18      	it	ne
 8003b2a:	2301      	movne	r3, #1
 8003b2c:	0692      	lsls	r2, r2, #26
 8003b2e:	d42b      	bmi.n	8003b88 <_printf_common+0xb0>
 8003b30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b34:	4641      	mov	r1, r8
 8003b36:	4638      	mov	r0, r7
 8003b38:	47c8      	blx	r9
 8003b3a:	3001      	adds	r0, #1
 8003b3c:	d01e      	beq.n	8003b7c <_printf_common+0xa4>
 8003b3e:	6823      	ldr	r3, [r4, #0]
 8003b40:	6922      	ldr	r2, [r4, #16]
 8003b42:	f003 0306 	and.w	r3, r3, #6
 8003b46:	2b04      	cmp	r3, #4
 8003b48:	bf02      	ittt	eq
 8003b4a:	68e5      	ldreq	r5, [r4, #12]
 8003b4c:	6833      	ldreq	r3, [r6, #0]
 8003b4e:	1aed      	subeq	r5, r5, r3
 8003b50:	68a3      	ldr	r3, [r4, #8]
 8003b52:	bf0c      	ite	eq
 8003b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b58:	2500      	movne	r5, #0
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	bfc4      	itt	gt
 8003b5e:	1a9b      	subgt	r3, r3, r2
 8003b60:	18ed      	addgt	r5, r5, r3
 8003b62:	2600      	movs	r6, #0
 8003b64:	341a      	adds	r4, #26
 8003b66:	42b5      	cmp	r5, r6
 8003b68:	d11a      	bne.n	8003ba0 <_printf_common+0xc8>
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	e008      	b.n	8003b80 <_printf_common+0xa8>
 8003b6e:	2301      	movs	r3, #1
 8003b70:	4652      	mov	r2, sl
 8003b72:	4641      	mov	r1, r8
 8003b74:	4638      	mov	r0, r7
 8003b76:	47c8      	blx	r9
 8003b78:	3001      	adds	r0, #1
 8003b7a:	d103      	bne.n	8003b84 <_printf_common+0xac>
 8003b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b84:	3501      	adds	r5, #1
 8003b86:	e7c6      	b.n	8003b16 <_printf_common+0x3e>
 8003b88:	18e1      	adds	r1, r4, r3
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	2030      	movs	r0, #48	@ 0x30
 8003b8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b92:	4422      	add	r2, r4
 8003b94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b9c:	3302      	adds	r3, #2
 8003b9e:	e7c7      	b.n	8003b30 <_printf_common+0x58>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	4622      	mov	r2, r4
 8003ba4:	4641      	mov	r1, r8
 8003ba6:	4638      	mov	r0, r7
 8003ba8:	47c8      	blx	r9
 8003baa:	3001      	adds	r0, #1
 8003bac:	d0e6      	beq.n	8003b7c <_printf_common+0xa4>
 8003bae:	3601      	adds	r6, #1
 8003bb0:	e7d9      	b.n	8003b66 <_printf_common+0x8e>
	...

08003bb4 <_printf_i>:
 8003bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb8:	7e0f      	ldrb	r7, [r1, #24]
 8003bba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003bbc:	2f78      	cmp	r7, #120	@ 0x78
 8003bbe:	4691      	mov	r9, r2
 8003bc0:	4680      	mov	r8, r0
 8003bc2:	460c      	mov	r4, r1
 8003bc4:	469a      	mov	sl, r3
 8003bc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003bca:	d807      	bhi.n	8003bdc <_printf_i+0x28>
 8003bcc:	2f62      	cmp	r7, #98	@ 0x62
 8003bce:	d80a      	bhi.n	8003be6 <_printf_i+0x32>
 8003bd0:	2f00      	cmp	r7, #0
 8003bd2:	f000 80d2 	beq.w	8003d7a <_printf_i+0x1c6>
 8003bd6:	2f58      	cmp	r7, #88	@ 0x58
 8003bd8:	f000 80b9 	beq.w	8003d4e <_printf_i+0x19a>
 8003bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003be0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003be4:	e03a      	b.n	8003c5c <_printf_i+0xa8>
 8003be6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003bea:	2b15      	cmp	r3, #21
 8003bec:	d8f6      	bhi.n	8003bdc <_printf_i+0x28>
 8003bee:	a101      	add	r1, pc, #4	@ (adr r1, 8003bf4 <_printf_i+0x40>)
 8003bf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bf4:	08003c4d 	.word	0x08003c4d
 8003bf8:	08003c61 	.word	0x08003c61
 8003bfc:	08003bdd 	.word	0x08003bdd
 8003c00:	08003bdd 	.word	0x08003bdd
 8003c04:	08003bdd 	.word	0x08003bdd
 8003c08:	08003bdd 	.word	0x08003bdd
 8003c0c:	08003c61 	.word	0x08003c61
 8003c10:	08003bdd 	.word	0x08003bdd
 8003c14:	08003bdd 	.word	0x08003bdd
 8003c18:	08003bdd 	.word	0x08003bdd
 8003c1c:	08003bdd 	.word	0x08003bdd
 8003c20:	08003d61 	.word	0x08003d61
 8003c24:	08003c8b 	.word	0x08003c8b
 8003c28:	08003d1b 	.word	0x08003d1b
 8003c2c:	08003bdd 	.word	0x08003bdd
 8003c30:	08003bdd 	.word	0x08003bdd
 8003c34:	08003d83 	.word	0x08003d83
 8003c38:	08003bdd 	.word	0x08003bdd
 8003c3c:	08003c8b 	.word	0x08003c8b
 8003c40:	08003bdd 	.word	0x08003bdd
 8003c44:	08003bdd 	.word	0x08003bdd
 8003c48:	08003d23 	.word	0x08003d23
 8003c4c:	6833      	ldr	r3, [r6, #0]
 8003c4e:	1d1a      	adds	r2, r3, #4
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6032      	str	r2, [r6, #0]
 8003c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e09d      	b.n	8003d9c <_printf_i+0x1e8>
 8003c60:	6833      	ldr	r3, [r6, #0]
 8003c62:	6820      	ldr	r0, [r4, #0]
 8003c64:	1d19      	adds	r1, r3, #4
 8003c66:	6031      	str	r1, [r6, #0]
 8003c68:	0606      	lsls	r6, r0, #24
 8003c6a:	d501      	bpl.n	8003c70 <_printf_i+0xbc>
 8003c6c:	681d      	ldr	r5, [r3, #0]
 8003c6e:	e003      	b.n	8003c78 <_printf_i+0xc4>
 8003c70:	0645      	lsls	r5, r0, #25
 8003c72:	d5fb      	bpl.n	8003c6c <_printf_i+0xb8>
 8003c74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c78:	2d00      	cmp	r5, #0
 8003c7a:	da03      	bge.n	8003c84 <_printf_i+0xd0>
 8003c7c:	232d      	movs	r3, #45	@ 0x2d
 8003c7e:	426d      	negs	r5, r5
 8003c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c84:	4859      	ldr	r0, [pc, #356]	@ (8003dec <_printf_i+0x238>)
 8003c86:	230a      	movs	r3, #10
 8003c88:	e011      	b.n	8003cae <_printf_i+0xfa>
 8003c8a:	6821      	ldr	r1, [r4, #0]
 8003c8c:	6833      	ldr	r3, [r6, #0]
 8003c8e:	0608      	lsls	r0, r1, #24
 8003c90:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c94:	d402      	bmi.n	8003c9c <_printf_i+0xe8>
 8003c96:	0649      	lsls	r1, r1, #25
 8003c98:	bf48      	it	mi
 8003c9a:	b2ad      	uxthmi	r5, r5
 8003c9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c9e:	4853      	ldr	r0, [pc, #332]	@ (8003dec <_printf_i+0x238>)
 8003ca0:	6033      	str	r3, [r6, #0]
 8003ca2:	bf14      	ite	ne
 8003ca4:	230a      	movne	r3, #10
 8003ca6:	2308      	moveq	r3, #8
 8003ca8:	2100      	movs	r1, #0
 8003caa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003cae:	6866      	ldr	r6, [r4, #4]
 8003cb0:	60a6      	str	r6, [r4, #8]
 8003cb2:	2e00      	cmp	r6, #0
 8003cb4:	bfa2      	ittt	ge
 8003cb6:	6821      	ldrge	r1, [r4, #0]
 8003cb8:	f021 0104 	bicge.w	r1, r1, #4
 8003cbc:	6021      	strge	r1, [r4, #0]
 8003cbe:	b90d      	cbnz	r5, 8003cc4 <_printf_i+0x110>
 8003cc0:	2e00      	cmp	r6, #0
 8003cc2:	d04b      	beq.n	8003d5c <_printf_i+0x1a8>
 8003cc4:	4616      	mov	r6, r2
 8003cc6:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cca:	fb03 5711 	mls	r7, r3, r1, r5
 8003cce:	5dc7      	ldrb	r7, [r0, r7]
 8003cd0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cd4:	462f      	mov	r7, r5
 8003cd6:	42bb      	cmp	r3, r7
 8003cd8:	460d      	mov	r5, r1
 8003cda:	d9f4      	bls.n	8003cc6 <_printf_i+0x112>
 8003cdc:	2b08      	cmp	r3, #8
 8003cde:	d10b      	bne.n	8003cf8 <_printf_i+0x144>
 8003ce0:	6823      	ldr	r3, [r4, #0]
 8003ce2:	07df      	lsls	r7, r3, #31
 8003ce4:	d508      	bpl.n	8003cf8 <_printf_i+0x144>
 8003ce6:	6923      	ldr	r3, [r4, #16]
 8003ce8:	6861      	ldr	r1, [r4, #4]
 8003cea:	4299      	cmp	r1, r3
 8003cec:	bfde      	ittt	le
 8003cee:	2330      	movle	r3, #48	@ 0x30
 8003cf0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003cf4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003cf8:	1b92      	subs	r2, r2, r6
 8003cfa:	6122      	str	r2, [r4, #16]
 8003cfc:	f8cd a000 	str.w	sl, [sp]
 8003d00:	464b      	mov	r3, r9
 8003d02:	aa03      	add	r2, sp, #12
 8003d04:	4621      	mov	r1, r4
 8003d06:	4640      	mov	r0, r8
 8003d08:	f7ff fee6 	bl	8003ad8 <_printf_common>
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	d14a      	bne.n	8003da6 <_printf_i+0x1f2>
 8003d10:	f04f 30ff 	mov.w	r0, #4294967295
 8003d14:	b004      	add	sp, #16
 8003d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	f043 0320 	orr.w	r3, r3, #32
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	4833      	ldr	r0, [pc, #204]	@ (8003df0 <_printf_i+0x23c>)
 8003d24:	2778      	movs	r7, #120	@ 0x78
 8003d26:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	6831      	ldr	r1, [r6, #0]
 8003d2e:	061f      	lsls	r7, r3, #24
 8003d30:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d34:	d402      	bmi.n	8003d3c <_printf_i+0x188>
 8003d36:	065f      	lsls	r7, r3, #25
 8003d38:	bf48      	it	mi
 8003d3a:	b2ad      	uxthmi	r5, r5
 8003d3c:	6031      	str	r1, [r6, #0]
 8003d3e:	07d9      	lsls	r1, r3, #31
 8003d40:	bf44      	itt	mi
 8003d42:	f043 0320 	orrmi.w	r3, r3, #32
 8003d46:	6023      	strmi	r3, [r4, #0]
 8003d48:	b11d      	cbz	r5, 8003d52 <_printf_i+0x19e>
 8003d4a:	2310      	movs	r3, #16
 8003d4c:	e7ac      	b.n	8003ca8 <_printf_i+0xf4>
 8003d4e:	4827      	ldr	r0, [pc, #156]	@ (8003dec <_printf_i+0x238>)
 8003d50:	e7e9      	b.n	8003d26 <_printf_i+0x172>
 8003d52:	6823      	ldr	r3, [r4, #0]
 8003d54:	f023 0320 	bic.w	r3, r3, #32
 8003d58:	6023      	str	r3, [r4, #0]
 8003d5a:	e7f6      	b.n	8003d4a <_printf_i+0x196>
 8003d5c:	4616      	mov	r6, r2
 8003d5e:	e7bd      	b.n	8003cdc <_printf_i+0x128>
 8003d60:	6833      	ldr	r3, [r6, #0]
 8003d62:	6825      	ldr	r5, [r4, #0]
 8003d64:	6961      	ldr	r1, [r4, #20]
 8003d66:	1d18      	adds	r0, r3, #4
 8003d68:	6030      	str	r0, [r6, #0]
 8003d6a:	062e      	lsls	r6, r5, #24
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	d501      	bpl.n	8003d74 <_printf_i+0x1c0>
 8003d70:	6019      	str	r1, [r3, #0]
 8003d72:	e002      	b.n	8003d7a <_printf_i+0x1c6>
 8003d74:	0668      	lsls	r0, r5, #25
 8003d76:	d5fb      	bpl.n	8003d70 <_printf_i+0x1bc>
 8003d78:	8019      	strh	r1, [r3, #0]
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	6123      	str	r3, [r4, #16]
 8003d7e:	4616      	mov	r6, r2
 8003d80:	e7bc      	b.n	8003cfc <_printf_i+0x148>
 8003d82:	6833      	ldr	r3, [r6, #0]
 8003d84:	1d1a      	adds	r2, r3, #4
 8003d86:	6032      	str	r2, [r6, #0]
 8003d88:	681e      	ldr	r6, [r3, #0]
 8003d8a:	6862      	ldr	r2, [r4, #4]
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	4630      	mov	r0, r6
 8003d90:	f7fc fa1e 	bl	80001d0 <memchr>
 8003d94:	b108      	cbz	r0, 8003d9a <_printf_i+0x1e6>
 8003d96:	1b80      	subs	r0, r0, r6
 8003d98:	6060      	str	r0, [r4, #4]
 8003d9a:	6863      	ldr	r3, [r4, #4]
 8003d9c:	6123      	str	r3, [r4, #16]
 8003d9e:	2300      	movs	r3, #0
 8003da0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003da4:	e7aa      	b.n	8003cfc <_printf_i+0x148>
 8003da6:	6923      	ldr	r3, [r4, #16]
 8003da8:	4632      	mov	r2, r6
 8003daa:	4649      	mov	r1, r9
 8003dac:	4640      	mov	r0, r8
 8003dae:	47d0      	blx	sl
 8003db0:	3001      	adds	r0, #1
 8003db2:	d0ad      	beq.n	8003d10 <_printf_i+0x15c>
 8003db4:	6823      	ldr	r3, [r4, #0]
 8003db6:	079b      	lsls	r3, r3, #30
 8003db8:	d413      	bmi.n	8003de2 <_printf_i+0x22e>
 8003dba:	68e0      	ldr	r0, [r4, #12]
 8003dbc:	9b03      	ldr	r3, [sp, #12]
 8003dbe:	4298      	cmp	r0, r3
 8003dc0:	bfb8      	it	lt
 8003dc2:	4618      	movlt	r0, r3
 8003dc4:	e7a6      	b.n	8003d14 <_printf_i+0x160>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	4632      	mov	r2, r6
 8003dca:	4649      	mov	r1, r9
 8003dcc:	4640      	mov	r0, r8
 8003dce:	47d0      	blx	sl
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	d09d      	beq.n	8003d10 <_printf_i+0x15c>
 8003dd4:	3501      	adds	r5, #1
 8003dd6:	68e3      	ldr	r3, [r4, #12]
 8003dd8:	9903      	ldr	r1, [sp, #12]
 8003dda:	1a5b      	subs	r3, r3, r1
 8003ddc:	42ab      	cmp	r3, r5
 8003dde:	dcf2      	bgt.n	8003dc6 <_printf_i+0x212>
 8003de0:	e7eb      	b.n	8003dba <_printf_i+0x206>
 8003de2:	2500      	movs	r5, #0
 8003de4:	f104 0619 	add.w	r6, r4, #25
 8003de8:	e7f5      	b.n	8003dd6 <_printf_i+0x222>
 8003dea:	bf00      	nop
 8003dec:	08003f59 	.word	0x08003f59
 8003df0:	08003f6a 	.word	0x08003f6a

08003df4 <memmove>:
 8003df4:	4288      	cmp	r0, r1
 8003df6:	b510      	push	{r4, lr}
 8003df8:	eb01 0402 	add.w	r4, r1, r2
 8003dfc:	d902      	bls.n	8003e04 <memmove+0x10>
 8003dfe:	4284      	cmp	r4, r0
 8003e00:	4623      	mov	r3, r4
 8003e02:	d807      	bhi.n	8003e14 <memmove+0x20>
 8003e04:	1e43      	subs	r3, r0, #1
 8003e06:	42a1      	cmp	r1, r4
 8003e08:	d008      	beq.n	8003e1c <memmove+0x28>
 8003e0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e12:	e7f8      	b.n	8003e06 <memmove+0x12>
 8003e14:	4402      	add	r2, r0
 8003e16:	4601      	mov	r1, r0
 8003e18:	428a      	cmp	r2, r1
 8003e1a:	d100      	bne.n	8003e1e <memmove+0x2a>
 8003e1c:	bd10      	pop	{r4, pc}
 8003e1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e26:	e7f7      	b.n	8003e18 <memmove+0x24>

08003e28 <_sbrk_r>:
 8003e28:	b538      	push	{r3, r4, r5, lr}
 8003e2a:	4d06      	ldr	r5, [pc, #24]	@ (8003e44 <_sbrk_r+0x1c>)
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	4604      	mov	r4, r0
 8003e30:	4608      	mov	r0, r1
 8003e32:	602b      	str	r3, [r5, #0]
 8003e34:	f7fc fdc0 	bl	80009b8 <_sbrk>
 8003e38:	1c43      	adds	r3, r0, #1
 8003e3a:	d102      	bne.n	8003e42 <_sbrk_r+0x1a>
 8003e3c:	682b      	ldr	r3, [r5, #0]
 8003e3e:	b103      	cbz	r3, 8003e42 <_sbrk_r+0x1a>
 8003e40:	6023      	str	r3, [r4, #0]
 8003e42:	bd38      	pop	{r3, r4, r5, pc}
 8003e44:	2000028c 	.word	0x2000028c

08003e48 <memcpy>:
 8003e48:	440a      	add	r2, r1
 8003e4a:	4291      	cmp	r1, r2
 8003e4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e50:	d100      	bne.n	8003e54 <memcpy+0xc>
 8003e52:	4770      	bx	lr
 8003e54:	b510      	push	{r4, lr}
 8003e56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e5e:	4291      	cmp	r1, r2
 8003e60:	d1f9      	bne.n	8003e56 <memcpy+0xe>
 8003e62:	bd10      	pop	{r4, pc}

08003e64 <_realloc_r>:
 8003e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e68:	4680      	mov	r8, r0
 8003e6a:	4615      	mov	r5, r2
 8003e6c:	460c      	mov	r4, r1
 8003e6e:	b921      	cbnz	r1, 8003e7a <_realloc_r+0x16>
 8003e70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e74:	4611      	mov	r1, r2
 8003e76:	f7ff bc4b 	b.w	8003710 <_malloc_r>
 8003e7a:	b92a      	cbnz	r2, 8003e88 <_realloc_r+0x24>
 8003e7c:	f7ff fbdc 	bl	8003638 <_free_r>
 8003e80:	2400      	movs	r4, #0
 8003e82:	4620      	mov	r0, r4
 8003e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e88:	f000 f81a 	bl	8003ec0 <_malloc_usable_size_r>
 8003e8c:	4285      	cmp	r5, r0
 8003e8e:	4606      	mov	r6, r0
 8003e90:	d802      	bhi.n	8003e98 <_realloc_r+0x34>
 8003e92:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003e96:	d8f4      	bhi.n	8003e82 <_realloc_r+0x1e>
 8003e98:	4629      	mov	r1, r5
 8003e9a:	4640      	mov	r0, r8
 8003e9c:	f7ff fc38 	bl	8003710 <_malloc_r>
 8003ea0:	4607      	mov	r7, r0
 8003ea2:	2800      	cmp	r0, #0
 8003ea4:	d0ec      	beq.n	8003e80 <_realloc_r+0x1c>
 8003ea6:	42b5      	cmp	r5, r6
 8003ea8:	462a      	mov	r2, r5
 8003eaa:	4621      	mov	r1, r4
 8003eac:	bf28      	it	cs
 8003eae:	4632      	movcs	r2, r6
 8003eb0:	f7ff ffca 	bl	8003e48 <memcpy>
 8003eb4:	4621      	mov	r1, r4
 8003eb6:	4640      	mov	r0, r8
 8003eb8:	f7ff fbbe 	bl	8003638 <_free_r>
 8003ebc:	463c      	mov	r4, r7
 8003ebe:	e7e0      	b.n	8003e82 <_realloc_r+0x1e>

08003ec0 <_malloc_usable_size_r>:
 8003ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ec4:	1f18      	subs	r0, r3, #4
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	bfbc      	itt	lt
 8003eca:	580b      	ldrlt	r3, [r1, r0]
 8003ecc:	18c0      	addlt	r0, r0, r3
 8003ece:	4770      	bx	lr

08003ed0 <_init>:
 8003ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed2:	bf00      	nop
 8003ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ed6:	bc08      	pop	{r3}
 8003ed8:	469e      	mov	lr, r3
 8003eda:	4770      	bx	lr

08003edc <_fini>:
 8003edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ede:	bf00      	nop
 8003ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ee2:	bc08      	pop	{r3}
 8003ee4:	469e      	mov	lr, r3
 8003ee6:	4770      	bx	lr
