<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › spufs › spu_restore.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>spu_restore.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * spu_restore.c</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright IBM Corp. 2005</span>
<span class="cm"> *</span>
<span class="cm"> * SPU-side context restore sequence outlined in</span>
<span class="cm"> * Synergistic Processor Element Book IV</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Mark Nutter &lt;mnutter@us.ibm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> * any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>


<span class="cp">#ifndef LS_SIZE</span>
<span class="cp">#define LS_SIZE                 0x40000	</span><span class="cm">/* 256K (in bytes) */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">u32</span><span class="p">;</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">u64</span><span class="p">;</span>

<span class="cp">#include &lt;spu_intrinsics.h&gt;</span>
<span class="cp">#include &lt;asm/spu_csa.h&gt;</span>
<span class="cp">#include &quot;spu_utils.h&quot;</span>

<span class="cp">#define BR_INSTR		0x327fff80	</span><span class="cm">/* br -4         */</span><span class="cp"></span>
<span class="cp">#define NOP_INSTR		0x40200000	</span><span class="cm">/* nop           */</span><span class="cp"></span>
<span class="cp">#define HEQ_INSTR		0x7b000000	</span><span class="cm">/* heq $0, $0    */</span><span class="cp"></span>
<span class="cp">#define STOP_INSTR		0x00000000	</span><span class="cm">/* stop 0x0      */</span><span class="cp"></span>
<span class="cp">#define ILLEGAL_INSTR		0x00800000	</span><span class="cm">/* illegal instr */</span><span class="cp"></span>
<span class="cp">#define RESTORE_COMPLETE	0x00003ffc	</span><span class="cm">/* stop 0x3ffc   */</span><span class="cp"></span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">fetch_regs_from_mem</span><span class="p">(</span><span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ls</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="o">&amp;</span><span class="n">regs_spill</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">regs_spill</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>	<span class="cm">/* GET */</span>

	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_LSA</span><span class="p">,</span> <span class="n">ls</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAH</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAL</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Size</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_TagID</span><span class="p">,</span> <span class="n">tag_id</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">restore_upper_240kb</span><span class="p">(</span><span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ls</span> <span class="o">=</span> <span class="mi">16384</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">list</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="o">&amp;</span><span class="n">dma_list</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">dma_list</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mh">0x44</span><span class="p">;</span>	<span class="cm">/* GETL */</span>

	<span class="cm">/* Restore, Step 4:</span>
<span class="cm">	 *    Enqueue the GETL command (tag 0) to the MFC SPU command</span>
<span class="cm">	 *    queue to transfer the upper 240 kb of LS from CSA.</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_LSA</span><span class="p">,</span> <span class="n">ls</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAH</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAL</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Size</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_TagID</span><span class="p">,</span> <span class="n">tag_id</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">restore_decr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">decr_running</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">decr</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 6(moved):</span>
<span class="cm">	 *    If the LSCSA &quot;decrementer running&quot; flag is set</span>
<span class="cm">	 *    then write the SPU_WrDec channel with the</span>
<span class="cm">	 *    decrementer value from LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">decr_status</span><span class="p">);</span>
	<span class="n">decr_running</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">SPU_DECR_STATUS_RUNNING</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">decr_running</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">decr</span><span class="p">);</span>
		<span class="n">decr</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">spu_writech</span><span class="p">(</span><span class="n">SPU_WrDec</span><span class="p">,</span> <span class="n">decr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_ppu_mb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 11:</span>
<span class="cm">	 *    Write the MFC_WrOut_MB channel with the PPU_MB</span>
<span class="cm">	 *    data from LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">ppu_mb</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">SPU_WrOutMbox</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">write_ppuint_mb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 12:</span>
<span class="cm">	 *    Write the MFC_WrInt_MB channel with the PPUINT_MB</span>
<span class="cm">	 *    data from LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">ppuint_mb</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">SPU_WrOutIntrMbox</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">restore_fpcr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">vector</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fpcr</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 13:</span>
<span class="cm">	 *    Restore the floating-point status and control</span>
<span class="cm">	 *    register from the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">fpcr</span><span class="p">);</span>
	<span class="n">fpcr</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">v</span><span class="p">;</span>
	<span class="n">spu_mtfpscr</span><span class="p">(</span><span class="n">fpcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">restore_srr0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">srr0</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 14:</span>
<span class="cm">	 *    Restore the SPU SRR0 data from the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">srr0</span><span class="p">);</span>
	<span class="n">srr0</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">SPU_WrSRR0</span><span class="p">,</span> <span class="n">srr0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">restore_event_mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">event_mask</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 15:</span>
<span class="cm">	 *    Restore the SPU_RdEventMsk data from the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">event_mask</span><span class="p">);</span>
	<span class="n">event_mask</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">SPU_WrEventMask</span><span class="p">,</span> <span class="n">event_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">restore_tag_mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_mask</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 16:</span>
<span class="cm">	 *    Restore the SPU_RdTagMsk data from the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">tag_mask</span><span class="p">);</span>
	<span class="n">tag_mask</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_WrTagMask</span><span class="p">,</span> <span class="n">tag_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">restore_complete</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">void</span> <span class="n">exit_fini</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">exit_instrs</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span><span class="n">exit_fini</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stopped_status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stopped_code</span><span class="p">;</span>

	<span class="cm">/* Restore, Step 18:</span>
<span class="cm">	 *    Issue a stop-and-signal instruction with</span>
<span class="cm">	 *    &quot;good context restore&quot; signal value.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Restore, Step 19:</span>
<span class="cm">	 *    There may be additional instructions placed</span>
<span class="cm">	 *    here by the PPE Sequence for SPU Context</span>
<span class="cm">	 *    Restore in order to restore the correct</span>
<span class="cm">	 *    &quot;stopped state&quot;.</span>
<span class="cm">	 *</span>
<span class="cm">	 *    This step is handled here by analyzing the</span>
<span class="cm">	 *    LSCSA.stopped_status and then modifying the</span>
<span class="cm">	 *    exit() function to behave appropriately.</span>
<span class="cm">	 */</span>

	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">stopped_status</span><span class="p">);</span>
	<span class="n">stopped_status</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">stopped_code</span> <span class="o">=</span> <span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">stopped_status</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_P_I</span>:
		<span class="cm">/* SPU_Status[P,I]=1.  Add illegal instruction</span>
<span class="cm">		 * followed by stop-and-signal instruction after</span>
<span class="cm">		 * end of restore code.</span>
<span class="cm">		 */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ILLEGAL_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">STOP_INSTR</span> <span class="o">|</span> <span class="n">stopped_code</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_P_H</span>:
		<span class="cm">/* SPU_Status[P,H]=1.  Add &#39;heq $0, $0&#39; followed</span>
<span class="cm">		 * by stop-and-signal instruction after end of</span>
<span class="cm">		 * restore code.</span>
<span class="cm">		 */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">HEQ_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">STOP_INSTR</span> <span class="o">|</span> <span class="n">stopped_code</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_S_P</span>:
		<span class="cm">/* SPU_Status[S,P]=1.  Add nop instruction</span>
<span class="cm">		 * followed by &#39;br -4&#39; after end of restore</span>
<span class="cm">		 * code.</span>
<span class="cm">		 */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">STOP_INSTR</span> <span class="o">|</span> <span class="n">stopped_code</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">BR_INSTR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_S_I</span>:
		<span class="cm">/* SPU_Status[S,I]=1.  Add  illegal instruction</span>
<span class="cm">		 * followed by &#39;br -4&#39; after end of restore code.</span>
<span class="cm">		 */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ILLEGAL_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">BR_INSTR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_I</span>:
		<span class="cm">/* SPU_Status[I]=1. Add illegal instruction followed</span>
<span class="cm">		 * by infinite loop after end of restore sequence.</span>
<span class="cm">		 */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ILLEGAL_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">BR_INSTR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_S</span>:
		<span class="cm">/* SPU_Status[S]=1. Add two &#39;nop&#39; instructions. */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">BR_INSTR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_H</span>:
		<span class="cm">/* SPU_Status[H]=1. Add &#39;heq $0, $0&#39; instruction</span>
<span class="cm">		 * after end of restore code.</span>
<span class="cm">		 */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">HEQ_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">BR_INSTR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_P</span>:
		<span class="cm">/* SPU_Status[P]=1. Add stop-and-signal instruction</span>
<span class="cm">		 * after end of restore code.</span>
<span class="cm">		 */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">STOP_INSTR</span> <span class="o">|</span> <span class="n">stopped_code</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPU_STOPPED_STATUS_R</span>:
		<span class="cm">/* SPU_Status[I,S,H,P,R]=0. Add infinite loop. */</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">RESTORE_COMPLETE</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">NOP_INSTR</span><span class="p">;</span>
		<span class="n">exit_instrs</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">BR_INSTR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="cm">/* SPU_Status[R]=1. No additional instructions. */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spu_sync</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * main - entry point for SPU-side context restore.</span>
<span class="cm"> *</span>
<span class="cm"> * This code deviates from the documented sequence in the</span>
<span class="cm"> * following aspects:</span>
<span class="cm"> *</span>
<span class="cm"> *	1. The EA for LSCSA is passed from PPE in the</span>
<span class="cm"> *	   signal notification channels.</span>
<span class="cm"> *	2. The register spill area is pulled by SPU</span>
<span class="cm"> *	   into LS, rather than pushed by PPE.</span>
<span class="cm"> *	3. All 128 registers are restored by exit().</span>
<span class="cm"> *	4. The exit() function is modified at run</span>
<span class="cm"> *	   time in order to properly restore the</span>
<span class="cm"> *	   SPU_Status register.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">main</span><span class="p">()</span>
<span class="p">{</span>
	<span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">;</span>

	<span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">SPU_RdSigNotify1</span><span class="p">);</span>
	<span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">SPU_RdSigNotify2</span><span class="p">);</span>
	<span class="n">fetch_regs_from_mem</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>

	<span class="n">set_event_mask</span><span class="p">();</span>		<span class="cm">/* Step 1.  */</span>
	<span class="n">set_tag_mask</span><span class="p">();</span>			<span class="cm">/* Step 2.  */</span>
	<span class="n">build_dma_list</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 3.  */</span>
	<span class="n">restore_upper_240kb</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 4.  */</span>
					<span class="cm">/* Step 5: done by &#39;exit&#39;. */</span>
	<span class="n">enqueue_putllc</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 7. */</span>
	<span class="n">set_tag_update</span><span class="p">();</span>		<span class="cm">/* Step 8. */</span>
	<span class="n">read_tag_status</span><span class="p">();</span>		<span class="cm">/* Step 9. */</span>
	<span class="n">restore_decr</span><span class="p">();</span>			<span class="cm">/* moved Step 6. */</span>
	<span class="n">read_llar_status</span><span class="p">();</span>		<span class="cm">/* Step 10. */</span>
	<span class="n">write_ppu_mb</span><span class="p">();</span>			<span class="cm">/* Step 11. */</span>
	<span class="n">write_ppuint_mb</span><span class="p">();</span>		<span class="cm">/* Step 12. */</span>
	<span class="n">restore_fpcr</span><span class="p">();</span>			<span class="cm">/* Step 13. */</span>
	<span class="n">restore_srr0</span><span class="p">();</span>			<span class="cm">/* Step 14. */</span>
	<span class="n">restore_event_mask</span><span class="p">();</span>		<span class="cm">/* Step 15. */</span>
	<span class="n">restore_tag_mask</span><span class="p">();</span>		<span class="cm">/* Step 16. */</span>
					<span class="cm">/* Step 17. done by &#39;exit&#39;. */</span>
	<span class="n">restore_complete</span><span class="p">();</span>		<span class="cm">/* Step 18. */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
