$comment
	File created using the following command:
		vcd file TopALU.msim.vcd -direction
$end
$date
	Tue Dec 03 11:37:43 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TopALU_vlg_vec_tst $end
$var reg 2 ! A [1:0] $end
$var reg 2 " B [1:0] $end
$var reg 3 # select [2:0] $end
$var wire 1 $ ALU_Out [3] $end
$var wire 1 % ALU_Out [2] $end
$var wire 1 & ALU_Out [1] $end
$var wire 1 ' ALU_Out [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ALU_Out[0]~output_o $end
$var wire 1 / ALU_Out[1]~output_o $end
$var wire 1 0 ALU_Out[2]~output_o $end
$var wire 1 1 ALU_Out[3]~output_o $end
$var wire 1 2 select[1]~input_o $end
$var wire 1 3 select[2]~input_o $end
$var wire 1 4 A[0]~input_o $end
$var wire 1 5 B[0]~input_o $end
$var wire 1 6 select[0]~input_o $end
$var wire 1 7 mux|Mux1~0_combout $end
$var wire 1 8 B[1]~input_o $end
$var wire 1 9 A[1]~input_o $end
$var wire 1 : mux|Mux0~0_combout $end
$var wire 1 ; mux|Mux0~1_combout $end
$var wire 1 < mux|Mux0~2_combout $end
$var wire 1 = mux|out[3]~0_combout $end
$var wire 1 > mux|out[2]~1_combout $end
$var wire 1 ? mux|out[3]~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
0'
0&
0%
0$
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
$end
#25000
b1 #
16
#50000
b10 "
b11 #
b10 #
06
12
18
1;
1:
1<
1/
1&
#75000
b11 #
16
0;
#100000
b11 "
b111 #
b1 "
b101 #
b100 #
06
02
13
15
08
1;
0:
17
0<
0/
1.
1'
0&
1<
1/
1&
#125000
b101 #
16
0;
07
0.
0'
0<
0/
0&
#150000
b11 "
b111 #
b110 #
06
12
18
1:
#175000
b111 #
16
#200000
b10 !
b10 "
b11 #
b0 "
b1 #
b0 #
06
02
03
05
08
19
1;
0:
1<
1/
1&
0<
0/
0&
#225000
b1 #
16
0;
1:
1<
1/
1&
#250000
b10 "
b11 #
b10 #
06
12
18
0:
0<
0/
0&
#275000
b11 #
16
#300000
b11 "
b111 #
b1 "
b101 #
b100 #
06
02
13
15
08
17
1.
1'
#325000
b101 #
16
1;
1:
07
0.
0'
1<
1/
1&
#350000
b11 "
b111 #
b110 #
06
12
18
0:
0<
0/
0&
#375000
b111 #
16
#400000
b11 !
b1 !
b10 "
b11 #
b0 "
b1 #
b0 #
06
02
03
05
08
14
09
0;
#425000
b1 #
16
17
1.
1'
#450000
b10 "
b11 #
b10 #
06
12
18
1;
1:
1<
1/
1&
#475000
b11 #
16
#500000
b11 "
b111 #
b1 "
b101 #
b100 #
06
02
13
15
08
0;
0:
07
0.
0'
0<
0/
0&
#525000
b101 #
16
17
1.
1'
#550000
b11 "
b111 #
b110 #
06
12
18
1;
1:
07
0.
0'
#575000
b111 #
16
0:
#600000
b11 !
b10 "
b11 #
b0 "
b1 #
b0 #
06
02
03
05
08
19
#625000
b1 #
16
0;
1:
17
1.
1'
1<
1/
1&
#650000
b10 "
b11 #
b10 #
06
12
18
0:
0<
0/
0&
#675000
b11 #
16
1;
#700000
b11 "
b111 #
b1 "
b101 #
b100 #
06
02
13
15
08
07
1<
1/
0.
0'
1&
#725000
b101 #
16
1:
17
1.
1'
#750000
b11 "
b111 #
b110 #
06
12
18
0;
0:
0<
07
0.
0/
0&
0'
#775000
b111 #
16
1:
#800000
b10 !
b0 !
b10 "
b11 #
b0 "
b1 #
b0 #
06
02
03
05
08
04
09
0:
1<
1/
1&
0<
0/
0&
#825000
b1 #
16
#850000
b10 "
b11 #
b10 #
06
12
18
1;
1:
1<
1/
1&
#875000
b11 #
16
0;
#900000
b11 "
b111 #
b1 "
b101 #
b100 #
06
02
13
15
08
1;
0:
17
0<
0/
1.
1'
0&
1<
1/
1&
#925000
b101 #
16
0;
07
0.
0'
0<
0/
0&
#950000
b11 "
b111 #
b110 #
06
12
18
1:
#975000
b111 #
16
#1000000
