{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 17:36:04 2020 " "Info: Processing started: Thu Oct 01 17:36:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8X300_gen2 -c 8X300 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0 register shift_merge:shift_merge0\|merge_reg\[5\] 135.48 MHz 7.381 ns Internal " "Info: Clock \"clk\" has Internal fmax of 135.48 MHz between source memory \"IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"shift_merge:shift_merge0\|merge_reg\[5\]\" (period= 7.381 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.020 ns + Longest memory register " "Info: + Longest memory to register delay is 7.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X11_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y7; Fanout = 8; MEM Node = 'IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|q_b\[6\] 2 MEM M4K_X11_Y7 6 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = M4K_X11_Y7; Fanout = 6; MEM Node = 'IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|q_b\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] } "NODE_NAME" } } { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.206 ns) 4.683 ns shift_merge:shift_merge0\|merge_reg~81 3 COMB LCCOMB_X12_Y7_N16 1 " "Info: 3: + IC(0.719 ns) + CELL(0.206 ns) = 4.683 ns; Loc. = LCCOMB_X12_Y7_N16; Fanout = 1; COMB Node = 'shift_merge:shift_merge0\|merge_reg~81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] shift_merge:shift_merge0|merge_reg~81 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 605 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 5.431 ns shift_merge:shift_merge0\|Mux2~42 4 COMB LCCOMB_X12_Y7_N8 1 " "Info: 4: + IC(0.378 ns) + CELL(0.370 ns) = 5.431 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 1; COMB Node = 'shift_merge:shift_merge0\|Mux2~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { shift_merge:shift_merge0|merge_reg~81 shift_merge:shift_merge0|Mux2~42 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.366 ns) 6.171 ns shift_merge:shift_merge0\|Mux2~43 5 COMB LCCOMB_X12_Y7_N4 1 " "Info: 5: + IC(0.374 ns) + CELL(0.366 ns) = 6.171 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 1; COMB Node = 'shift_merge:shift_merge0\|Mux2~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { shift_merge:shift_merge0|Mux2~42 shift_merge:shift_merge0|Mux2~43 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.366 ns) 6.912 ns shift_merge:shift_merge0\|Mux2~47 6 COMB LCCOMB_X12_Y7_N12 1 " "Info: 6: + IC(0.375 ns) + CELL(0.366 ns) = 6.912 ns; Loc. = LCCOMB_X12_Y7_N12; Fanout = 1; COMB Node = 'shift_merge:shift_merge0\|Mux2~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { shift_merge:shift_merge0|Mux2~43 shift_merge:shift_merge0|Mux2~47 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 629 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.020 ns shift_merge:shift_merge0\|merge_reg\[5\] 7 REG LCFF_X12_Y7_N13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.020 ns; Loc. = LCFF_X12_Y7_N13; Fanout = 2; REG Node = 'shift_merge:shift_merge0\|merge_reg\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { shift_merge:shift_merge0|Mux2~47 shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 607 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.174 ns ( 73.70 % ) " "Info: Total cell delay = 5.174 ns ( 73.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns ( 26.30 % ) " "Info: Total interconnect delay = 1.846 ns ( 26.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] shift_merge:shift_merge0|merge_reg~81 shift_merge:shift_merge0|Mux2~42 shift_merge:shift_merge0|Mux2~43 shift_merge:shift_merge0|Mux2~47 shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] {} shift_merge:shift_merge0|merge_reg~81 {} shift_merge:shift_merge0|Mux2~42 {} shift_merge:shift_merge0|Mux2~43 {} shift_merge:shift_merge0|Mux2~47 {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.719ns 0.378ns 0.374ns 0.375ns 0.000ns } { 0.000ns 3.758ns 0.206ns 0.370ns 0.366ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.141 ns - Smallest " "Info: - Smallest clock skew is -0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.724 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.724 ns shift_merge:shift_merge0\|merge_reg\[5\] 3 REG LCFF_X12_Y7_N13 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.724 ns; Loc. = LCFF_X12_Y7_N13; Fanout = 2; REG Node = 'shift_merge:shift_merge0\|merge_reg\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 607 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.83 % ) " "Info: Total cell delay = 1.766 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 35.17 % ) " "Info: Total interconnect delay = 0.958 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.865 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.878 ns) 2.865 ns IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X11_Y7 8 " "Info: 3: + IC(0.744 ns) + CELL(0.878 ns) = 2.865 ns; Loc. = M4K_X11_Y7; Fanout = 8; MEM Node = 'IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 69.04 % ) " "Info: Total cell delay = 1.978 ns ( 69.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.887 ns ( 30.96 % ) " "Info: Total interconnect delay = 0.887 ns ( 30.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk {} clk~combout {} clk~clkctrl {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.744ns } { 0.000ns 1.100ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk {} clk~combout {} clk~clkctrl {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.744ns } { 0.000ns 1.100ns 0.000ns 0.878ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 607 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] shift_merge:shift_merge0|merge_reg~81 shift_merge:shift_merge0|Mux2~42 shift_merge:shift_merge0|Mux2~43 shift_merge:shift_merge0|Mux2~47 shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|q_b[6] {} shift_merge:shift_merge0|merge_reg~81 {} shift_merge:shift_merge0|Mux2~42 {} shift_merge:shift_merge0|Mux2~43 {} shift_merge:shift_merge0|Mux2~47 {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.719ns 0.378ns 0.374ns 0.375ns 0.000ns } { 0.000ns 3.758ns 0.206ns 0.370ns 0.366ns 0.366ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { clk clk~clkctrl shift_merge:shift_merge0|merge_reg[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { clk {} clk~combout {} clk~clkctrl {} shift_merge:shift_merge0|merge_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk clk~clkctrl IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk {} clk~combout {} clk~clkctrl {} IO_latch:IO_latch0|altsyncram:LBA_reg[7]__1|altsyncram_vii1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.744ns } { 0.000ns 1.100ns 0.000ns 0.878ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "decode_unit:decode_unit0\|I_reg\[14\] I\[14\] clk 7.164 ns register " "Info: tsu for register \"decode_unit:decode_unit0\|I_reg\[14\]\" (data pin = \"I\[14\]\", clock pin = \"clk\") is 7.164 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.953 ns + Longest pin register " "Info: + Longest pin to register delay is 9.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns I\[14\] 1 PIN PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'I\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[14] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.241 ns) + CELL(0.651 ns) 7.826 ns decode_unit:decode_unit0\|I_reg~1948 2 COMB LCCOMB_X18_Y11_N10 1 " "Info: 2: + IC(6.241 ns) + CELL(0.651 ns) = 7.826 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg~1948'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { I[14] decode_unit:decode_unit0|I_reg~1948 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 688 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 8.393 ns decode_unit:decode_unit0\|I_reg~1964 3 COMB LCCOMB_X18_Y11_N22 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 8.393 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 1; COMB Node = 'decode_unit:decode_unit0\|I_reg~1964'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { decode_unit:decode_unit0|I_reg~1948 decode_unit:decode_unit0|I_reg~1964 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 688 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.460 ns) 9.953 ns decode_unit:decode_unit0\|I_reg\[14\] 4 REG LCFF_X18_Y9_N5 18 " "Info: 4: + IC(1.100 ns) + CELL(0.460 ns) = 9.953 ns; Loc. = LCFF_X18_Y9_N5; Fanout = 18; REG Node = 'decode_unit:decode_unit0\|I_reg\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { decode_unit:decode_unit0|I_reg~1964 decode_unit:decode_unit0|I_reg[14] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 717 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.251 ns ( 22.62 % ) " "Info: Total cell delay = 2.251 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.702 ns ( 77.38 % ) " "Info: Total interconnect delay = 7.702 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.953 ns" { I[14] decode_unit:decode_unit0|I_reg~1948 decode_unit:decode_unit0|I_reg~1964 decode_unit:decode_unit0|I_reg[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.953 ns" { I[14] {} I[14]~combout {} decode_unit:decode_unit0|I_reg~1948 {} decode_unit:decode_unit0|I_reg~1964 {} decode_unit:decode_unit0|I_reg[14] {} } { 0.000ns 0.000ns 6.241ns 0.361ns 1.100ns } { 0.000ns 0.934ns 0.651ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 717 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns decode_unit:decode_unit0\|I_reg\[14\] 3 REG LCFF_X18_Y9_N5 18 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N5; Fanout = 18; REG Node = 'decode_unit:decode_unit0\|I_reg\[14\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl decode_unit:decode_unit0|I_reg[14] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 717 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[14] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.953 ns" { I[14] decode_unit:decode_unit0|I_reg~1948 decode_unit:decode_unit0|I_reg~1964 decode_unit:decode_unit0|I_reg[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.953 ns" { I[14] {} I[14]~combout {} decode_unit:decode_unit0|I_reg~1948 {} decode_unit:decode_unit0|I_reg~1964 {} decode_unit:decode_unit0|I_reg[14] {} } { 0.000ns 0.000ns 6.241ns 0.361ns 1.100ns } { 0.000ns 0.934ns 0.651ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl decode_unit:decode_unit0|I_reg[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} decode_unit:decode_unit0|I_reg[14] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A\[1\] PC:PC0\|A_reg\[1\] 8.846 ns register " "Info: tco from clock \"clk\" to destination pin \"A\[1\]\" through register \"PC:PC0\|A_reg\[1\]\" is 8.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.741 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.741 ns PC:PC0\|A_reg\[1\] 3 REG LCFF_X14_Y9_N7 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X14_Y9_N7; Fanout = 2; REG Node = 'PC:PC0\|A_reg\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl PC:PC0|A_reg[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.43 % ) " "Info: Total cell delay = 1.766 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl PC:PC0|A_reg[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1206 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.801 ns + Longest register pin " "Info: + Longest register to pin delay is 5.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:PC0\|A_reg\[1\] 1 REG LCFF_X14_Y9_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N7; Fanout = 2; REG Node = 'PC:PC0\|A_reg\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:PC0|A_reg[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(3.236 ns) 5.801 ns A\[1\] 2 PIN PIN_48 0 " "Info: 2: + IC(2.565 ns) + CELL(3.236 ns) = 5.801 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'A\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { PC:PC0|A_reg[1] A[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 55.78 % ) " "Info: Total cell delay = 3.236 ns ( 55.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.565 ns ( 44.22 % ) " "Info: Total interconnect delay = 2.565 ns ( 44.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { PC:PC0|A_reg[1] A[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { PC:PC0|A_reg[1] {} A[1] {} } { 0.000ns 2.565ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl PC:PC0|A_reg[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} PC:PC0|A_reg[1] {} } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { PC:PC0|A_reg[1] A[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { PC:PC0|A_reg[1] {} A[1] {} } { 0.000ns 2.565ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IV_in\[2\] n_IV_in\[2\] clk 1.062 ns register " "Info: th for register \"IV_in\[2\]\" (data pin = \"n_IV_in\[2\]\", clock pin = \"clk\") is 1.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.738 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 512 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns IV_in\[2\] 3 REG LCFF_X27_Y7_N25 2 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 2; REG Node = 'IV_in\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl IV_in[2] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clk clk~clkctrl IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clk {} clk~combout {} clk~clkctrl {} IV_in[2] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.982 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns n_IV_in\[2\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'n_IV_in\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_IV_in[2] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.202 ns) 1.874 ns IV_in\[2\]~26 2 COMB LCCOMB_X27_Y7_N24 1 " "Info: 2: + IC(0.562 ns) + CELL(0.202 ns) = 1.874 ns; Loc. = LCCOMB_X27_Y7_N24; Fanout = 1; COMB Node = 'IV_in\[2\]~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { n_IV_in[2] IV_in[2]~26 } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.982 ns IV_in\[2\] 3 REG LCFF_X27_Y7_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.982 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 2; REG Node = 'IV_in\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { IV_in[2]~26 IV_in[2] } "NODE_NAME" } } { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 71.64 % ) " "Info: Total cell delay = 1.420 ns ( 71.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.562 ns ( 28.36 % ) " "Info: Total interconnect delay = 0.562 ns ( 28.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { n_IV_in[2] IV_in[2]~26 IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.982 ns" { n_IV_in[2] {} n_IV_in[2]~combout {} IV_in[2]~26 {} IV_in[2] {} } { 0.000ns 0.000ns 0.562ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clk clk~clkctrl IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clk {} clk~combout {} clk~clkctrl {} IV_in[2] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { n_IV_in[2] IV_in[2]~26 IV_in[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.982 ns" { n_IV_in[2] {} n_IV_in[2]~combout {} IV_in[2]~26 {} IV_in[2] {} } { 0.000ns 0.000ns 0.562ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 17:36:06 2020 " "Info: Processing ended: Thu Oct 01 17:36:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
