##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for I2S_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
		5.3::Critical Path Report for (Clock:R vs. Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock         | Frequency: 61.45 MHz  | Target: 0.73 MHz   | 
Clock: Clock_1       | Frequency: 60.19 MHz  | Target: 0.50 MHz   | 
Clock: CyBUS_CLK     | N/A                   | Target: 33.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 33.00 MHz  | 
Clock: I2S_Clock     | Frequency: 83.87 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          1.36364e+006     1347363     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_1        2e+006           1983385     N/A              N/A         N/A              N/A         N/A              N/A         
I2S_Clock     I2S_Clock      333333           321411      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
MISO(0)_PAD       20096         Clock:R           
MISO_Funk(0)_PAD  17737         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
I2S_BLCLK(0)_PAD      23799         I2S_Clock:R       
I2S_LRCLK(0)_PAD      23217         I2S_Clock:R       
I2S_SDATA_OUT(0)_PAD  23055         I2S_Clock:R       
MOSI(0)_PAD           26563         Clock:R           
MOSI_Funk(0)_PAD      24933         Clock_1:R         
SCLK(0)_PAD           24195         Clock:R           
SCLK_Funk(0)_PAD      24710         Clock_1:R         
SS(0)_PAD             24573         Clock:R           
SS_Funk(0)_PAD        25517         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 61.45 MHz | Target: 0.73 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1347363p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -2850
----------------------------------------   ------- 
End-of-path required time (ps)             1360786

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13424
-------------------------------------   ----- 
End-of-path arrival time (ps)           13424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell1      4737   6677  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350  10027  1347363  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3396  13424  1347363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 60.19 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1983385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16115
-------------------------------------   ----- 
End-of-path arrival time (ps)           16115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3   count7cell     1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_1  macrocell6     4504   6444  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6     3350   9794  1983385  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_3    statusicell4   6320  16115  1983385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 83.87 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 321411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  321411  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_3              macrocell5      2238   5818  321411  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q                   macrocell5      3350   9168  321411  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0             statusicell3    2254  11423  321411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1983385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16115
-------------------------------------   ----- 
End-of-path arrival time (ps)           16115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3   count7cell     1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_1  macrocell6     4504   6444  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6     3350   9794  1983385  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_3    statusicell4   6320  16115  1983385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell4        0      0  RISE       1


5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 321411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  321411  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_3              macrocell5      2238   5818  321411  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q                   macrocell5      3350   9168  321411  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0             statusicell3    2254  11423  321411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1


5.3::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1347363p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -2850
----------------------------------------   ------- 
End-of-path required time (ps)             1360786

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13424
-------------------------------------   ----- 
End-of-path arrival time (ps)           13424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell1      4737   6677  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350  10027  1347363  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3396  13424  1347363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 321411p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  321411  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_3              macrocell5      2238   5818  321411  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q                   macrocell5      3350   9168  321411  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0             statusicell3    2254  11423  321411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 322881p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     327143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q                macrocell24     1250   1250  322881  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell2   3012   4262  322881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 322890p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     327143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q                macrocell22     1250   1250  322890  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell2   3003   4253  322890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 322890p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     327143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q                macrocell23     1250   1250  322890  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell2   3003   4253  322890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:BitCounter\/enable
Capture Clock  : \I2S_1:bI2S:BitCounter\/clock
Path slack     : 323312p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     329273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2   controlcell1   1210   1210  323312  RISE       1
\I2S_1:bI2S:BitCounter\/enable  count7cell     4751   5961  323312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : \I2S_1:bI2S:txenable\/main_8
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 323938p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0  count7cell    1940   1940  323938  RISE       1
\I2S_1:bI2S:txenable\/main_8     macrocell21   3945   5885  323938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 324005p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  321411  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_5         macrocell20     2238   5818  324005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:reset\/main_0
Capture Clock  : \I2S_1:bI2S:reset\/clock_0
Path slack     : 324440p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell1   1210   1210  323312  RISE       1
\I2S_1:bI2S:reset\/main_0      macrocell18    4173   5383  324440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell18         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : Net_521_0/main_0
Capture Clock  : Net_521_0/clock_0
Path slack     : 324508p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0  count7cell    1940   1940  323938  RISE       1
Net_521_0/main_0                 macrocell25   3375   5315  324508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_521_0/main_1
Capture Clock  : Net_521_0/clock_0
Path slack     : 324863p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell2   2720   2720  324863  RISE       1
Net_521_0/main_1                       macrocell25     2240   4960  324863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_521_0/q
Path End       : Net_521_0/main_2
Capture Clock  : Net_521_0/clock_0
Path slack     : 324878p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_521_0/q       macrocell25   1250   1250  324878  RISE       1
Net_521_0/main_2  macrocell25   3695   4945  324878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:txenable\/main_0
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325131p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell1   1210   1210  323312  RISE       1
\I2S_1:bI2S:txenable\/main_0   macrocell21    3482   4692  325131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:txenable\/main_7
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325156p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  325156  RISE       1
\I2S_1:bI2S:txenable\/main_7     macrocell21   2728   4668  325156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:txenable\/main_6
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325166p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  325166  RISE       1
\I2S_1:bI2S:txenable\/main_6     macrocell21   2717   4657  325166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325170p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  325166  RISE       1
\I2S_1:bI2S:tx_state_1\/main_2   macrocell23   2714   4654  325170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325170p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  325166  RISE       1
\I2S_1:bI2S:tx_state_0\/main_2   macrocell24   2714   4654  325170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:txenable\/main_3
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  325179  RISE       1
\I2S_1:bI2S:txenable\/main_3     macrocell21   2705   4645  325179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : Net_520/main_1
Capture Clock  : Net_520/clock_0
Path slack     : 325179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  325179  RISE       1
Net_520/main_1                   macrocell19   2704   4644  325179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  325179  RISE       1
\I2S_1:bI2S:tx_state_1\/main_0   macrocell23   2704   4644  325179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  325179  RISE       1
\I2S_1:bI2S:tx_state_0\/main_0   macrocell24   2704   4644  325179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  325156  RISE       1
\I2S_1:bI2S:tx_state_1\/main_3   macrocell23   2692   4632  325191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  325156  RISE       1
\I2S_1:bI2S:tx_state_0\/main_3   macrocell24   2692   4632  325191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:txenable\/main_5
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  325303  RISE       1
\I2S_1:bI2S:txenable\/main_5     macrocell21   2580   4520  325303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  325303  RISE       1
\I2S_1:bI2S:tx_state_1\/main_1   macrocell23   2569   4509  325315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  325303  RISE       1
\I2S_1:bI2S:tx_state_0\/main_1   macrocell24   2569   4509  325315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 325566p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q                macrocell24   1250   1250  322881  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_4  macrocell20   3008   4258  325566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 325575p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q                macrocell23   1250   1250  322890  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_3  macrocell20   2998   4248  325575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325576p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q       macrocell22   1250   1250  322890  RISE       1
\I2S_1:bI2S:tx_state_1\/main_5  macrocell23   2997   4247  325576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325576p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q       macrocell22   1250   1250  322890  RISE       1
\I2S_1:bI2S:tx_state_0\/main_5  macrocell24   2997   4247  325576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:txenable\/main_4
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  325609  RISE       1
\I2S_1:bI2S:txenable\/main_4     macrocell21   2275   4215  325609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:txenable\/main_2
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325623p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  325623  RISE       1
\I2S_1:bI2S:txenable\/main_2     macrocell21   2261   4201  325623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:reset\/q
Path End       : Net_520/main_0
Capture Clock  : Net_520/clock_0
Path slack     : 325685p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell18         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:reset\/q  macrocell18   1250   1250  325685  RISE       1
Net_520/main_0        macrocell19   2888   4138  325685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 325706p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q                macrocell22   1250   1250  322890  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_2  macrocell20   2867   4117  325706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q       macrocell23   1250   1250  322890  RISE       1
\I2S_1:bI2S:tx_state_1\/main_6  macrocell23   2853   4103  325720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q       macrocell23   1250   1250  322890  RISE       1
\I2S_1:bI2S:tx_state_0\/main_6  macrocell24   2853   4103  325720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325724p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q       macrocell24   1250   1250  322881  RISE       1
\I2S_1:bI2S:tx_state_1\/main_7  macrocell23   2849   4099  325724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325724p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q       macrocell24   1250   1250  322881  RISE       1
\I2S_1:bI2S:tx_state_0\/main_7  macrocell24   2849   4099  325724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_1:bI2S:txenable\/main_9
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325865p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_underflow_sticky\/q  macrocell20   1250   1250  325865  RISE       1
\I2S_1:bI2S:txenable\/main_9        macrocell21   2708   3958  325865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 325873p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_underflow_sticky\/q       macrocell20   1250   1250  325865  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_1  macrocell20   2700   3950  325873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_0
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 326027p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_0            controlcell1   1210   1210  326027  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_0  macrocell20    2586   3796  326027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_0
Path End       : \I2S_1:bI2S:txenable\/main_1
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 326028p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_0  controlcell1   1210   1210  326027  RISE       1
\I2S_1:bI2S:txenable\/main_1   macrocell21    2585   3795  326028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:txenable\/main_10
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 326341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q        macrocell21   1250   1250  326341  RISE       1
\I2S_1:bI2S:txenable\/main_10  macrocell21   2232   3482  326341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 326348p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell21   1250   1250  326341  RISE       1
\I2S_1:bI2S:tx_state_2\/main_0  macrocell22   2225   3475  326348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 326348p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell21   1250   1250  326341  RISE       1
\I2S_1:bI2S:tx_state_1\/main_4  macrocell23   2225   3475  326348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 326348p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell21   1250   1250  326341  RISE       1
\I2S_1:bI2S:tx_state_0\/main_4  macrocell24   2225   3475  326348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1347363p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -2850
----------------------------------------   ------- 
End-of-path required time (ps)             1360786

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13424
-------------------------------------   ----- 
End-of-path arrival time (ps)           13424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell1      4737   6677  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350  10027  1347363  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3396  13424  1347363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1348417p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14719
-------------------------------------   ----- 
End-of-path arrival time (ps)           14719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  1348417  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell4      3592   7172  1348417  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell4      3350  10522  1348417  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell2    4198  14719  1348417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1348884p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell11     1250   1250  1348884  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   5022   6272  1348884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1349481p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell12     1250   1250  1349481  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4425   5675  1349481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1349717p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell13     1250   1250  1349717  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4189   5439  1349717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1350476p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12661
-------------------------------------   ----- 
End-of-path arrival time (ps)           12661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0   count7cell     1940   1940  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/main_4  macrocell1     4737   6677  1347363  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1     3350  10027  1347363  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell1   2633  12661  1350476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1351497p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1347363  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell11   6689   8629  1351497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1351497p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1347363  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell12   6689   8629  1351497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_337/main_4
Capture Clock  : Net_337/clock_0
Path slack     : 1351846p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  1351846  RISE       1
Net_337/main_4                  macrocell10     2920   8280  1351846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1352069p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1347363  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell13   6117   8057  1352069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1352069p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1347363  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell15   6117   8057  1352069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1352166p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell11    1250   1250  1348884  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell2     4047   5297  1352166  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350   8647  1352166  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   2323  10971  1352166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_337/main_1
Capture Clock  : Net_337/clock_0
Path slack     : 1352355p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell11   1250   1250  1348884  RISE       1
Net_337/main_1          macrocell10   6521   7771  1352355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_339/main_0
Capture Clock  : Net_339/clock_0
Path slack     : 1352355p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell11   1250   1250  1348884  RISE       1
Net_339/main_0          macrocell14   6521   7771  1352355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1352558p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1352558  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell11     3988   7568  1352558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1352558p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1352558  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell12     3988   7568  1352558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1353008p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1352558  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell13     3538   7118  1353008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1353343p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347959  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell13   4843   6783  1353343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1353343p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347959  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell15   4843   6783  1353343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1353356p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347959  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell11   4830   6770  1353356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1353356p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347959  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell12   4830   6770  1353356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_337/main_2
Capture Clock  : Net_337/clock_0
Path slack     : 1353358p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell12   1250   1250  1349481  RISE       1
Net_337/main_2          macrocell10   5518   6768  1353358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_339/main_1
Capture Clock  : Net_339/clock_0
Path slack     : 1353358p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell12   1250   1250  1349481  RISE       1
Net_339/main_1          macrocell14   5518   6768  1353358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1353359p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347961  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell13   4827   6767  1353359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1353359p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347961  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell15   4827   6767  1353359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1353369p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347961  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell11   4817   6757  1353369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1353369p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347961  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell12   4817   6757  1353369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1353449p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1347363  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell16   4737   6677  1353449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_337/main_3
Capture Clock  : Net_337/clock_0
Path slack     : 1353763p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6363
-------------------------------------   ---- 
End-of-path arrival time (ps)           6363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell13   1250   1250  1349717  RISE       1
Net_337/main_3          macrocell10   5113   6363  1353763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_339/main_2
Capture Clock  : Net_339/clock_0
Path slack     : 1353763p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6363
-------------------------------------   ---- 
End-of-path arrival time (ps)           6363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell13   1250   1250  1349717  RISE       1
Net_339/main_2          macrocell14   5113   6363  1353763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354045p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1347959  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell16   4141   6081  1354045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354048p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347961  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell16   4139   6079  1354048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1354121p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell11   1250   1250  1348884  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell13   4755   6005  1354121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1354121p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell11   1250   1250  1348884  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell15   4755   6005  1354121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354133p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell11   1250   1250  1348884  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell16   4743   5993  1354133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_338/main_0
Capture Clock  : Net_338/clock_0
Path slack     : 1354133p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell11   1250   1250  1348884  RISE       1
Net_338/main_0          macrocell17   4743   5993  1354133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1354358p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell12   1250   1250  1349481  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell13   4519   5769  1354358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1354358p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell12   1250   1250  1349481  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell15   4519   5769  1354358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1354829p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell11   1250   1250  1348884  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell11   4047   5297  1354829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354829p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell11   1250   1250  1348884  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell12   4047   5297  1354829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1354913p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell12   1250   1250  1349481  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell11   3964   5214  1354913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354913p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell12   1250   1250  1349481  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell12   3964   5214  1354913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1354941p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell11   3246   5186  1354941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354941p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell12   3246   5186  1354941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1354943p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell11   3243   5183  1354943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354943p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell12   3243   5183  1354943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354943p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell16   3243   5183  1354943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354943p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell16   3243   5183  1354943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1354971p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell13   3215   5155  1354971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1354971p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell15   3215   5155  1354971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1354975p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell13   3211   5151  1354975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1354975p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348857  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell15   3211   5151  1354975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_337/q
Path End       : Net_337/main_0
Capture Clock  : Net_337/clock_0
Path slack     : 1355092p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_337/q       macrocell10   1250   1250  1355092  RISE       1
Net_337/main_0  macrocell10   3784   5034  1355092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 1355132p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -4060
----------------------------------------   ------- 
End-of-path required time (ps)             1359576

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell16   1250   1250  1355132  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3194   4444  1355132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1355337p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell12   1250   1250  1349481  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell16   3539   4789  1355337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_338/main_1
Capture Clock  : Net_338/clock_0
Path slack     : 1355337p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell12   1250   1250  1349481  RISE       1
Net_338/main_1          macrocell17   3539   4789  1355337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1355594p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell13   1250   1250  1349717  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell11   3283   4533  1355594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355594p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell13   1250   1250  1349717  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell12   3283   4533  1355594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1355597p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell13   1250   1250  1349717  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell13   3280   4530  1355597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1355597p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell13   1250   1250  1349717  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell15   3280   4530  1355597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1355625p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell13   1250   1250  1349717  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell16   3252   4502  1355625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_338/main_2
Capture Clock  : Net_338/clock_0
Path slack     : 1355625p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell13   1250   1250  1349717  RISE       1
Net_338/main_2          macrocell17   3252   4502  1355625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1356576p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell16   1250   1250  1355132  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell16   2300   3550  1356576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1356577p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell15   1250   1250  1356577  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell15   2299   3549  1356577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_339/q
Path End       : Net_339/main_3
Capture Clock  : Net_339/clock_0
Path slack     : 1356590p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_339/q       macrocell14   1250   1250  1356590  RISE       1
Net_339/main_3  macrocell14   2286   3536  1356590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1983385p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16115
-------------------------------------   ----- 
End-of-path arrival time (ps)           16115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3   count7cell     1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_1  macrocell6     4504   6444  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6     3350   9794  1983385  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_3    statusicell4   6320  16115  1983385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell4        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1983791p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13359
-------------------------------------   ----- 
End-of-path arrival time (ps)           13359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3   count7cell      1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_1  macrocell6      4504   6444  1983385  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6      3350   9794  1983385  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   3565  13359  1983791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_Funk:BSPIM:RxStsReg\/clock
Path slack     : 1984798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14702
-------------------------------------   ----- 
End-of-path arrival time (ps)           14702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  1984798  RISE       1
\SPIM_Funk:BSPIM:rx_status_6\/main_5          macrocell9      3238   6818  1984798  RISE       1
\SPIM_Funk:BSPIM:rx_status_6\/q               macrocell9      3350  10168  1984798  RISE       1
\SPIM_Funk:BSPIM:RxStsReg\/status_6           statusicell5    4534  14702  1984798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:RxStsReg\/clock                           statusicell5        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1986479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q            macrocell30     1250   1250  1986479  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell3   6261   7511  1986479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1986725p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1986725  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_3              macrocell30     6185   9765  1986725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1987048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q           macrocell28    1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:tx_status_0\/main_0  macrocell7     5541   6791  1987048  RISE       1
\SPIM_Funk:BSPIM:tx_status_0\/q       macrocell7     3350  10141  1987048  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_0   statusicell4   2311  12452  1987048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell4        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_567/main_2
Capture Clock  : Net_567/clock_0
Path slack     : 1987657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell30   1250   1250  1986479  RISE       1
Net_567/main_2               macrocell31   7583   8833  1987657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1987657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q          macrocell30   1250   1250  1986479  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_2  macrocell34   7583   8833  1987657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1988251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell30   1250   1250  1986479  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_2  macrocell28   6989   8239  1988251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1988251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell30   1250   1250  1986479  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_2  macrocell29   6989   8239  1988251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1988251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q        macrocell30   1250   1250  1986479  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_2  macrocell33   6989   8239  1988251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 1988263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell30   1250   1250  1986479  RISE       1
Net_23/main_3                macrocell27   6977   8227  1988263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1988697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_4      macrocell28   5853   7793  1988697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1988697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_4      macrocell29   5853   7793  1988697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1988697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7793
-------------------------------------   ---- 
End-of-path arrival time (ps)           7793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_4     macrocell33   5853   7793  1988697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 1988840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7650
-------------------------------------   ---- 
End-of-path arrival time (ps)           7650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/so_comb  datapathcell3   5360   5360  1988840  RISE       1
Net_23/main_4                        macrocell27     2290   7650  1988840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1988993p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q            macrocell28     1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell3   3747   4997  1988993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 1989129p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell28   1250   1250  1987048  RISE       1
Net_25/main_1                macrocell26   6111   7361  1989129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1989129p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q         macrocell28   1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_0  macrocell32   6111   7361  1989129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1989662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q            macrocell29     1250   1250  1988728  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell3   3078   4328  1989662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1989840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1983733  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_5      macrocell28   4710   6650  1989840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1989840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1983733  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_5      macrocell29   4710   6650  1989840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1989840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1983733  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_5     macrocell33   4710   6650  1989840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 1990046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983385  RISE       1
Net_23/main_6                         macrocell27   4504   6444  1990046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1990130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell28   1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_0  macrocell30   5110   6360  1990130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1990281p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1986725  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_8              macrocell28     2629   6209  1990281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1990281p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1986725  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_8              macrocell29     2629   6209  1990281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 1990394p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1983733  RISE       1
Net_23/main_7                         macrocell27   4156   6096  1990394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1990499p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell30   1250   1250  1986479  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_2  macrocell30   4741   5991  1990499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 1990508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell30   1250   1250  1986479  RISE       1
Net_25/main_3                macrocell26   4732   5982  1990508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1990508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q         macrocell30   1250   1250  1986479  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_2  macrocell32   4732   5982  1990508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:cnt_enable\/q
Path End       : \SPIM_Funk:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_Funk:BSPIM:BitCounter\/clock
Path slack     : 1990539p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -4060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:cnt_enable\/q       macrocell34   1250   1250  1990539  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/enable  count7cell    4151   5401  1990539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_567/main_0
Capture Clock  : Net_567/clock_0
Path slack     : 1990863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell28   1250   1250  1987048  RISE       1
Net_567/main_0               macrocell31   4377   5627  1990863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1990863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q          macrocell28   1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_0  macrocell34   4377   5627  1990863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 1990988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1984328  RISE       1
Net_23/main_9                         macrocell27   3562   5502  1990988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1984328  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_7      macrocell28   3545   5485  1991005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1984328  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_7      macrocell29   3545   5485  1991005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1984328  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_7     macrocell33   3545   5485  1991005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991039p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1984507  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_3      macrocell28   3511   5451  1991039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991039p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1984507  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_3      macrocell29   3511   5451  1991039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991039p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1984507  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_3     macrocell33   3511   5451  1991039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q      macrocell33   1250   1250  1991068  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_9  macrocell28   4172   5422  1991068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q      macrocell33   1250   1250  1991068  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_9  macrocell29   4172   5422  1991068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q       macrocell33   1250   1250  1991068  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_8  macrocell33   4172   5422  1991068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 1991075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell29   1250   1250  1988728  RISE       1
Net_25/main_2                macrocell26   4165   5415  1991075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q         macrocell29   1250   1250  1988728  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_1  macrocell32   4165   5415  1991075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1991089p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell29   1250   1250  1988728  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_1  macrocell30   4151   5401  1991089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 1991167p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1984507  RISE       1
Net_23/main_5                         macrocell27   3383   5323  1991167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 1991185p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984525  RISE       1
Net_23/main_8                         macrocell27   3365   5305  1991185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984525  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_6      macrocell28   3350   5290  1991200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984525  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_6      macrocell29   3350   5290  1991200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984525  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_6     macrocell33   3350   5290  1991200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_567/main_1
Capture Clock  : Net_567/clock_0
Path slack     : 1991407p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell29   1250   1250  1988728  RISE       1
Net_567/main_1               macrocell31   3833   5083  1991407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1991407p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q          macrocell29   1250   1250  1988728  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_1  macrocell34   3833   5083  1991407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 1991427p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_25/q       macrocell26   1250   1250  1991427  RISE       1
Net_25/main_0  macrocell26   3813   5063  1991427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 1991468p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_23/q       macrocell27   1250   1250  1991468  RISE       1
Net_23/main_0  macrocell27   3772   5022  1991468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 1991505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell28   1250   1250  1987048  RISE       1
Net_23/main_1                macrocell27   3735   4985  1991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell28   1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_0  macrocell28   3631   4881  1991609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell28   1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_0  macrocell29   3631   4881  1991609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q        macrocell28   1250   1250  1987048  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_0  macrocell33   3631   4881  1991609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 1991616p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q  macrocell33   1250   1250  1991068  RISE       1
Net_23/main_10                macrocell27   3624   4874  1991616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_567/q
Path End       : Net_567/main_3
Capture Clock  : Net_567/clock_0
Path slack     : 1991782p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_567/q       macrocell31   1250   1250  1991782  RISE       1
Net_567/main_3  macrocell31   3458   4708  1991782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991898p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1984507  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_3    macrocell32   2652   4592  1991898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991901p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1984328  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_7    macrocell32   2649   4589  1991901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1991904p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983385  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_4    macrocell32   2646   4586  1991904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1992175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell29   1250   1250  1988728  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_1  macrocell28   3065   4315  1992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1992175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell29   1250   1250  1988728  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_1  macrocell29   3065   4315  1992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1992175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q        macrocell29   1250   1250  1988728  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_1  macrocell33   3065   4315  1992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1992206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1983733  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_5    macrocell32   2344   4284  1992206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1992230p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984525  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_6    macrocell32   2320   4260  1992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 1992302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell29   1250   1250  1988728  RISE       1
Net_23/main_2                macrocell27   2938   4188  1992302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:cnt_enable\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1992596p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:cnt_enable\/q       macrocell34   1250   1250  1990539  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_3  macrocell34   2644   3894  1992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:load_cond\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:load_cond\/q       macrocell32   1250   1250  1992926  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_8  macrocell32   2314   3564  1992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

