#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ac33b0 .scope module, "BancoPruebas" "BancoPruebas" 2 13;
 .timescale -9 -12;
v0x1afd0e0_0 .net "A", 7 0, L_0x1b06940; 1 drivers
v0x1b02a80_0 .net "B", 7 0, L_0x1b06ba0; 1 drivers
v0x1b02b00_0 .net "Clock", 0 0, v0x1b026d0_0; 1 drivers
v0x1b02b80_0 .net "ReadA", 0 0, v0x1afeca0_0; 1 drivers
v0x1b02c50_0 .net "ReadAtoRam", 0 0, v0x1afdd70_0; 1 drivers
v0x1b02cd0_0 .net "ReadAtoWB", 0 0, v0x1afd8e0_0; 1 drivers
v0x1b02da0_0 .net "ReadB", 0 0, v0x1afed60_0; 1 drivers
v0x1b02e70_0 .net "ReadBtoRam", 0 0, v0x1afd4a0_0; 1 drivers
v0x1b02f40_0 .net "ReadBtoWB", 0 0, v0x1afcf80_0; 1 drivers
v0x1b03010_0 .net "Reset", 0 0, v0x1b027f0_0; 1 drivers
v0x1b03090_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v0x1b03130_0 .net *"_s4", 7 0, C4<00000000>; 1 drivers
v0x1b031d0_0 .net "a_sel", 0 0, v0x1b00480_0; 1 drivers
v0x1b03250_0 .net "b_sel", 0 0, v0x1b00540_0; 1 drivers
v0x1b033a0_0 .net "oRamAddress", 9 0, v0x1afb260_0; 1 drivers
v0x1b03470_0 .net "oRamEnableWrite", 0 0, v0x1afb7d0_0; 1 drivers
v0x1b032d0_0 .net "outAlu", 7 0, L_0x1b06210; 1 drivers
v0x1b03620_0 .net "outAlutoRam", 7 0, v0x1afe680_0; 1 drivers
v0x1b034f0_0 .net "outAlutoWB", 7 0, v0x1afe1b0_0; 1 drivers
v0x1b03740_0 .net "rConstant", 7 0, v0x1b00350_0; 1 drivers
v0x1b036a0_0 .net "ramA", 7 0, v0x1afae20_0; 1 drivers
v0x1b038c0_0 .net "ramB", 7 0, v0x1afaef0_0; 1 drivers
v0x1b03a00_0 .net "wAddress", 9 0, L_0x1b04c30; 1 drivers
v0x1b03a80_0 .net "wAreg", 7 0, v0x1af9910_0; 1 drivers
v0x1b03bd0_0 .net "wBranchAddress", 9 0, v0x1afc930_0; 1 drivers
v0x1b03c50_0 .net "wBranchTaken", 0 0, v0x1afc9b0_0; 1 drivers
v0x1b03b50_0 .net "wBreg", 7 0, v0x1af9440_0; 1 drivers
v0x1b03e00_0 .net "wCa", 0 0, v0x1aff0a0_0; 1 drivers
v0x1b03d20_0 .net "wCb", 0 0, v0x1aff120_0; 1 drivers
v0x1b03fc0_0 .net "wInstruction", 15 0, v0x1b02470_0; 1 drivers
v0x1b03e80_0 .net "wInstructionToAlu", 15 0, v0x1aff9d0_0; 1 drivers
v0x1b04140_0 .net "wJumpTaken", 0 0, v0x1b00400_0; 1 drivers
v0x1b04090_0 .net "wOut_Mux_A", 7 0, v0x1affcf0_0; 1 drivers
v0x1b04320_0 .net "wOut_Mux_B", 7 0, v0x1aff3f0_0; 1 drivers
v0x1b04210_0 .net "wRamAddress", 9 0, v0x1afeb10_0; 1 drivers
v0x1b04510_0 .net "wRamEnable", 0 0, v0x1afebf0_0; 1 drivers
v0x1b043f0_0 .net "wWriteA", 0 0, v0x1afee10_0; 1 drivers
v0x1b046c0_0 .net "wWriteABUF", 0 0, v0x1afcb00_0; 1 drivers
v0x1b045e0_0 .net "wWriteAtoWB", 0 0, v0x1afc5e0_0; 1 drivers
v0x1b04880_0 .net "wWriteB", 0 0, v0x1afef10_0; 1 drivers
v0x1b04790_0 .net "wWriteBBUF", 0 0, v0x1afc150_0; 1 drivers
v0x1b04a50_0 .net "wWriteBtoWB", 0 0, v0x1afbc30_0; 1 drivers
L_0x1b05de0 .cmp/eq 8, v0x1af9910_0, C4<00000000>;
L_0x1b05f10 .cmp/eq 8, v0x1af9440_0, C4<00000000>;
L_0x1b05fb0 .part v0x1af9910_0, 7, 1;
L_0x1b060e0 .part v0x1af9440_0, 7, 1;
S_0x1b024f0 .scope module, "g1" "generator" 2 22, 3 1, S_0x1ac33b0;
 .timescale -9 -12;
v0x1b02750_0 .alias "clock", 0 0, v0x1b02b00_0;
v0x1b027f0_0 .var "reset", 0 0;
S_0x1b025e0 .scope module, "reloj" "clk" 3 4, 3 14, S_0x1b024f0;
 .timescale -9 -12;
v0x1b026d0_0 .var "clk", 0 0;
S_0x1b02250 .scope module, "r1" "ROM" 2 24, 4 3, S_0x1ac33b0;
 .timescale -9 -12;
v0x1b02340 .array "Memory", 0 10, 15 0;
v0x1b023c0_0 .alias "iAddress", 9 0, v0x1b03a00_0;
v0x1b02470_0 .var "oInstruction", 15 0;
E_0x1b020a0 .event edge, v0x1b01fa0_0;
S_0x1b00b10 .scope module, "pc1" "pc_Decider" 2 32, 5 1, S_0x1ac33b0;
 .timescale -9 -12;
L_0x1afd190 .functor OR 1, v0x1afc9b0_0, v0x1b00400_0, C4<0>, C4<0>;
L_0x1aff040 .functor OR 1, v0x1b027f0_0, v0x1afc9b0_0, C4<0>, C4<0>;
L_0x1b05b50 .functor OR 1, L_0x1aff040, v0x1b00400_0, C4<0>, C4<0>;
v0x1b01070_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1b01110_0 .alias "Reset", 0 0, v0x1b03010_0;
v0x1b01190_0 .net *"_s0", 9 0, C4<0000000000>; 1 drivers
v0x1b01230_0 .net *"_s11", 0 0, L_0x1b04dc0; 1 drivers
v0x1b012e0_0 .net *"_s13", 0 0, L_0x1b04e60; 1 drivers
v0x1b01380_0 .net *"_s15", 0 0, L_0x1b04f90; 1 drivers
v0x1b01420_0 .net *"_s17", 0 0, L_0x1b05030; 1 drivers
v0x1b014c0_0 .net *"_s19", 0 0, L_0x1b050d0; 1 drivers
v0x1b01560_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v0x1b01600_0 .net *"_s25", 0 0, L_0x1b05430; 1 drivers
v0x1b016a0_0 .net *"_s27", 0 0, L_0x1b055e0; 1 drivers
v0x1b01740_0 .net *"_s29", 0 0, L_0x1b05680; 1 drivers
v0x1b017e0_0 .net *"_s31", 0 0, L_0x1b05720; 1 drivers
v0x1b01880_0 .net *"_s33", 0 0, L_0x1b057c0; 1 drivers
v0x1b019a0_0 .net *"_s36", 0 0, L_0x1aff040; 1 drivers
v0x1b01a40_0 .net *"_s4", 0 0, L_0x1afd190; 1 drivers
v0x1b01900_0 .net *"_s40", 9 0, C4<0000000000>; 1 drivers
v0x1b01b90_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v0x1b01cb0_0 .net "concatenation1", 9 0, L_0x1b05170; 1 drivers
v0x1b01d30_0 .net "concatenation2", 9 0, L_0x1b05860; 1 drivers
v0x1b01c10_0 .alias "wBranchAddress", 9 0, v0x1b03bd0_0;
v0x1b01e60_0 .alias "wBranchTaken", 0 0, v0x1b03c50_0;
v0x1b01db0_0 .var "wDestination", 9 0;
v0x1b01fa0_0 .alias "wIP", 9 0, v0x1b03a00_0;
v0x1b01ee0_0 .net "wIP_temp", 9 0, v0x1b00f20_0; 1 drivers
v0x1b020f0_0 .net "wInitialIP", 9 0, L_0x1b04950; 1 drivers
v0x1b02020_0 .alias "wJumpTaken", 0 0, v0x1b04140_0;
E_0x1b00c00 .event posedge, v0x1b00400_0;
L_0x1b04950 .functor MUXZ 10, v0x1b01db0_0, C4<0000000000>, v0x1b027f0_0, C4<>;
L_0x1b04c30 .functor MUXZ 10, v0x1b00f20_0, L_0x1b04950, L_0x1afd190, C4<>;
L_0x1b04dc0 .part v0x1afc930_0, 4, 1;
L_0x1b04e60 .part v0x1afc930_0, 3, 1;
L_0x1b04f90 .part v0x1afc930_0, 2, 1;
L_0x1b05030 .part v0x1afc930_0, 1, 1;
L_0x1b050d0 .part v0x1afc930_0, 0, 1;
LS_0x1b05170_0_0 .concat [ 1 1 1 1], L_0x1b050d0, L_0x1b05030, L_0x1b04f90, L_0x1b04e60;
LS_0x1b05170_0_4 .concat [ 1 5 0 0], L_0x1b04dc0, C4<00000>;
L_0x1b05170 .concat [ 4 6 0 0], LS_0x1b05170_0_0, LS_0x1b05170_0_4;
L_0x1b05430 .part v0x1afc930_0, 4, 1;
L_0x1b055e0 .part v0x1afc930_0, 3, 1;
L_0x1b05680 .part v0x1afc930_0, 2, 1;
L_0x1b05720 .part v0x1afc930_0, 1, 1;
L_0x1b057c0 .part v0x1afc930_0, 0, 1;
LS_0x1b05860_0_0 .concat [ 1 1 1 1], L_0x1b057c0, L_0x1b05720, L_0x1b05680, L_0x1b055e0;
LS_0x1b05860_0_4 .concat [ 1 5 0 0], L_0x1b05430, C4<00000>;
L_0x1b05860 .concat [ 4 6 0 0], LS_0x1b05860_0_0, LS_0x1b05860_0_4;
L_0x1b05c80 .arith/sum 10, L_0x1b04950, C4<0000000000>;
S_0x1b00c50 .scope module, "IP" "UPCOUNTER_POSEDGE" 5 19, 5 44, S_0x1b00b10;
 .timescale -9 -12;
v0x1b00d40_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1b00de0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1b00e80_0 .net "Initial", 9 0, L_0x1b05c80; 1 drivers
v0x1b00f20_0 .var "Q", 9 0;
v0x1b00fd0_0 .net "Reset", 0 0, L_0x1b05b50; 1 drivers
S_0x1afffd0 .scope module, "dec1" "decodificador" 2 42, 6 2, S_0x1ac33b0;
 .timescale -9 -12;
v0x1b000c0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afc930_0 .var "rBranch_dir", 9 0;
v0x1afc9b0_0 .var "rBranch_taken", 0 0;
v0x1b00350_0 .var "rC", 7 0;
v0x1b00400_0 .var "rJumpTaken", 0 0;
v0x1b00480_0 .var "rMux_a_sel", 0 0;
v0x1b00540_0 .var "rMux_b_sel", 0 0;
v0x1b005c0_0 .alias "wCa", 0 0, v0x1b03e00_0;
v0x1b006c0_0 .alias "wCb", 0 0, v0x1b03d20_0;
v0x1b00770_0 .alias "wInstruction", 15 0, v0x1b03fc0_0;
v0x1b00820_0 .net "wNa", 0 0, L_0x1b05fb0; 1 drivers
v0x1b008a0_0 .net "wNb", 0 0, L_0x1b060e0; 1 drivers
v0x1b00990_0 .net "wZa", 0 0, L_0x1b05de0; 1 drivers
v0x1b00a10_0 .net "wZb", 0 0, L_0x1b05f10; 1 drivers
S_0x1affb30 .scope module, "muxa" "Mux2" 2 59, 7 2, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1affc28 .param/l "SIZE" 7 2, +C4<01000>;
v0x1affcf0_0 .var "rOut", 7 0;
v0x1affdc0_0 .alias "wA", 7 0, v0x1b03a80_0;
v0x1affe70_0 .alias "wB", 7 0, v0x1b03740_0;
v0x1afff20_0 .alias "wSelect", 0 0, v0x1b031d0_0;
E_0x1affca0 .event edge, v0x1afff20_0;
S_0x1aff680 .scope module, "FFDInstruciton" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 66, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1aff778 .param/l "SIZE" 8 1, +C4<010000>;
v0x1aff810_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1aff890_0 .alias "D", 15 0, v0x1b03fc0_0;
v0x1aff930_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1aff9d0_0 .var "Q", 15 0;
v0x1affab0_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1aff290 .scope module, "muxb" "Mux2" 2 76, 7 2, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afed28 .param/l "SIZE" 7 2, +C4<01000>;
v0x1aff3f0_0 .var "rOut", 7 0;
v0x1aff4a0_0 .alias "wA", 7 0, v0x1b03b50_0;
v0x1aff550_0 .alias "wB", 7 0, v0x1b03740_0;
v0x1aff5d0_0 .alias "wSelect", 0 0, v0x1b03250_0;
E_0x1aff3c0 .event edge, v0x1aff5d0_0;
S_0x1afe7d0 .scope module, "alu" "ALU" 2 92, 9 5, S_0x1ac33b0;
 .timescale -9 -12;
v0x1afe900_0 .alias "iA", 7 0, v0x1b04090_0;
v0x1afe9c0_0 .alias "iB", 7 0, v0x1b04320_0;
v0x1afea60_0 .alias "oData", 7 0, v0x1b032d0_0;
v0x1afeb10_0 .var "oRamAddress", 9 0;
v0x1afebf0_0 .var "oRamEnableWrite", 0 0;
v0x1afeca0_0 .var "oReadA", 0 0;
v0x1afed60_0 .var "oReadB", 0 0;
v0x1afee10_0 .var "oWriteA", 0 0;
v0x1afef10_0 .var "oWriteB", 0 0;
v0x1afefc0_0 .var "rEx", 8 0;
v0x1aff0a0_0 .var "wCa", 0 0;
v0x1aff120_0 .var "wCb", 0 0;
v0x1aff210_0 .alias "wInstruction", 15 0, v0x1b03e80_0;
E_0x1afced0/0 .event edge, v0x1aff210_0, v0x1afe900_0, v0x1afe9c0_0, v0x1afefc0_0;
E_0x1afced0/1 .event edge, v0x1aff0a0_0, v0x1aff120_0;
E_0x1afced0 .event/or E_0x1afced0/0, E_0x1afced0/1;
L_0x1b06210 .part v0x1afefc0_0, 0, 8;
S_0x1afe330 .scope module, "FFDalutoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 108, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afe428 .param/l "SIZE" 8 1, +C4<01000>;
v0x1afe4c0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afe540_0 .alias "D", 7 0, v0x1b032d0_0;
v0x1afe5e0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afe680_0 .var "Q", 7 0;
v0x1afe750_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afdea0 .scope module, "FFDalutowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 117, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afdf98 .param/l "SIZE" 8 1, +C4<01000>;
v0x1afe030_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afe0b0_0 .alias "D", 7 0, v0x1b03620_0;
v0x1afe130_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afe1b0_0 .var "Q", 7 0;
v0x1afe2b0_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afda40 .scope module, "FFDReadAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 129, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afdb38 .param/l "SIZE" 8 1, +C4<01>;
v0x1afdbb0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afdc30_0 .alias "D", 0 0, v0x1b02b80_0;
v0x1afdcd0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afdd70_0 .var "Q", 0 0;
v0x1afde20_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afd5d0 .scope module, "FFDReadAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 138, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afd6c8 .param/l "SIZE" 8 1, +C4<01>;
v0x1afd760_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afd7e0_0 .alias "D", 0 0, v0x1b02c50_0;
v0x1afd860_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afd8e0_0 .var "Q", 0 0;
v0x1afd9c0_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afd1f0 .scope module, "FFDReadBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 149, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afbd98 .param/l "SIZE" 8 1, +C4<01>;
v0x1afd2e0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afd360_0 .alias "D", 0 0, v0x1b02da0_0;
v0x1afd400_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afd4a0_0 .var "Q", 0 0;
v0x1afd550_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afcc60 .scope module, "FFDReadBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 158, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afcd58 .param/l "SIZE" 8 1, +C4<01>;
v0x1afcdd0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afce50_0 .alias "D", 0 0, v0x1b02e70_0;
v0x1afcf00_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afcf80_0 .var "Q", 0 0;
v0x1afd060_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afc740 .scope module, "FFDWriteAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 169, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afc838 .param/l "SIZE" 8 1, +C4<01>;
v0x1afc8b0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afb600_0 .alias "D", 0 0, v0x1b043f0_0;
v0x1afca60_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afcb00_0 .var "Q", 0 0;
v0x1afcbe0_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afc2b0 .scope module, "FFDWriteAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 178, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afc3a8 .param/l "SIZE" 8 1, +C4<01>;
v0x1afc420_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afc4a0_0 .alias "D", 0 0, v0x1b046c0_0;
v0x1afc540_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afc5e0_0 .var "Q", 0 0;
v0x1afc6c0_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afbe20 .scope module, "FFDWriteBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 190, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afbf18 .param/l "SIZE" 8 1, +C4<01>;
v0x1afbf90_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afc010_0 .alias "D", 0 0, v0x1b04880_0;
v0x1afc0b0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afc150_0 .var "Q", 0 0;
v0x1afc230_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afb900 .scope module, "FFDWriteBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 199, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afb9f8 .param/l "SIZE" 8 1, +C4<01>;
v0x1afba70_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afbaf0_0 .alias "D", 0 0, v0x1b04790_0;
v0x1afbb90_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afbc30_0 .var "Q", 0 0;
v0x1afbd10_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afb410 .scope module, "FFDramenable" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 213, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afb508 .param/l "SIZE" 8 1, +C4<01>;
v0x1afb580_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afb690_0 .alias "D", 0 0, v0x1b04510_0;
v0x1afb730_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afb7d0_0 .var "Q", 0 0;
v0x1afb880_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afaf70 .scope module, "FFDRamaddress" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 222, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afa978 .param/l "SIZE" 8 1, +C4<01010>;
v0x1afb0a0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afb120_0 .alias "D", 9 0, v0x1b04210_0;
v0x1afb1c0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1afb260_0 .var "Q", 9 0;
v0x1afb340_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1afa710 .scope module, "ram_memory" "MEMORY" 2 235, 10 3, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1afa808 .param/l "ADDR_WIDTH" 10 3, +C4<01010>;
P_0x1afa830 .param/l "DATA_WIDTH" 10 3, +C4<01000>;
P_0x1afa858 .param/l "MEM_SIZE" 10 3, +C4<010000000000>;
v0x1afa9b0_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1afaaa0 .array "Memory", 0 1024, 7 0;
v0x1afab20_0 .alias "iAddress", 9 0, v0x1b033a0_0;
v0x1afabc0_0 .alias "iDataIn", 7 0, v0x1b03620_0;
v0x1afac40_0 .alias "iReadtoa", 0 0, v0x1b02c50_0;
v0x1aface0_0 .alias "iReadtob", 0 0, v0x1b02e70_0;
v0x1afad80_0 .alias "iWriteEnable", 0 0, v0x1b03470_0;
v0x1afae20_0 .var "oDataOuta", 7 0;
v0x1afaef0_0 .var "oDataOutb", 7 0;
S_0x1afa0f0 .scope module, "WBA" "WBX" 2 246, 11 1, S_0x1ac33b0;
 .timescale -9 -12;
L_0x1b062f0 .functor OR 1, v0x1afd8e0_0, v0x1afc5e0_0, C4<0>, C4<0>;
v0x1afa1e0_0 .net *"_s0", 0 0, L_0x1b062f0; 1 drivers
v0x1afa2a0_0 .net *"_s2", 7 0, L_0x1b06780; 1 drivers
v0x1afa340_0 .alias "iDataALU", 7 0, v0x1b034f0_0;
v0x1afa3c0_0 .alias "iDataRAM", 7 0, v0x1b036a0_0;
v0x1afa470_0 .alias "iRead", 0 0, v0x1b02cd0_0;
v0x1afa4f0_0 .alias "iRegister", 7 0, v0x1afd0e0_0;
v0x1afa570_0 .alias "iWrite", 0 0, v0x1b045e0_0;
v0x1afa5f0_0 .alias "oRegister", 7 0, v0x1afd0e0_0;
L_0x1b06780 .functor MUXZ 8, v0x1afe1b0_0, v0x1afae20_0, v0x1afd8e0_0, C4<>;
L_0x1b06940 .functor MUXZ 8, L_0x1b06940, L_0x1b06780, L_0x1b062f0, C4<>;
S_0x1af9a70 .scope module, "WBB" "WBX" 2 255, 11 1, S_0x1ac33b0;
 .timescale -9 -12;
L_0x1b063d0 .functor OR 1, v0x1afcf80_0, v0x1afbc30_0, C4<0>, C4<0>;
v0x1af9b60_0 .net *"_s0", 0 0, L_0x1b063d0; 1 drivers
v0x1af9c00_0 .net *"_s2", 7 0, L_0x1b06a70; 1 drivers
v0x1af9ca0_0 .alias "iDataALU", 7 0, v0x1b034f0_0;
v0x1af9d40_0 .alias "iDataRAM", 7 0, v0x1b038c0_0;
v0x1af9df0_0 .alias "iRead", 0 0, v0x1b02f40_0;
v0x1af9e90_0 .alias "iRegister", 7 0, v0x1b02a80_0;
v0x1af9f50_0 .alias "iWrite", 0 0, v0x1b04a50_0;
v0x1af9fd0_0 .alias "oRegister", 7 0, v0x1b02a80_0;
L_0x1b06a70 .functor MUXZ 8, v0x1afe1b0_0, v0x1afaef0_0, v0x1afcf80_0, C4<>;
L_0x1b06ba0 .functor MUXZ 8, L_0x1b06ba0, L_0x1b06a70, L_0x1b063d0, C4<>;
S_0x1af9590 .scope module, "FFDA" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 263, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1af9688 .param/l "SIZE" 8 1, +C4<01000>;
v0x1af9740_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1af97f0_0 .alias "D", 7 0, v0x1afd0e0_0;
v0x1af9870_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1af9910_0 .var "Q", 7 0;
v0x1af99c0_0 .alias "Reset", 0 0, v0x1b03010_0;
S_0x1ac39d0 .scope module, "FFDB" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 273, 8 1, S_0x1ac33b0;
 .timescale -9 -12;
P_0x1a2e028 .param/l "SIZE" 8 1, +C4<01000>;
v0x1a74850_0 .alias "Clock", 0 0, v0x1b02b00_0;
v0x1af9300_0 .alias "D", 7 0, v0x1b02a80_0;
v0x1af93a0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x1af9440_0 .var "Q", 7 0;
v0x1af94f0_0 .alias "Reset", 0 0, v0x1b03010_0;
E_0x1aadbd0 .event posedge, v0x1a74850_0;
    .scope S_0x1b025e0;
T_0 ;
    %delay 250000, 0;
    %set/v v0x1b026d0_0, 0, 1;
    %delay 250000, 0;
    %set/v v0x1b026d0_0, 1, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1b024f0;
T_1 ;
    %set/v v0x1b027f0_0, 1, 1;
    %delay 1000000, 0;
    %set/v v0x1b027f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1b02250;
T_2 ;
    %vpi_call 4 9 "$readmemh", "test.txt", v0x1b02340;
    %end;
    .thread T_2;
    .scope S_0x1b02250;
T_3 ;
    %wait E_0x1b020a0;
    %ix/getv 3, v0x1b023c0_0;
    %load/av 8, v0x1b02340, 16;
    %set/v v0x1b02470_0, 8, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b00c50;
T_4 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1b00fd0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x1b00e80_0, 10;
    %set/v v0x1b00f20_0, 8, 10;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1b00de0_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x1b00f20_0, 10;
    %mov 18, 0, 22;
    %addi 8, 1, 32;
    %set/v v0x1b00f20_0, 8, 10;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b00b10;
T_5 ;
    %wait E_0x1b00c00;
    %load/v 8, v0x1b02020_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x1b01c10_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1b01db0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1b01e60_0, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %load/x1p 8, v0x1b01c10_0, 1;
    %jmp T_5.5;
T_5.4 ;
    %mov 8, 2, 1;
T_5.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v0x1b01ee0_0, 10;
    %load/v 18, v0x1b01cb0_0, 10;
    %sub 8, 18, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1b01db0_0, 0, 8;
T_5.6 ;
T_5.2 ;
T_5.1 ;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 8, v0x1b01c10_0, 1;
    %jmp T_5.9;
T_5.8 ;
    %mov 8, 2, 1;
T_5.9 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v0x1b01ee0_0, 10;
    %load/v 18, v0x1b01d30_0, 10;
    %add 8, 18, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1b01db0_0, 0, 8;
T_5.10 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1afffd0;
T_6 ;
    %wait E_0x1aadbd0;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.0, 4;
    %load/x1p 8, v0x1b00770_0, 6;
    %jmp T_6.1;
T_6.0 ;
    %mov 8, 2, 6;
T_6.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 23, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.16, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_6.17, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.18, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_6.19, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_6.20, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_6.21, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_6.22, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_6.23, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_6.24, 6;
    %cmpi/u 8, 21, 6;
    %jmp/1 T_6.25, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_6.26, 6;
    %cmpi/u 8, 25, 6;
    %jmp/1 T_6.27, 6;
    %cmpi/u 8, 26, 6;
    %jmp/1 T_6.28, 6;
    %cmpi/u 8, 27, 6;
    %jmp/1 T_6.29, 6;
    %cmpi/u 8, 28, 6;
    %jmp/1 T_6.30, 6;
    %cmpi/u 8, 29, 6;
    %jmp/1 T_6.31, 6;
    %cmpi/u 8, 30, 6;
    %jmp/1 T_6.32, 6;
    %cmpi/u 8, 31, 6;
    %jmp/1 T_6.33, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.34, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.35, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.36, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.37, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.38, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %set/v v0x1b00350_0, 0, 8;
    %jmp T_6.40;
T_6.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.23 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.25 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 0;
    %load/v 8, v0x1b00770_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v0x1b00350_0, 8, 8;
    %jmp T_6.40;
T_6.26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 1;
    %load/v 8, v0x1b00770_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %jmp T_6.40;
T_6.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b00990_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.41, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.42;
T_6.41 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.42 ;
    %jmp T_6.40;
T_6.28 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b00990_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.43, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.44;
T_6.43 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.44 ;
    %jmp T_6.40;
T_6.29 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b005c0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.45, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.46;
T_6.45 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.46 ;
    %jmp T_6.40;
T_6.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b005c0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.47, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.48;
T_6.47 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.48 ;
    %jmp T_6.40;
T_6.31 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b00820_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.49, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.50;
T_6.49 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.50 ;
    %jmp T_6.40;
T_6.32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b00820_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.51, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.52;
T_6.51 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.52 ;
    %jmp T_6.40;
T_6.33 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b00a10_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.53, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.54;
T_6.53 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.54 ;
    %jmp T_6.40;
T_6.34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b00a10_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.55, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.56;
T_6.55 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.56 ;
    %jmp T_6.40;
T_6.35 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b006c0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.57, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.58;
T_6.57 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.58 ;
    %jmp T_6.40;
T_6.36 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b006c0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.59, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.60;
T_6.59 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.60 ;
    %jmp T_6.40;
T_6.37 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b008a0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.61, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.62;
T_6.61 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.62 ;
    %jmp T_6.40;
T_6.38 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b00540_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1b00350_0, 0, 0;
    %load/v 8, v0x1b008a0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.63, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 1;
    %load/v 8, v0x1b00770_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afc930_0, 0, 8;
    %jmp T_6.64;
T_6.63 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc9b0_0, 0, 0;
T_6.64 ;
    %jmp T_6.40;
T_6.40 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1affb30;
T_7 ;
    %wait E_0x1affca0;
    %load/v 8, v0x1afff20_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x1affe70_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1affcf0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1affdc0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1affcf0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1aff680;
T_8 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1affab0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1aff9d0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1aff930_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x1aff890_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1aff9d0_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1aff290;
T_9 ;
    %wait E_0x1aff3c0;
    %load/v 8, v0x1aff5d0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x1aff550_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1aff3f0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1aff4a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1aff3f0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1afe7d0;
T_10 ;
    %wait E_0x1afced0;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.0, 4;
    %load/x1p 8, v0x1aff210_0, 6;
    %jmp T_10.1;
T_10.0 ;
    %mov 8, 2, 6;
T_10.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 6, 6;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_10.9, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_10.10, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_10.11, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_10.12, 6;
    %cmpi/u 8, 17, 6;
    %jmp/1 T_10.13, 6;
    %cmpi/u 8, 18, 6;
    %jmp/1 T_10.14, 6;
    %cmpi/u 8, 19, 6;
    %jmp/1 T_10.15, 6;
    %cmpi/u 8, 20, 6;
    %jmp/1 T_10.16, 6;
    %cmpi/u 8, 21, 6;
    %jmp/1 T_10.17, 6;
    %cmpi/u 8, 22, 6;
    %jmp/1 T_10.18, 6;
    %cmpi/u 8, 23, 6;
    %jmp/1 T_10.19, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_10.20, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_10.21, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_10.22, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_10.23, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_10.24, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_10.25, 6;
    %load/v 8, v0x1afefc0_0, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %load/v 8, v0x1aff210_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x1afeb10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %jmp T_10.27;
T_10.2 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.28, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.29;
T_10.28 ;
    %mov 8, 2, 1;
T_10.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.3 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe900_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.30, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.31;
T_10.30 ;
    %mov 8, 2, 1;
T_10.31 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.4 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.32, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.33;
T_10.32 ;
    %mov 8, 2, 1;
T_10.33 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.5 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.34, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.35;
T_10.34 ;
    %mov 8, 2, 1;
T_10.35 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.6 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.36, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.37;
T_10.36 ;
    %mov 8, 2, 1;
T_10.37 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.7 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe900_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.38, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.39;
T_10.38 ;
    %mov 8, 2, 1;
T_10.39 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.8 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.40, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.41;
T_10.40 ;
    %mov 8, 2, 1;
T_10.41 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.9 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe900_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.42, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.43;
T_10.42 ;
    %mov 8, 2, 1;
T_10.43 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.10 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.11 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe900_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.12 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.13 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe900_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %jmp T_10.27;
T_10.14 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.15 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe900_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.16 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe9c0_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.17 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v0x1afe900_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.18 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.44, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.45;
T_10.44 ;
    %mov 8, 2, 1;
T_10.45 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.19 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.46, 4;
    %load/x1p 8, v0x1afefc0_0, 1;
    %jmp T_10.47;
T_10.46 ;
    %mov 8, 2, 1;
T_10.47 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %jmp T_10.27;
T_10.20 ;
    %load/v 8, v0x1afefc0_0, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %load/v 8, v0x1aff210_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x1afeb10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %jmp T_10.27;
T_10.21 ;
    %load/v 8, v0x1afefc0_0, 9;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %load/v 8, v0x1aff210_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x1afeb10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %jmp T_10.27;
T_10.22 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %load/v 8, v0x1aff210_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x1afeb10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %jmp T_10.27;
T_10.23 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %load/v 8, v0x1aff210_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x1afeb10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %jmp T_10.27;
T_10.24 ;
    %load/v 8, v0x1afe900_0, 8;
    %mov 16, 0, 1;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %load/v 8, v0x1aff210_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x1afeb10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %jmp T_10.27;
T_10.25 ;
    %load/v 8, v0x1afe9c0_0, 8;
    %mov 16, 0, 1;
    %set/v v0x1afefc0_0, 8, 9;
    %load/v 8, v0x1aff0a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff0a0_0, 0, 8;
    %load/v 8, v0x1aff210_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x1afeb10_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afebf0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afee10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afef10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afeca0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afed60_0, 0, 0;
    %load/v 8, v0x1aff120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1aff120_0, 0, 8;
    %jmp T_10.27;
T_10.27 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1afe330;
T_11 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afe750_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afe680_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1afe5e0_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x1afe540_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afe680_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1afdea0;
T_12 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afe2b0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afe1b0_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1afe130_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0x1afe0b0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afe1b0_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1afda40;
T_13 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afde20_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afdd70_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1afdcd0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x1afdc30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afdd70_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1afd5d0;
T_14 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afd9c0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afd8e0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1afd860_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x1afd7e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afd8e0_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1afd1f0;
T_15 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afd550_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afd4a0_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x1afd400_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1afd360_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afd4a0_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1afcc60;
T_16 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afd060_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afcf80_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1afcf00_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1afce50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afcf80_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1afc740;
T_17 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afcbe0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afcb00_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1afca60_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x1afb600_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afcb00_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1afc2b0;
T_18 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afc6c0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc5e0_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x1afc540_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x1afc4a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc5e0_0, 0, 8;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1afbe20;
T_19 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afc230_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc150_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1afc0b0_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0x1afc010_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afc150_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1afb900;
T_20 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afbd10_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afbc30_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1afbb90_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x1afbaf0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afbc30_0, 0, 8;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1afb410;
T_21 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afb880_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afb7d0_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x1afb730_0, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v0x1afb690_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1afb7d0_0, 0, 8;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1afaf70;
T_22 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afb340_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afb260_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x1afb1c0_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x1afb120_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1afb260_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1afa710;
T_23 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1afad80_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x1afabc0_0, 8;
    %ix/getv 3, v0x1afab20_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1afaaa0, 0, 8;
t_0 ;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0x1afad80_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1afac40_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1aface0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/getv 3, v0x1afab20_0;
    %load/av 8, v0x1afaaa0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afae20_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v0x1afad80_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1afac40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1aface0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %ix/getv 3, v0x1afab20_0;
    %load/av 8, v0x1afaaa0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afaef0_0, 0, 8;
    %jmp T_23.5;
T_23.4 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afae20_0, 0, 3;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1afaef0_0, 0, 3;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1af9590;
T_24 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1af99c0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1af9910_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x1af9870_0, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x1af97f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1af9910_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1ac39d0;
T_25 ;
    %wait E_0x1aadbd0;
    %load/v 8, v0x1af94f0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1af9440_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x1af93a0_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x1af9300_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1af9440_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1ac33b0;
T_26 ;
    %vpi_call 2 285 "$dumpfile", "signals.vcd";
    %vpi_call 2 286 "$dumpvars";
    %delay 70000000, 0;
    %vpi_call 2 288 "$display", "Test finished";
    %vpi_call 2 289 "$finish";
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./generator.v";
    "./Module_ROM.v";
    "./pc_decider.v";
    "./decodificador.v";
    "./Mux.v";
    "./FFD.v";
    "./ALU.v";
    "./memory.v";
    "./WB.v";
