SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE device xc5vlx110t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1136
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/ipcore_dir/
SET_PREFERENCE workingdirectory /home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory /home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory /home/SysPy_test/SysPy_ver/Python_script/testbml2/Leon3_XST_prj_FRM4_lefteris/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Advanced
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name hh
SET_CORE_NAME DDS Compiler
SET_CORE_VERSION 4.0
SET_CORE_VLNV xilinx.com:ip:dds_compiler:4.0
SET_CORE_CLASS com.xilinx.ip.dds_compiler_v4_0.dds_compiler_v4_0
SET_CORE_PATH /opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0
SET_CORE_GUIPATH /opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0/gui/dds_compiler_v4_0.tcl
SET_CORE_DATASHEET /opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0/doc/dds_ds558.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0/doc/dds_ds558.pdf><dds_ds558.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0/doc/dds_compiler_v4_0_vinfo.html><dds_compiler_v4_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v4_0/doc/dds_compiler_v4_0_readme.txt><dds_compiler_v4_0_readme.txt>
