// Seed: 2045595110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_5, id_6;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    output tri id_8,
    input supply1 id_9,
    output tri id_10,
    input tri1 id_11
);
  assign id_2 = id_0 && id_1 != 1;
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
