// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/24/2019 16:59:10"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_16bitFullAdder (
	Arena_16bitIN_A_fa,
	Arena_16bitIN_B_fa,
	Arena_16bitIN_Cin_fa,
	Arena_16bitOUT_Sum_fa,
	Arena_16bitOUT_Cout_fa);
input 	[15:0] Arena_16bitIN_A_fa;
input 	[15:0] Arena_16bitIN_B_fa;
input 	Arena_16bitIN_Cin_fa;
output 	[15:0] Arena_16bitOUT_Sum_fa;
output 	Arena_16bitOUT_Cout_fa;

// Design Ports Information
// Arena_16bitOUT_Sum_fa[0]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[3]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[4]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[5]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[10]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[11]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[12]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[13]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[14]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Sum_fa[15]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitOUT_Cout_fa	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_16bitIN_A_fa[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_Cin_fa	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[1]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[2]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[3]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[3]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[4]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[5]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[6]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[6]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[7]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[8]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[9]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[9]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[10]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[10]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[11]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[11]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[12]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[12]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[13]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[13]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[14]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[14]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_B_fa[15]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_16bitIN_A_fa[15]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Arena_16bitIN_Cin_fa~combout ;
wire \Arena_16bitOUT_Sum_fa~0_combout ;
wire \Arena_16bitCout_vec[0]~9_combout ;
wire \Arena_16bitCout_vec[0]~8_combout ;
wire \Arena_16bitOUT_Sum_fa~1_combout ;
wire \Arena_16bitCout_vec[1]~10_combout ;
wire \Arena_16bitOUT_Sum_fa~2_combout ;
wire \Arena_16bitCout_vec[2]~11_combout ;
wire \Arena_16bitCout_vec[2]~12_combout ;
wire \Arena_16bitOUT_Sum_fa~3_combout ;
wire \Arena_16bitCout_vec[3]~13_combout ;
wire \Arena_16bitOUT_Sum_fa~4_combout ;
wire \Arena_16bitCout_vec[4]~33_combout ;
wire \Arena_16bitCout_vec[4]~14_combout ;
wire \Arena_16bitCout_vec[4]~15_combout ;
wire \Arena_16bitCout_vec[4]~16_combout ;
wire \Arena_16bitOUT_Sum_fa~5_combout ;
wire \Arena_16bitCout_vec[5]~17_combout ;
wire \Arena_16bitOUT_Sum_fa~6_combout ;
wire \Arena_16bitCout_vec[6]~18_combout ;
wire \Arena_16bitCout_vec[6]~19_combout ;
wire \Arena_16bitOUT_Sum_fa~7_combout ;
wire \Arena_16bitCout_vec[7]~20_combout ;
wire \Arena_16bitOUT_Sum_fa~8_combout ;
wire \Arena_16bitCout_vec[8]~21_combout ;
wire \Arena_16bitCout_vec[8]~22_combout ;
wire \Arena_16bitOUT_Sum_fa~9_combout ;
wire \Arena_16bitCout_vec[9]~23_combout ;
wire \Arena_16bitOUT_Sum_fa~10_combout ;
wire \Arena_16bitCout_vec[10]~24_combout ;
wire \Arena_16bitCout_vec[10]~25_combout ;
wire \Arena_16bitOUT_Sum_fa~11_combout ;
wire \Arena_16bitCout_vec[11]~26_combout ;
wire \Arena_16bitOUT_Sum_fa~12_combout ;
wire \Arena_16bitCout_vec[12]~28_combout ;
wire \Arena_16bitCout_vec[12]~27_combout ;
wire \Arena_16bitOUT_Sum_fa~13_combout ;
wire \Arena_16bitCout_vec[13]~29_combout ;
wire \Arena_16bitOUT_Sum_fa~14_combout ;
wire \Arena_16bitCout_vec[14]~30_combout ;
wire \Arena_16bitCout_vec[14]~31_combout ;
wire \Arena_16bitOUT_Sum_fa~15_combout ;
wire \Arena_16bitCout_vec~32_combout ;
wire [15:0] \Arena_16bitIN_B_fa~combout ;
wire [15:0] \Arena_16bitIN_A_fa~combout ;


// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[0]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[0]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[0]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[0]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[0]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[0]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[0]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[0]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[0]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[0]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[0]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[0]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[0]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[0]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[0]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[0]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[0]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[0]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[0]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[0]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[0]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[0]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[0]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[0]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[0]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[0]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_Cin_fa~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_Cin_fa~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_Cin_fa));
// synopsys translate_off
defparam \Arena_16bitIN_Cin_fa~I .input_async_reset = "none";
defparam \Arena_16bitIN_Cin_fa~I .input_power_up = "low";
defparam \Arena_16bitIN_Cin_fa~I .input_register_mode = "none";
defparam \Arena_16bitIN_Cin_fa~I .input_sync_reset = "none";
defparam \Arena_16bitIN_Cin_fa~I .oe_async_reset = "none";
defparam \Arena_16bitIN_Cin_fa~I .oe_power_up = "low";
defparam \Arena_16bitIN_Cin_fa~I .oe_register_mode = "none";
defparam \Arena_16bitIN_Cin_fa~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_Cin_fa~I .operation_mode = "input";
defparam \Arena_16bitIN_Cin_fa~I .output_async_reset = "none";
defparam \Arena_16bitIN_Cin_fa~I .output_power_up = "low";
defparam \Arena_16bitIN_Cin_fa~I .output_register_mode = "none";
defparam \Arena_16bitIN_Cin_fa~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N24
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~0 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~0_combout  = \Arena_16bitIN_A_fa~combout [0] $ (\Arena_16bitIN_B_fa~combout [0] $ (\Arena_16bitIN_Cin_fa~combout ))

	.dataa(\Arena_16bitIN_A_fa~combout [0]),
	.datab(\Arena_16bitIN_B_fa~combout [0]),
	.datac(\Arena_16bitIN_Cin_fa~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~0_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~0 .lut_mask = 16'h9696;
defparam \Arena_16bitOUT_Sum_fa~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[1]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[1]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[1]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[1]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[1]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[1]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[1]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[1]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[1]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[1]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[1]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[1]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[1]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[1]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[1]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[1]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[1]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[1]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[1]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[1]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[1]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[1]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[1]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[1]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[1]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[1]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneii_lcell_comb \Arena_16bitCout_vec[0]~9 (
// Equation(s):
// \Arena_16bitCout_vec[0]~9_combout  = (\Arena_16bitIN_A_fa~combout [0] & ((\Arena_16bitIN_B_fa~combout [0]) # (\Arena_16bitIN_Cin_fa~combout )))

	.dataa(\Arena_16bitIN_A_fa~combout [0]),
	.datab(\Arena_16bitIN_B_fa~combout [0]),
	.datac(\Arena_16bitIN_Cin_fa~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[0]~9 .lut_mask = 16'hA8A8;
defparam \Arena_16bitCout_vec[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N26
cycloneii_lcell_comb \Arena_16bitCout_vec[0]~8 (
// Equation(s):
// \Arena_16bitCout_vec[0]~8_combout  = (\Arena_16bitIN_B_fa~combout [0] & \Arena_16bitIN_Cin_fa~combout )

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [0]),
	.datac(\Arena_16bitIN_Cin_fa~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[0]~8 .lut_mask = 16'hC0C0;
defparam \Arena_16bitCout_vec[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N22
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~1 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~1_combout  = \Arena_16bitIN_B_fa~combout [1] $ (\Arena_16bitIN_A_fa~combout [1] $ (((\Arena_16bitCout_vec[0]~9_combout ) # (\Arena_16bitCout_vec[0]~8_combout ))))

	.dataa(\Arena_16bitIN_B_fa~combout [1]),
	.datab(\Arena_16bitIN_A_fa~combout [1]),
	.datac(\Arena_16bitCout_vec[0]~9_combout ),
	.datad(\Arena_16bitCout_vec[0]~8_combout ),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~1_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~1 .lut_mask = 16'h9996;
defparam \Arena_16bitOUT_Sum_fa~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[2]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[2]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[2]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[2]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[2]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[2]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[2]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[2]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[2]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[2]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[2]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[2]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[2]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneii_lcell_comb \Arena_16bitCout_vec[1]~10 (
// Equation(s):
// \Arena_16bitCout_vec[1]~10_combout  = (\Arena_16bitIN_B_fa~combout [1] & ((\Arena_16bitIN_A_fa~combout [1]) # ((\Arena_16bitCout_vec[0]~9_combout ) # (\Arena_16bitCout_vec[0]~8_combout )))) # (!\Arena_16bitIN_B_fa~combout [1] & 
// (\Arena_16bitIN_A_fa~combout [1] & ((\Arena_16bitCout_vec[0]~9_combout ) # (\Arena_16bitCout_vec[0]~8_combout ))))

	.dataa(\Arena_16bitIN_B_fa~combout [1]),
	.datab(\Arena_16bitIN_A_fa~combout [1]),
	.datac(\Arena_16bitCout_vec[0]~9_combout ),
	.datad(\Arena_16bitCout_vec[0]~8_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[1]~10 .lut_mask = 16'hEEE8;
defparam \Arena_16bitCout_vec[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[2]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[2]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[2]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[2]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[2]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[2]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[2]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[2]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[2]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[2]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[2]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[2]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[2]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~2 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~2_combout  = \Arena_16bitIN_B_fa~combout [2] $ (\Arena_16bitCout_vec[1]~10_combout  $ (\Arena_16bitIN_A_fa~combout [2]))

	.dataa(\Arena_16bitIN_B_fa~combout [2]),
	.datab(\Arena_16bitCout_vec[1]~10_combout ),
	.datac(vcc),
	.datad(\Arena_16bitIN_A_fa~combout [2]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~2_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~2 .lut_mask = 16'h9966;
defparam \Arena_16bitOUT_Sum_fa~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[3]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[3]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[3]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[3]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[3]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[3]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[3]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[3]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[3]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[3]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[3]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[3]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[3]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[3]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[3]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[3]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[3]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[3]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[3]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[3]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[3]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[3]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[3]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[3]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[3]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[3]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N20
cycloneii_lcell_comb \Arena_16bitCout_vec[2]~11 (
// Equation(s):
// \Arena_16bitCout_vec[2]~11_combout  = (\Arena_16bitIN_B_fa~combout [2] & \Arena_16bitCout_vec[1]~10_combout )

	.dataa(\Arena_16bitIN_B_fa~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Arena_16bitCout_vec[1]~10_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[2]~11 .lut_mask = 16'hAA00;
defparam \Arena_16bitCout_vec[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N6
cycloneii_lcell_comb \Arena_16bitCout_vec[2]~12 (
// Equation(s):
// \Arena_16bitCout_vec[2]~12_combout  = (\Arena_16bitIN_A_fa~combout [2] & ((\Arena_16bitIN_B_fa~combout [2]) # (\Arena_16bitCout_vec[1]~10_combout )))

	.dataa(\Arena_16bitIN_B_fa~combout [2]),
	.datab(\Arena_16bitCout_vec[1]~10_combout ),
	.datac(vcc),
	.datad(\Arena_16bitIN_A_fa~combout [2]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[2]~12 .lut_mask = 16'hEE00;
defparam \Arena_16bitCout_vec[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~3 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~3_combout  = \Arena_16bitIN_B_fa~combout [3] $ (\Arena_16bitIN_A_fa~combout [3] $ (((\Arena_16bitCout_vec[2]~11_combout ) # (\Arena_16bitCout_vec[2]~12_combout ))))

	.dataa(\Arena_16bitIN_B_fa~combout [3]),
	.datab(\Arena_16bitIN_A_fa~combout [3]),
	.datac(\Arena_16bitCout_vec[2]~11_combout ),
	.datad(\Arena_16bitCout_vec[2]~12_combout ),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~3_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~3 .lut_mask = 16'h9996;
defparam \Arena_16bitOUT_Sum_fa~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[4]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[4]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[4]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[4]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[4]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[4]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[4]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[4]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[4]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[4]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[4]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[4]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[4]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[4]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[4]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[4]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[4]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[4]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[4]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[4]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[4]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[4]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[4]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[4]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[4]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[4]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N2
cycloneii_lcell_comb \Arena_16bitCout_vec[3]~13 (
// Equation(s):
// \Arena_16bitCout_vec[3]~13_combout  = (\Arena_16bitIN_B_fa~combout [3] & ((\Arena_16bitIN_A_fa~combout [3]) # ((\Arena_16bitCout_vec[2]~11_combout ) # (\Arena_16bitCout_vec[2]~12_combout )))) # (!\Arena_16bitIN_B_fa~combout [3] & 
// (\Arena_16bitIN_A_fa~combout [3] & ((\Arena_16bitCout_vec[2]~11_combout ) # (\Arena_16bitCout_vec[2]~12_combout ))))

	.dataa(\Arena_16bitIN_B_fa~combout [3]),
	.datab(\Arena_16bitIN_A_fa~combout [3]),
	.datac(\Arena_16bitCout_vec[2]~11_combout ),
	.datad(\Arena_16bitCout_vec[2]~12_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[3]~13 .lut_mask = 16'hEEE8;
defparam \Arena_16bitCout_vec[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~4 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~4_combout  = \Arena_16bitIN_A_fa~combout [4] $ (\Arena_16bitIN_B_fa~combout [4] $ (\Arena_16bitCout_vec[3]~13_combout ))

	.dataa(\Arena_16bitIN_A_fa~combout [4]),
	.datab(vcc),
	.datac(\Arena_16bitIN_B_fa~combout [4]),
	.datad(\Arena_16bitCout_vec[3]~13_combout ),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~4_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~4 .lut_mask = 16'hA55A;
defparam \Arena_16bitOUT_Sum_fa~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[5]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[5]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[5]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[5]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[5]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[5]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[5]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[5]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[5]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[5]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[5]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[5]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[5]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneii_lcell_comb \Arena_16bitCout_vec[4]~33 (
// Equation(s):
// \Arena_16bitCout_vec[4]~33_combout  = (\Arena_16bitIN_B_fa~combout [2] & ((\Arena_16bitCout_vec[1]~10_combout ) # (\Arena_16bitIN_A_fa~combout [2]))) # (!\Arena_16bitIN_B_fa~combout [2] & (\Arena_16bitCout_vec[1]~10_combout  & \Arena_16bitIN_A_fa~combout 
// [2]))

	.dataa(\Arena_16bitIN_B_fa~combout [2]),
	.datab(\Arena_16bitCout_vec[1]~10_combout ),
	.datac(vcc),
	.datad(\Arena_16bitIN_A_fa~combout [2]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[4]~33 .lut_mask = 16'hEE88;
defparam \Arena_16bitCout_vec[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneii_lcell_comb \Arena_16bitCout_vec[4]~14 (
// Equation(s):
// \Arena_16bitCout_vec[4]~14_combout  = (\Arena_16bitIN_B_fa~combout [4] & ((\Arena_16bitIN_B_fa~combout [3] & ((\Arena_16bitIN_A_fa~combout [3]) # (\Arena_16bitCout_vec[4]~33_combout ))) # (!\Arena_16bitIN_B_fa~combout [3] & (\Arena_16bitIN_A_fa~combout 
// [3] & \Arena_16bitCout_vec[4]~33_combout ))))

	.dataa(\Arena_16bitIN_B_fa~combout [3]),
	.datab(\Arena_16bitIN_A_fa~combout [3]),
	.datac(\Arena_16bitIN_B_fa~combout [4]),
	.datad(\Arena_16bitCout_vec[4]~33_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[4]~14 .lut_mask = 16'hE080;
defparam \Arena_16bitCout_vec[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
cycloneii_lcell_comb \Arena_16bitCout_vec[4]~15 (
// Equation(s):
// \Arena_16bitCout_vec[4]~15_combout  = (\Arena_16bitIN_B_fa~combout [3] & ((\Arena_16bitIN_A_fa~combout [3]) # ((\Arena_16bitCout_vec[2]~11_combout ) # (\Arena_16bitCout_vec[2]~12_combout )))) # (!\Arena_16bitIN_B_fa~combout [3] & 
// (\Arena_16bitIN_A_fa~combout [3] & ((\Arena_16bitCout_vec[2]~11_combout ) # (\Arena_16bitCout_vec[2]~12_combout ))))

	.dataa(\Arena_16bitIN_B_fa~combout [3]),
	.datab(\Arena_16bitIN_A_fa~combout [3]),
	.datac(\Arena_16bitCout_vec[2]~11_combout ),
	.datad(\Arena_16bitCout_vec[2]~12_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[4]~15 .lut_mask = 16'hEEE8;
defparam \Arena_16bitCout_vec[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N10
cycloneii_lcell_comb \Arena_16bitCout_vec[4]~16 (
// Equation(s):
// \Arena_16bitCout_vec[4]~16_combout  = (\Arena_16bitIN_A_fa~combout [4] & ((\Arena_16bitCout_vec[4]~15_combout ) # (\Arena_16bitIN_B_fa~combout [4])))

	.dataa(\Arena_16bitIN_A_fa~combout [4]),
	.datab(\Arena_16bitCout_vec[4]~15_combout ),
	.datac(\Arena_16bitIN_B_fa~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[4]~16 .lut_mask = 16'hA8A8;
defparam \Arena_16bitCout_vec[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[5]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[5]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[5]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[5]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[5]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[5]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[5]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[5]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[5]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[5]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[5]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[5]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[5]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~5 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~5_combout  = \Arena_16bitIN_A_fa~combout [5] $ (\Arena_16bitIN_B_fa~combout [5] $ (((\Arena_16bitCout_vec[4]~14_combout ) # (\Arena_16bitCout_vec[4]~16_combout ))))

	.dataa(\Arena_16bitIN_A_fa~combout [5]),
	.datab(\Arena_16bitCout_vec[4]~14_combout ),
	.datac(\Arena_16bitCout_vec[4]~16_combout ),
	.datad(\Arena_16bitIN_B_fa~combout [5]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~5_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~5 .lut_mask = 16'hA956;
defparam \Arena_16bitOUT_Sum_fa~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[6]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[6]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[6]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[6]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[6]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[6]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[6]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[6]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[6]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[6]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[6]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[6]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[6]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[6]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[6]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[6]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[6]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[6]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[6]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[6]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[6]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[6]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[6]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[6]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[6]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[6]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
cycloneii_lcell_comb \Arena_16bitCout_vec[5]~17 (
// Equation(s):
// \Arena_16bitCout_vec[5]~17_combout  = (\Arena_16bitIN_A_fa~combout [5] & ((\Arena_16bitCout_vec[4]~14_combout ) # ((\Arena_16bitCout_vec[4]~16_combout ) # (\Arena_16bitIN_B_fa~combout [5])))) # (!\Arena_16bitIN_A_fa~combout [5] & 
// (\Arena_16bitIN_B_fa~combout [5] & ((\Arena_16bitCout_vec[4]~14_combout ) # (\Arena_16bitCout_vec[4]~16_combout ))))

	.dataa(\Arena_16bitIN_A_fa~combout [5]),
	.datab(\Arena_16bitCout_vec[4]~14_combout ),
	.datac(\Arena_16bitCout_vec[4]~16_combout ),
	.datad(\Arena_16bitIN_B_fa~combout [5]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[5]~17 .lut_mask = 16'hFEA8;
defparam \Arena_16bitCout_vec[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~6 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~6_combout  = \Arena_16bitIN_B_fa~combout [6] $ (\Arena_16bitIN_A_fa~combout [6] $ (\Arena_16bitCout_vec[5]~17_combout ))

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [6]),
	.datac(\Arena_16bitIN_A_fa~combout [6]),
	.datad(\Arena_16bitCout_vec[5]~17_combout ),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~6_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~6 .lut_mask = 16'hC33C;
defparam \Arena_16bitOUT_Sum_fa~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
cycloneii_lcell_comb \Arena_16bitCout_vec[6]~18 (
// Equation(s):
// \Arena_16bitCout_vec[6]~18_combout  = (\Arena_16bitIN_B_fa~combout [6] & \Arena_16bitCout_vec[5]~17_combout )

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [6]),
	.datac(vcc),
	.datad(\Arena_16bitCout_vec[5]~17_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[6]~18 .lut_mask = 16'hCC00;
defparam \Arena_16bitCout_vec[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneii_lcell_comb \Arena_16bitCout_vec[6]~19 (
// Equation(s):
// \Arena_16bitCout_vec[6]~19_combout  = (\Arena_16bitIN_A_fa~combout [6] & ((\Arena_16bitIN_B_fa~combout [6]) # (\Arena_16bitCout_vec[5]~17_combout )))

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [6]),
	.datac(\Arena_16bitIN_A_fa~combout [6]),
	.datad(\Arena_16bitCout_vec[5]~17_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[6]~19 .lut_mask = 16'hF0C0;
defparam \Arena_16bitCout_vec[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[7]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[7]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[7]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[7]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[7]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[7]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[7]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[7]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[7]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[7]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[7]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[7]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[7]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[7]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[7]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[7]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[7]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[7]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[7]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[7]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[7]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[7]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[7]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[7]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[7]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[7]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~7 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~7_combout  = \Arena_16bitIN_B_fa~combout [7] $ (\Arena_16bitIN_A_fa~combout [7] $ (((\Arena_16bitCout_vec[6]~18_combout ) # (\Arena_16bitCout_vec[6]~19_combout ))))

	.dataa(\Arena_16bitCout_vec[6]~18_combout ),
	.datab(\Arena_16bitCout_vec[6]~19_combout ),
	.datac(\Arena_16bitIN_B_fa~combout [7]),
	.datad(\Arena_16bitIN_A_fa~combout [7]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~7_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~7 .lut_mask = 16'hE11E;
defparam \Arena_16bitOUT_Sum_fa~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
cycloneii_lcell_comb \Arena_16bitCout_vec[7]~20 (
// Equation(s):
// \Arena_16bitCout_vec[7]~20_combout  = (\Arena_16bitIN_B_fa~combout [7] & ((\Arena_16bitCout_vec[6]~18_combout ) # ((\Arena_16bitCout_vec[6]~19_combout ) # (\Arena_16bitIN_A_fa~combout [7])))) # (!\Arena_16bitIN_B_fa~combout [7] & 
// (\Arena_16bitIN_A_fa~combout [7] & ((\Arena_16bitCout_vec[6]~18_combout ) # (\Arena_16bitCout_vec[6]~19_combout ))))

	.dataa(\Arena_16bitCout_vec[6]~18_combout ),
	.datab(\Arena_16bitCout_vec[6]~19_combout ),
	.datac(\Arena_16bitIN_B_fa~combout [7]),
	.datad(\Arena_16bitIN_A_fa~combout [7]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[7]~20 .lut_mask = 16'hFEE0;
defparam \Arena_16bitCout_vec[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[8]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[8]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[8]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[8]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[8]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[8]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[8]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[8]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[8]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[8]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[8]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[8]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[8]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[8]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[8]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[8]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[8]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[8]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[8]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[8]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[8]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[8]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[8]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[8]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[8]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[8]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~8 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~8_combout  = \Arena_16bitCout_vec[7]~20_combout  $ (\Arena_16bitIN_B_fa~combout [8] $ (\Arena_16bitIN_A_fa~combout [8]))

	.dataa(\Arena_16bitCout_vec[7]~20_combout ),
	.datab(\Arena_16bitIN_B_fa~combout [8]),
	.datac(vcc),
	.datad(\Arena_16bitIN_A_fa~combout [8]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~8_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~8 .lut_mask = 16'h9966;
defparam \Arena_16bitOUT_Sum_fa~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
cycloneii_lcell_comb \Arena_16bitCout_vec[8]~21 (
// Equation(s):
// \Arena_16bitCout_vec[8]~21_combout  = (\Arena_16bitIN_B_fa~combout [8] & \Arena_16bitCout_vec[7]~20_combout )

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [8]),
	.datac(vcc),
	.datad(\Arena_16bitCout_vec[7]~20_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[8]~21 .lut_mask = 16'hCC00;
defparam \Arena_16bitCout_vec[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
cycloneii_lcell_comb \Arena_16bitCout_vec[8]~22 (
// Equation(s):
// \Arena_16bitCout_vec[8]~22_combout  = (\Arena_16bitIN_A_fa~combout [8] & ((\Arena_16bitCout_vec[7]~20_combout ) # (\Arena_16bitIN_B_fa~combout [8])))

	.dataa(\Arena_16bitCout_vec[7]~20_combout ),
	.datab(\Arena_16bitIN_B_fa~combout [8]),
	.datac(vcc),
	.datad(\Arena_16bitIN_A_fa~combout [8]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[8]~22 .lut_mask = 16'hEE00;
defparam \Arena_16bitCout_vec[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[9]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[9]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[9]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[9]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[9]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[9]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[9]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[9]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[9]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[9]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[9]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[9]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[9]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[9]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[9]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[9]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[9]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[9]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[9]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[9]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[9]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[9]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[9]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[9]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[9]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[9]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~9 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~9_combout  = \Arena_16bitIN_A_fa~combout [9] $ (\Arena_16bitIN_B_fa~combout [9] $ (((\Arena_16bitCout_vec[8]~21_combout ) # (\Arena_16bitCout_vec[8]~22_combout ))))

	.dataa(\Arena_16bitCout_vec[8]~21_combout ),
	.datab(\Arena_16bitCout_vec[8]~22_combout ),
	.datac(\Arena_16bitIN_A_fa~combout [9]),
	.datad(\Arena_16bitIN_B_fa~combout [9]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~9_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~9 .lut_mask = 16'hE11E;
defparam \Arena_16bitOUT_Sum_fa~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[10]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[10]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[10]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[10]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[10]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[10]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[10]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[10]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[10]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[10]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[10]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[10]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[10]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneii_lcell_comb \Arena_16bitCout_vec[9]~23 (
// Equation(s):
// \Arena_16bitCout_vec[9]~23_combout  = (\Arena_16bitIN_A_fa~combout [9] & ((\Arena_16bitCout_vec[8]~21_combout ) # ((\Arena_16bitCout_vec[8]~22_combout ) # (\Arena_16bitIN_B_fa~combout [9])))) # (!\Arena_16bitIN_A_fa~combout [9] & 
// (\Arena_16bitIN_B_fa~combout [9] & ((\Arena_16bitCout_vec[8]~21_combout ) # (\Arena_16bitCout_vec[8]~22_combout ))))

	.dataa(\Arena_16bitCout_vec[8]~21_combout ),
	.datab(\Arena_16bitCout_vec[8]~22_combout ),
	.datac(\Arena_16bitIN_A_fa~combout [9]),
	.datad(\Arena_16bitIN_B_fa~combout [9]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[9]~23 .lut_mask = 16'hFEE0;
defparam \Arena_16bitCout_vec[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[10]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[10]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[10]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[10]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[10]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[10]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[10]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[10]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[10]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[10]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[10]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[10]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[10]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N16
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~10 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~10_combout  = \Arena_16bitIN_B_fa~combout [10] $ (\Arena_16bitCout_vec[9]~23_combout  $ (\Arena_16bitIN_A_fa~combout [10]))

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [10]),
	.datac(\Arena_16bitCout_vec[9]~23_combout ),
	.datad(\Arena_16bitIN_A_fa~combout [10]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~10_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~10 .lut_mask = 16'hC33C;
defparam \Arena_16bitOUT_Sum_fa~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[11]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[11]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[11]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[11]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[11]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[11]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[11]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[11]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[11]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[11]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[11]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[11]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[11]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N26
cycloneii_lcell_comb \Arena_16bitCout_vec[10]~24 (
// Equation(s):
// \Arena_16bitCout_vec[10]~24_combout  = (\Arena_16bitIN_B_fa~combout [10] & \Arena_16bitCout_vec[9]~23_combout )

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [10]),
	.datac(\Arena_16bitCout_vec[9]~23_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[10]~24 .lut_mask = 16'hC0C0;
defparam \Arena_16bitCout_vec[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N20
cycloneii_lcell_comb \Arena_16bitCout_vec[10]~25 (
// Equation(s):
// \Arena_16bitCout_vec[10]~25_combout  = (\Arena_16bitIN_A_fa~combout [10] & ((\Arena_16bitIN_B_fa~combout [10]) # (\Arena_16bitCout_vec[9]~23_combout )))

	.dataa(vcc),
	.datab(\Arena_16bitIN_B_fa~combout [10]),
	.datac(\Arena_16bitCout_vec[9]~23_combout ),
	.datad(\Arena_16bitIN_A_fa~combout [10]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[10]~25 .lut_mask = 16'hFC00;
defparam \Arena_16bitCout_vec[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[11]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[11]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[11]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[11]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[11]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[11]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[11]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[11]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[11]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[11]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[11]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[11]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[11]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N22
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~11 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~11_combout  = \Arena_16bitIN_A_fa~combout [11] $ (\Arena_16bitIN_B_fa~combout [11] $ (((\Arena_16bitCout_vec[10]~24_combout ) # (\Arena_16bitCout_vec[10]~25_combout ))))

	.dataa(\Arena_16bitIN_A_fa~combout [11]),
	.datab(\Arena_16bitCout_vec[10]~24_combout ),
	.datac(\Arena_16bitCout_vec[10]~25_combout ),
	.datad(\Arena_16bitIN_B_fa~combout [11]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~11_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~11 .lut_mask = 16'hA956;
defparam \Arena_16bitOUT_Sum_fa~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[12]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[12]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[12]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[12]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[12]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[12]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[12]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[12]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[12]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[12]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[12]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[12]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[12]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[12]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[12]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[12]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[12]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[12]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[12]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[12]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[12]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[12]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[12]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[12]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[12]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[12]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N8
cycloneii_lcell_comb \Arena_16bitCout_vec[11]~26 (
// Equation(s):
// \Arena_16bitCout_vec[11]~26_combout  = (\Arena_16bitIN_A_fa~combout [11] & ((\Arena_16bitCout_vec[10]~24_combout ) # ((\Arena_16bitCout_vec[10]~25_combout ) # (\Arena_16bitIN_B_fa~combout [11])))) # (!\Arena_16bitIN_A_fa~combout [11] & 
// (\Arena_16bitIN_B_fa~combout [11] & ((\Arena_16bitCout_vec[10]~24_combout ) # (\Arena_16bitCout_vec[10]~25_combout ))))

	.dataa(\Arena_16bitIN_A_fa~combout [11]),
	.datab(\Arena_16bitCout_vec[10]~24_combout ),
	.datac(\Arena_16bitCout_vec[10]~25_combout ),
	.datad(\Arena_16bitIN_B_fa~combout [11]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[11]~26 .lut_mask = 16'hFEA8;
defparam \Arena_16bitCout_vec[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N18
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~12 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~12_combout  = \Arena_16bitIN_A_fa~combout [12] $ (\Arena_16bitIN_B_fa~combout [12] $ (\Arena_16bitCout_vec[11]~26_combout ))

	.dataa(vcc),
	.datab(\Arena_16bitIN_A_fa~combout [12]),
	.datac(\Arena_16bitIN_B_fa~combout [12]),
	.datad(\Arena_16bitCout_vec[11]~26_combout ),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~12_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~12 .lut_mask = 16'hC33C;
defparam \Arena_16bitOUT_Sum_fa~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N6
cycloneii_lcell_comb \Arena_16bitCout_vec[12]~28 (
// Equation(s):
// \Arena_16bitCout_vec[12]~28_combout  = (\Arena_16bitIN_A_fa~combout [12] & ((\Arena_16bitIN_B_fa~combout [12]) # (\Arena_16bitCout_vec[11]~26_combout )))

	.dataa(vcc),
	.datab(\Arena_16bitIN_A_fa~combout [12]),
	.datac(\Arena_16bitIN_B_fa~combout [12]),
	.datad(\Arena_16bitCout_vec[11]~26_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[12]~28 .lut_mask = 16'hCCC0;
defparam \Arena_16bitCout_vec[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N28
cycloneii_lcell_comb \Arena_16bitCout_vec[12]~27 (
// Equation(s):
// \Arena_16bitCout_vec[12]~27_combout  = (\Arena_16bitIN_B_fa~combout [12] & \Arena_16bitCout_vec[11]~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_16bitIN_B_fa~combout [12]),
	.datad(\Arena_16bitCout_vec[11]~26_combout ),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[12]~27 .lut_mask = 16'hF000;
defparam \Arena_16bitCout_vec[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[13]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[13]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[13]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[13]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[13]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[13]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[13]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[13]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[13]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[13]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[13]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[13]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[13]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[13]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[13]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[13]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[13]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[13]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[13]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[13]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[13]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[13]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[13]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[13]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[13]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[13]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N0
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~13 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~13_combout  = \Arena_16bitIN_A_fa~combout [13] $ (\Arena_16bitIN_B_fa~combout [13] $ (((\Arena_16bitCout_vec[12]~28_combout ) # (\Arena_16bitCout_vec[12]~27_combout ))))

	.dataa(\Arena_16bitCout_vec[12]~28_combout ),
	.datab(\Arena_16bitCout_vec[12]~27_combout ),
	.datac(\Arena_16bitIN_A_fa~combout [13]),
	.datad(\Arena_16bitIN_B_fa~combout [13]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~13_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~13 .lut_mask = 16'hE11E;
defparam \Arena_16bitOUT_Sum_fa~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N10
cycloneii_lcell_comb \Arena_16bitCout_vec[13]~29 (
// Equation(s):
// \Arena_16bitCout_vec[13]~29_combout  = (\Arena_16bitIN_A_fa~combout [13] & ((\Arena_16bitCout_vec[12]~28_combout ) # ((\Arena_16bitCout_vec[12]~27_combout ) # (\Arena_16bitIN_B_fa~combout [13])))) # (!\Arena_16bitIN_A_fa~combout [13] & 
// (\Arena_16bitIN_B_fa~combout [13] & ((\Arena_16bitCout_vec[12]~28_combout ) # (\Arena_16bitCout_vec[12]~27_combout ))))

	.dataa(\Arena_16bitCout_vec[12]~28_combout ),
	.datab(\Arena_16bitCout_vec[12]~27_combout ),
	.datac(\Arena_16bitIN_A_fa~combout [13]),
	.datad(\Arena_16bitIN_B_fa~combout [13]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[13]~29 .lut_mask = 16'hFEE0;
defparam \Arena_16bitCout_vec[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[14]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[14]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[14]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[14]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[14]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[14]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[14]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[14]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[14]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[14]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[14]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[14]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[14]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[14]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[14]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[14]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[14]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[14]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[14]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[14]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[14]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[14]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[14]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[14]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[14]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[14]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N12
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~14 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~14_combout  = \Arena_16bitCout_vec[13]~29_combout  $ (\Arena_16bitIN_B_fa~combout [14] $ (\Arena_16bitIN_A_fa~combout [14]))

	.dataa(\Arena_16bitCout_vec[13]~29_combout ),
	.datab(vcc),
	.datac(\Arena_16bitIN_B_fa~combout [14]),
	.datad(\Arena_16bitIN_A_fa~combout [14]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~14_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~14 .lut_mask = 16'hA55A;
defparam \Arena_16bitOUT_Sum_fa~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_A_fa[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_A_fa~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_A_fa[15]));
// synopsys translate_off
defparam \Arena_16bitIN_A_fa[15]~I .input_async_reset = "none";
defparam \Arena_16bitIN_A_fa[15]~I .input_power_up = "low";
defparam \Arena_16bitIN_A_fa[15]~I .input_register_mode = "none";
defparam \Arena_16bitIN_A_fa[15]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[15]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_A_fa[15]~I .oe_power_up = "low";
defparam \Arena_16bitIN_A_fa[15]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_A_fa[15]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_A_fa[15]~I .operation_mode = "input";
defparam \Arena_16bitIN_A_fa[15]~I .output_async_reset = "none";
defparam \Arena_16bitIN_A_fa[15]~I .output_power_up = "low";
defparam \Arena_16bitIN_A_fa[15]~I .output_register_mode = "none";
defparam \Arena_16bitIN_A_fa[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N30
cycloneii_lcell_comb \Arena_16bitCout_vec[14]~30 (
// Equation(s):
// \Arena_16bitCout_vec[14]~30_combout  = (\Arena_16bitCout_vec[13]~29_combout  & \Arena_16bitIN_B_fa~combout [14])

	.dataa(\Arena_16bitCout_vec[13]~29_combout ),
	.datab(vcc),
	.datac(\Arena_16bitIN_B_fa~combout [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[14]~30 .lut_mask = 16'hA0A0;
defparam \Arena_16bitCout_vec[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N24
cycloneii_lcell_comb \Arena_16bitCout_vec[14]~31 (
// Equation(s):
// \Arena_16bitCout_vec[14]~31_combout  = (\Arena_16bitIN_A_fa~combout [14] & ((\Arena_16bitCout_vec[13]~29_combout ) # (\Arena_16bitIN_B_fa~combout [14])))

	.dataa(\Arena_16bitCout_vec[13]~29_combout ),
	.datab(vcc),
	.datac(\Arena_16bitIN_B_fa~combout [14]),
	.datad(\Arena_16bitIN_A_fa~combout [14]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec[14]~31 .lut_mask = 16'hFA00;
defparam \Arena_16bitCout_vec[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_16bitIN_B_fa[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_16bitIN_B_fa~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitIN_B_fa[15]));
// synopsys translate_off
defparam \Arena_16bitIN_B_fa[15]~I .input_async_reset = "none";
defparam \Arena_16bitIN_B_fa[15]~I .input_power_up = "low";
defparam \Arena_16bitIN_B_fa[15]~I .input_register_mode = "none";
defparam \Arena_16bitIN_B_fa[15]~I .input_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[15]~I .oe_async_reset = "none";
defparam \Arena_16bitIN_B_fa[15]~I .oe_power_up = "low";
defparam \Arena_16bitIN_B_fa[15]~I .oe_register_mode = "none";
defparam \Arena_16bitIN_B_fa[15]~I .oe_sync_reset = "none";
defparam \Arena_16bitIN_B_fa[15]~I .operation_mode = "input";
defparam \Arena_16bitIN_B_fa[15]~I .output_async_reset = "none";
defparam \Arena_16bitIN_B_fa[15]~I .output_power_up = "low";
defparam \Arena_16bitIN_B_fa[15]~I .output_register_mode = "none";
defparam \Arena_16bitIN_B_fa[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N2
cycloneii_lcell_comb \Arena_16bitOUT_Sum_fa~15 (
// Equation(s):
// \Arena_16bitOUT_Sum_fa~15_combout  = \Arena_16bitIN_A_fa~combout [15] $ (\Arena_16bitIN_B_fa~combout [15] $ (((\Arena_16bitCout_vec[14]~30_combout ) # (\Arena_16bitCout_vec[14]~31_combout ))))

	.dataa(\Arena_16bitIN_A_fa~combout [15]),
	.datab(\Arena_16bitCout_vec[14]~30_combout ),
	.datac(\Arena_16bitCout_vec[14]~31_combout ),
	.datad(\Arena_16bitIN_B_fa~combout [15]),
	.cin(gnd),
	.combout(\Arena_16bitOUT_Sum_fa~15_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa~15 .lut_mask = 16'hA956;
defparam \Arena_16bitOUT_Sum_fa~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N4
cycloneii_lcell_comb \Arena_16bitCout_vec~32 (
// Equation(s):
// \Arena_16bitCout_vec~32_combout  = (\Arena_16bitIN_A_fa~combout [15] & ((\Arena_16bitCout_vec[14]~30_combout ) # ((\Arena_16bitCout_vec[14]~31_combout ) # (\Arena_16bitIN_B_fa~combout [15])))) # (!\Arena_16bitIN_A_fa~combout [15] & 
// (\Arena_16bitIN_B_fa~combout [15] & ((\Arena_16bitCout_vec[14]~30_combout ) # (\Arena_16bitCout_vec[14]~31_combout ))))

	.dataa(\Arena_16bitIN_A_fa~combout [15]),
	.datab(\Arena_16bitCout_vec[14]~30_combout ),
	.datac(\Arena_16bitCout_vec[14]~31_combout ),
	.datad(\Arena_16bitIN_B_fa~combout [15]),
	.cin(gnd),
	.combout(\Arena_16bitCout_vec~32_combout ),
	.cout());
// synopsys translate_off
defparam \Arena_16bitCout_vec~32 .lut_mask = 16'hFEA8;
defparam \Arena_16bitCout_vec~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[0]~I (
	.datain(\Arena_16bitOUT_Sum_fa~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[0]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[0]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[0]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[0]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[0]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[0]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[1]~I (
	.datain(\Arena_16bitOUT_Sum_fa~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[1]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[1]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[1]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[1]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[1]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[1]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[2]~I (
	.datain(\Arena_16bitOUT_Sum_fa~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[2]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[2]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[2]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[2]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[2]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[2]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[3]~I (
	.datain(\Arena_16bitOUT_Sum_fa~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[3]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[3]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[3]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[3]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[3]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[3]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[4]~I (
	.datain(\Arena_16bitOUT_Sum_fa~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[4]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[4]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[4]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[4]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[4]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[4]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[5]~I (
	.datain(\Arena_16bitOUT_Sum_fa~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[5]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[5]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[5]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[5]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[5]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[5]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[6]~I (
	.datain(\Arena_16bitOUT_Sum_fa~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[6]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[6]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[6]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[6]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[6]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[6]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[7]~I (
	.datain(\Arena_16bitOUT_Sum_fa~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[7]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[7]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[7]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[7]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[7]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[7]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[8]~I (
	.datain(\Arena_16bitOUT_Sum_fa~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[8]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[8]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[8]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[8]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[8]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[8]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[9]~I (
	.datain(\Arena_16bitOUT_Sum_fa~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[9]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[9]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[9]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[9]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[9]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[9]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[10]~I (
	.datain(\Arena_16bitOUT_Sum_fa~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[10]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[10]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[10]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[10]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[10]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[10]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[11]~I (
	.datain(\Arena_16bitOUT_Sum_fa~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[11]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[11]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[11]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[11]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[11]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[11]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[12]~I (
	.datain(\Arena_16bitOUT_Sum_fa~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[12]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[12]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[12]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[12]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[12]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[12]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[13]~I (
	.datain(\Arena_16bitOUT_Sum_fa~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[13]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[13]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[13]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[13]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[13]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[13]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[14]~I (
	.datain(\Arena_16bitOUT_Sum_fa~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[14]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[14]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[14]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[14]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[14]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[14]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Sum_fa[15]~I (
	.datain(\Arena_16bitOUT_Sum_fa~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Sum_fa[15]));
// synopsys translate_off
defparam \Arena_16bitOUT_Sum_fa[15]~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .input_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[15]~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[15]~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .operation_mode = "output";
defparam \Arena_16bitOUT_Sum_fa[15]~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .output_power_up = "low";
defparam \Arena_16bitOUT_Sum_fa[15]~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Sum_fa[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_16bitOUT_Cout_fa~I (
	.datain(\Arena_16bitCout_vec~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_16bitOUT_Cout_fa));
// synopsys translate_off
defparam \Arena_16bitOUT_Cout_fa~I .input_async_reset = "none";
defparam \Arena_16bitOUT_Cout_fa~I .input_power_up = "low";
defparam \Arena_16bitOUT_Cout_fa~I .input_register_mode = "none";
defparam \Arena_16bitOUT_Cout_fa~I .input_sync_reset = "none";
defparam \Arena_16bitOUT_Cout_fa~I .oe_async_reset = "none";
defparam \Arena_16bitOUT_Cout_fa~I .oe_power_up = "low";
defparam \Arena_16bitOUT_Cout_fa~I .oe_register_mode = "none";
defparam \Arena_16bitOUT_Cout_fa~I .oe_sync_reset = "none";
defparam \Arena_16bitOUT_Cout_fa~I .operation_mode = "output";
defparam \Arena_16bitOUT_Cout_fa~I .output_async_reset = "none";
defparam \Arena_16bitOUT_Cout_fa~I .output_power_up = "low";
defparam \Arena_16bitOUT_Cout_fa~I .output_register_mode = "none";
defparam \Arena_16bitOUT_Cout_fa~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
