-- generated by newgenasym Fri Jul 04 15:17:48 2003

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity zjys81r5_2pl is
    port (    
	A:         IN     STD_LOGIC;    
	B:         IN     STD_LOGIC;    
	Y1:        OUT    STD_LOGIC;    
	Y2:        OUT    STD_LOGIC);
end zjys81r5_2pl;
