v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 47200 46000 1 0 0 asic-nmos-1.sym
{
T 48600 46800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 46800 5 10 1 1 0 0 1
refdes=M1
T 47900 46800 5 8 1 1 0 0 1
model-name=nmos4
T 47100 46600 5 8 1 0 0 0 1
w=1u
T 47100 46300 5 8 1 0 0 0 1
l=3u
}
C 47200 44900 1 0 0 asic-nmos-1.sym
{
T 48600 45700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 45700 5 10 1 1 0 0 1
refdes=M2
T 47900 45700 5 8 1 1 0 0 1
model-name=nmos4
T 47100 45500 5 8 1 0 0 0 1
w=1u
T 47100 45200 5 8 1 0 0 0 1
l=3u
}
C 44300 48700 1 0 0 asic-pmos-1.sym
{
T 45700 49500 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 44600 49500 5 10 1 1 0 0 1
refdes=M3
T 45000 49500 5 8 1 1 0 0 1
model-name=pmos4
T 44100 49300 5 8 1 0 0 0 1
w=10u
T 44300 49000 5 8 1 0 0 0 1
l=1u
}
C 46300 48700 1 0 0 asic-pmos-1.sym
{
T 47700 49500 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46600 49500 5 10 1 1 0 0 1
refdes=M4
T 47000 49500 5 8 1 1 0 0 1
model-name=pmos4
T 46100 49300 5 8 1 0 0 0 1
w=10u
T 46300 49000 5 8 1 0 0 0 1
l=1u
}
N 44900 48700 44900 48600 4
N 46900 48600 46900 48700 4
N 44900 49700 44900 49900 4
N 46900 49900 46900 49700 4
N 47800 46000 47800 45900 4
N 45000 49200 45600 49200 4
N 47600 49200 47000 49200 4
N 47900 45400 48300 45400 4
N 47900 46500 48300 46500 4
C 48200 48700 1 0 0 asic-pmos-1.sym
{
T 49600 49500 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 48500 49500 5 10 1 1 0 0 1
refdes=M5
T 48900 49500 5 8 1 1 0 0 1
model-name=pmos4
T 48000 49300 5 8 1 0 0 0 1
w=10u
T 48200 49000 5 8 1 0 0 0 1
l=1u
}
C 50200 48700 1 0 0 asic-pmos-1.sym
{
T 51600 49500 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50500 49500 5 10 1 1 0 0 1
refdes=M6
T 50900 49500 5 8 1 1 0 0 1
model-name=pmos4
T 50000 49300 5 8 1 0 0 0 1
w=10u
T 50200 49000 5 8 1 0 0 0 1
l=1u
}
N 48800 48700 48800 48600 4
N 50800 48600 50800 48700 4
N 48800 49700 48800 49900 4
N 50800 49900 50800 49700 4
N 48200 49200 48100 49200 4
N 50200 49200 50100 49200 4
N 48900 49200 49500 49200 4
N 51500 49200 50900 49200 4
C 47200 43800 1 0 0 asic-nmos-1.sym
{
T 48600 44600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 44600 5 10 1 1 0 0 1
refdes=M7
T 47900 44600 5 8 1 1 0 0 1
model-name=nmos4
T 47100 44400 5 8 1 0 0 0 1
w=1u
T 47100 44100 5 8 1 0 0 0 1
l=3u
}
C 47200 42700 1 0 0 asic-nmos-1.sym
{
T 48600 43500 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 43500 5 10 1 1 0 0 1
refdes=M8
T 47900 43500 5 8 1 1 0 0 1
model-name=nmos4
T 47100 43300 5 8 1 0 0 0 1
w=1u
T 47100 43000 5 8 1 0 0 0 1
l=3u
}
N 47800 43800 47800 43700 4
N 47900 43200 48300 43200 4
N 47900 44300 48300 44300 4
N 47800 44900 47800 44800 4
N 46100 46500 46100 48400 4
N 44200 49200 44300 49200 4
N 44200 49200 44200 48400 4
N 44200 48400 46100 48400 4
N 46200 45400 46200 49200 4
N 46200 49200 46300 49200 4
N 48100 49200 48100 48500 4
N 48100 48500 46300 48500 4
N 46300 44300 46300 48500 4
N 46400 43200 46400 48400 4
N 50100 49200 50100 48400 4
N 46400 48400 50100 48400 4
C 47200 41600 1 0 0 asic-nmos-1.sym
{
T 48600 42400 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 42400 5 10 1 1 0 0 1
refdes=M9
T 47900 42400 5 8 1 1 0 0 1
model-name=nmos4
T 47100 42200 5 8 1 0 0 0 1
w=1u
T 47100 41900 5 8 1 0 0 0 1
l=3u
}
N 47800 42600 47800 42700 4
N 47900 42100 48300 42100 4
C 52300 48700 1 0 0 asic-pmos-1.sym
{
T 53700 49500 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 52600 49500 5 10 1 1 0 0 1
refdes=M10
T 53000 49500 5 8 1 1 0 0 1
model-name=pmos4
T 52100 49300 5 8 1 0 0 0 1
w=10u
T 52300 49000 5 8 1 0 0 0 1
l=1u
}
N 52900 48600 52900 48700 4
N 52900 49900 52900 49700 4
N 52300 49200 52200 49200 4
N 53600 49200 53000 49200 4
N 46500 42100 46500 48300 4
N 46500 48300 52200 48300 4
N 52200 48300 52200 49200 4
C 47200 47100 1 0 0 asic-nmos-1.sym
{
T 48600 47900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 47900 5 10 1 1 0 0 1
refdes=M11
T 47900 47900 5 8 1 1 0 0 1
model-name=nmos4
T 47100 47700 5 8 1 0 0 0 1
w=1u
T 47100 47400 5 8 1 0 0 0 1
l=3u
}
N 47800 47100 47800 47000 4
N 47900 47600 48300 47600 4
C 47200 40500 1 0 0 asic-nmos-1.sym
{
T 48600 41300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 41300 5 10 1 1 0 0 1
refdes=M12
T 47900 41300 5 8 1 1 0 0 1
model-name=nmos4
T 47100 41100 5 8 1 0 0 0 1
w=1u
T 47100 40800 5 8 1 0 0 0 1
l=3u
}
N 47800 41500 47800 41600 4
N 47900 41000 48300 41000 4
N 47800 40400 47800 40500 4
N 46600 41000 46600 48200 4
C 54400 48700 1 0 0 asic-pmos-1.sym
{
T 55800 49500 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54700 49500 5 10 1 1 0 0 1
refdes=M13
T 55100 49500 5 8 1 1 0 0 1
model-name=pmos4
T 54200 49300 5 8 1 0 0 0 1
w=10u
T 54400 49000 5 8 1 0 0 0 1
l=1u
}
N 55000 48600 55000 48700 4
N 55000 49900 55000 49700 4
N 54400 49200 54300 49200 4
N 55700 49200 55100 49200 4
C 42300 48700 1 0 0 asic-pmos-1.sym
{
T 43700 49500 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 42600 49500 5 10 1 1 0 0 1
refdes=M14
T 43000 49500 5 8 1 1 0 0 1
model-name=pmos4
T 42100 49300 5 8 1 0 0 0 1
w=10u
T 42300 49000 5 8 1 0 0 0 1
l=1u
}
N 42900 48600 42900 48700 4
N 42900 49900 42900 49700 4
N 42300 49200 42200 49200 4
N 43600 49200 43000 49200 4
N 42200 48300 42200 49200 4
N 46000 47600 46000 48300 4
N 46000 48300 42200 48300 4
N 42900 49900 55000 49900 4
N 54300 48200 54300 49200 4
N 46600 48200 54300 48200 4
N 47800 48100 47800 48600 4
T 51700 40900 9 16 1 0 0 0 1
7-input NAND Gate
T 50000 40400 9 10 1 0 0 0 1
7i_nand.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54100 40400 9 10 1 0 0 0 1
1
T 54200 40100 9 10 1 0 0 0 1
Facundo J Ferrer
N 43600 49200 43600 50200 4
N 43600 50200 47900 50200 4
N 55700 49200 55700 50200 4
N 55700 50200 47900 50200 4
N 45600 49200 45600 50200 4
N 47600 49200 47600 50200 4
N 49500 49200 49500 50200 4
N 51500 49200 51500 50200 4
N 53600 49200 53600 50200 4
N 48300 40400 48300 47600 4
C 55400 48300 1 0 0 spice-subcircuit-IO-1.sym
{
T 56300 48700 5 10 0 1 0 0 1
device=spice-IO
T 56250 48550 5 10 1 1 0 0 1
refdes=P1
}
C 48100 50800 1 180 0 spice-subcircuit-IO-1.sym
{
T 47200 50400 5 10 0 1 180 0 1
device=spice-IO
T 47250 50550 5 10 1 1 180 0 1
refdes=P2
}
C 47200 40700 1 180 0 spice-subcircuit-IO-1.sym
{
T 46300 40300 5 10 0 1 180 0 1
device=spice-IO
T 46350 40450 5 10 1 1 180 0 1
refdes=P3
}
C 44800 47900 1 180 0 spice-subcircuit-IO-1.sym
{
T 43900 47500 5 10 0 1 180 0 1
device=spice-IO
T 43950 47650 5 10 1 1 180 0 1
refdes=P4
}
C 44800 46800 1 180 0 spice-subcircuit-IO-1.sym
{
T 43900 46400 5 10 0 1 180 0 1
device=spice-IO
T 43950 46550 5 10 1 1 180 0 1
refdes=P5
}
C 44800 45700 1 180 0 spice-subcircuit-IO-1.sym
{
T 43900 45300 5 10 0 1 180 0 1
device=spice-IO
T 43950 45450 5 10 1 1 180 0 1
refdes=P6
}
C 44800 44600 1 180 0 spice-subcircuit-IO-1.sym
{
T 43900 44200 5 10 0 1 180 0 1
device=spice-IO
T 43950 44350 5 10 1 1 180 0 1
refdes=P7
}
C 44800 43500 1 180 0 spice-subcircuit-IO-1.sym
{
T 43900 43100 5 10 0 1 180 0 1
device=spice-IO
T 43950 43250 5 10 1 1 180 0 1
refdes=P8
}
C 44800 42400 1 180 0 spice-subcircuit-IO-1.sym
{
T 43900 42000 5 10 0 1 180 0 1
device=spice-IO
T 43950 42150 5 10 1 1 180 0 1
refdes=P9
}
C 44800 41300 1 180 0 spice-subcircuit-IO-1.sym
{
T 43900 40900 5 10 0 1 180 0 1
device=spice-IO
T 43950 41050 5 10 1 1 180 0 1
refdes=P10
}
N 42900 48600 55600 48600 4
N 47900 49900 47900 50500 4
N 47000 40400 48300 40400 4
N 44600 47600 47200 47600 4
N 44600 46500 47200 46500 4
N 44600 45400 47200 45400 4
N 44600 44300 47200 44300 4
N 44600 43200 47200 43200 4
N 44600 42100 47200 42100 4
N 44600 41000 47200 41000 4
C 50000 45900 1 0 0 spice-subcircuit-LL-1.sym
{
T 50100 46200 5 10 0 1 0 0 1
device=spice-subcircuit-LL
T 50100 46300 5 10 1 1 0 0 1
refdes=A1
T 50100 46000 5 10 1 1 0 0 1
model-name=7nand1
}
C 50000 44700 1 0 0 spice-model-1.sym
{
T 50100 45400 5 10 0 1 0 0 1
device=model
T 50100 45300 5 10 1 1 0 0 1
refdes=A2
T 51300 45000 5 10 1 1 0 0 1
model-name=nmos4
T 50500 44800 5 10 1 1 0 0 1
file=../model/nmos4.model
}
C 50000 43700 1 0 0 spice-model-1.sym
{
T 50100 44400 5 10 0 1 0 0 1
device=model
T 50100 44300 5 10 1 1 0 0 1
refdes=A3
T 51300 44000 5 10 1 1 0 0 1
model-name=pmos4
T 50500 43800 5 10 1 1 0 0 1
file=../model/pmos4.model
}
