

================================================================
== Vitis HLS Report for 'FIR8_Pipeline_MACC_LOOP'
================================================================
* Date:           Sat Oct 18 17:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.139 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       13|       13|  13.000 us|  13.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MACC_LOOP  |       11|       11|         5|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [c_untimed/FIR8.cpp:46]   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [c_untimed/FIR8.cpp:61]   --->   Operation 9 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln61 = store i4 0, i4 %i_1" [c_untimed/FIR8.cpp:61]   --->   Operation 10 'store' 'store_ln61' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln46 = store i16 0, i16 %acc" [c_untimed/FIR8.cpp:46]   --->   Operation 11 'store' 'store_ln46' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [c_untimed/FIR8.cpp:61]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.49ns)   --->   "%icmp_ln61 = icmp_eq  i4 %i, i4 8" [c_untimed/FIR8.cpp:61]   --->   Operation 14 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.49ns)   --->   "%add_ln61 = add i4 %i, i4 1" [c_untimed/FIR8.cpp:61]   --->   Operation 15 'add' 'add_ln61' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc16.split, void %for.end17.exitStub" [c_untimed/FIR8.cpp:61]   --->   Operation 16 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %i" [c_untimed/FIR8.cpp:61]   --->   Operation 17 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filter_taps_addr = getelementptr i6 %filter_taps, i64 0, i64 %zext_ln61" [c_untimed/FIR8.cpp:62]   --->   Operation 18 'getelementptr' 'filter_taps_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.75ns)   --->   "%filter_taps_load = load i3 %filter_taps_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 19 'load' 'filter_taps_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i8 %shift_reg, i64 0, i64 %zext_ln61" [c_untimed/FIR8.cpp:62]   --->   Operation 20 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.75ns)   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 21 'load' 'shift_reg_load' <Predicate = (!icmp_ln61)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%store_ln61 = store i4 %add_ln61, i4 %i_1" [c_untimed/FIR8.cpp:61]   --->   Operation 22 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 23 [1/2] ( I:1.75ns O:1.75ns )   --->   "%filter_taps_load = load i3 %filter_taps_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 23 'load' 'filter_taps_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %filter_taps_load" [c_untimed/FIR8.cpp:62]   --->   Operation 24 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] ( I:1.75ns O:1.75ns )   --->   "%shift_reg_load = load i3 %shift_reg_addr" [c_untimed/FIR8.cpp:62]   --->   Operation 25 'load' 'shift_reg_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i8 %shift_reg_load" [c_untimed/FIR8.cpp:62]   --->   Operation 26 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [3/3] (1.38ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 27 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 28 [2/3] (1.38ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 28 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%acc_load = load i16 %acc" [c_untimed/FIR8.cpp:62]   --->   Operation 29 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/3] (0.00ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln62 = mul i14 %zext_ln62_1, i14 %zext_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 30 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into DSP with root node acc_1)   --->   "%zext_ln62_2 = zext i14 %mul_ln62" [c_untimed/FIR8.cpp:62]   --->   Operation 31 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (1.76ns) (root node of the DSP)   --->   "%acc_1 = add i16 %zext_ln62_2, i16 %acc_load" [c_untimed/FIR8.cpp:62]   --->   Operation 32 'add' 'acc_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%acc_load_1 = load i16 %acc"   --->   Operation 39 'load' 'acc_load_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %acc_out, i16 %acc_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.32ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 1.32>

State 5 <SV = 4> <Delay = 3.08>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [c_untimed/FIR8.cpp:46]   --->   Operation 33 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [c_untimed/FIR8.cpp:46]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [c_untimed/FIR8.cpp:61]   --->   Operation 35 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (1.76ns) (root node of the DSP)   --->   "%acc_1 = add i16 %zext_ln62_2, i16 %acc_load" [c_untimed/FIR8.cpp:62]   --->   Operation 36 'add' 'acc_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (1.32ns)   --->   "%store_ln46 = store i16 %acc_1, i16 %acc" [c_untimed/FIR8.cpp:46]   --->   Operation 37 'store' 'store_ln46' <Predicate = true> <Delay = 1.32>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc16" [c_untimed/FIR8.cpp:61]   --->   Operation 38 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1000.000ns, clock uncertainty: 270.000ns.

 <State 1>: 4.139ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln61', c_untimed/FIR8.cpp:61) of constant 0 on local variable 'i', c_untimed/FIR8.cpp:61 [6]  (1.324 ns)
	'load' operation 4 bit ('i', c_untimed/FIR8.cpp:61) on local variable 'i', c_untimed/FIR8.cpp:61 [10]  (0.000 ns)
	'add' operation 4 bit ('add_ln61', c_untimed/FIR8.cpp:61) [12]  (1.491 ns)
	'store' operation 0 bit ('store_ln61', c_untimed/FIR8.cpp:61) of variable 'add_ln61', c_untimed/FIR8.cpp:61 on local variable 'i', c_untimed/FIR8.cpp:61 [29]  (1.324 ns)

 <State 2>: 3.135ns
The critical path consists of the following:
	'load' operation 6 bit ('filter_taps_load', c_untimed/FIR8.cpp:62) on array 'filter_taps' [21]  (1.755 ns)
	'mul' operation 14 bit of DSP[28] ('mul_ln62', c_untimed/FIR8.cpp:62) [26]  (1.380 ns)

 <State 3>: 1.380ns
The critical path consists of the following:
	'mul' operation 14 bit of DSP[28] ('mul_ln62', c_untimed/FIR8.cpp:62) [26]  (1.380 ns)

 <State 4>: 1.760ns
The critical path consists of the following:
	'load' operation 16 bit ('acc_load', c_untimed/FIR8.cpp:62) on local variable 'acc', c_untimed/FIR8.cpp:46 [15]  (0.000 ns)
	'add' operation 16 bit of DSP[28] ('acc', c_untimed/FIR8.cpp:62) [28]  (1.760 ns)

 <State 5>: 3.084ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[28] ('acc', c_untimed/FIR8.cpp:62) [28]  (1.760 ns)
	'store' operation 0 bit ('store_ln46', c_untimed/FIR8.cpp:46) of variable 'acc', c_untimed/FIR8.cpp:62 on local variable 'acc', c_untimed/FIR8.cpp:46 [30]  (1.324 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
