/*
 *
 * arch/arm/mach-k3v2//k3v2_clocks_init_data.c
 *
 * Copyright (C) 2011 Hisilicon
 * License terms: GNU General Public License (GPL) version 2
 * Clock definitions and inline macros
 *
 */
#include "k3v2_clocks_init_data.h"
#include "clock_es.h"

struct k3v2_clk_init_table common_clk_init_table_es[] = {
	/* name		parent		rate		enabled */
	{ "clk_uart4",          "clk_cfgaxi",    CFGAXI_NORMAL_RATE,       0},
	{ "clk_uart2",          "clk_cfgaxi",    CFGAXI_NORMAL_RATE,       0},
	/*
	 *the pmu registers will be visited after suspend by the irq of power key,
	 *the pmuspi clock must be enabled all the time.
	 */
	{ "clk_pmuspi",	NULL,		0,		1},
	{ "clk_ldi1",		"clk_pll4",		198000000,	0},
	{ "clk_acp",		NULL,		0,		1},
	{ "clk_mmc3",		"clk_pll3",	0,	0},
	{ "clk_mmc2",		"clk_pll3",	0,	0},
	{ "clk_sd",		"clk_pll3",	0,	0},
	#if 0
	{ "clk_venc",		"clk_pll2",	600000000,	0},
	{ "clk_g2d",		"clk_pll2",	240000000, 	0},
	{ "clk_vpp",		"clk_pll2",	150000000,	0},
	{ "clk_vdec",		"clk_pll2",	300000000,	0},
	{ "clk_ldi0",		"clk_pll2",	200000000,	0},
	{ "clk_edc0",		"clk_pll2",	240000000,	0},
	{ "clk_edc1",		"clk_pll2",	240000000,	0},
	{ "clk_dphy",		"clkin_sys",	26000000,	0},
	{ "clk_isp",		"clk_pll2",	150000000,	0},
	{ "clk_asphdmi",	"clk_pll2",	300000000,	0},
	{ "clk_ispmipi",	"clk_pll2",	150000000,	0},
	{ "clk_efusec",		"clkin_sys",	50000,		0},
	{ "clk_pciphy",		"clk_sd",	50000000,	0},
	{ "clk_bt",		"clkin_60M",	7500000,	0},
	{ "clk_hdmiefc",	"clkin_sys",	200000,		0},
	{ "clk_cec",		"clk_2M",	68966,		0},
	{ "clk_pcielp",		"clkin_sys",	26000000,	0},
	{ "clk_usbphy",		"clk_12M",	300000,		0},
	{ "clk_hsic",		"clk_pll2",	400000000,	0},
	{ "clk_clockout1",	"clkin_rf32k",	32768,		0},
	{ "clk_clockout0",	"clkin_rf32k",	32768,		0},
	{ "clk_pwm1",		"clkin_rf32k",	32768,		0},
	{ "clk_pwm0",		"clkin_rf32k",	32768,		0},
	{ "clk_tbc",		"clkin_rf32k",	16384,		0},
	{ "clk_kpc",		"clkin_rf32k",	16384,		0},
	{ "clk_sd",		"clk_pll2",	100000000,	0},
	{ "clk_mmc3",		"clkin_sys",	26000000,	0},
	{ "clk_mmc2",		"clkin_sys",	26000000,	0},
	{ "clk_mmc1",		"clkin_sys",	26000000,	0},
	{ "clk_spi2",		"clkin_sys",	26000000,	0},
	{ "clk_spi1",		"clkin_sys",	26000000,	0},
	{ "clk_spi0",		"clkin_sys",	26000000,	0},
	{ "clk_uart3",		"clkin_sys",	26000000,	0},
	{ "clk_uart1",		"clkin_sys",	26000000,	0},
	{ "clk_uart0",		"clkin_sys",	26000000,	0},
	{ "clk_mcu",		"clksrc_axi120M", 60000000,	0},
	{ "clk_shaxi",		"clksrc_shaxi",	24000000,	0},
	{ "clk_cfgaxi",		"clksrc_cfgaxi", 60000000,	0},
	{ "clk_gpio0",		NULL,		0,		0},
	{ "clk_gpio1",		NULL,		0,		0},
	{ "clk_gpio2",		NULL,		0,		0},
	{ "clk_gpio3",		NULL,		0,		0},
	{ "clk_gpio4",		NULL,		0,		0},
	{ "clk_gpio5",		NULL,		0,		0},
	{ "clk_gpio6",		NULL,		0,		0},
	{ "clk_gpio7",		NULL,		0,		0},
	{ "clk_gpio8",		NULL,		0,		0},
	{ "clk_gpio9",		NULL,		0,		0},
	{ "clk_gpio10",		NULL,		0,		0},
	{ "clk_gpio11",		NULL,		0,		0},
	{ "clk_gpio12",		NULL,		0,		0},
	{ "clk_gpio13",		NULL,		0,		0},
	{ "clk_gpio14",		NULL,		0,		0},
	{ "clk_gpio15",		NULL,		0,		0},
	{ "clk_gpio16",		NULL,		0,		0},
	{ "clk_gpio17",		NULL,		0,		0},
	{ "clk_gpio18",		NULL,		0,		0},
	{ "clk_gpio19",		NULL,		0,		0},
	{ "clk_gpio20",		NULL,		0,		0},
	{ "clk_gpio21",		NULL,		0,		0},
	{ "clk_rtc",		NULL,		0,		0},
	{ "clk_timer1",		NULL,		0,		0},
	{ "clk_pclktimer1",	NULL,		0,		0},
	{ "clk_timer0",		NULL,		0,		0},
	{ "clk_pclktimer0", 	NULL,		0,		0},
	{ "clk_clkencfg",	NULL,		0,		0},
	{ "clk_ca9dbg",		NULL,		0,		0},
	{ "clk_acp",		NULL,		0,		0},
	{ "clk_tsensor",	NULL,		0,		0},
	{ "clk_usbhsicphy480",	NULL,		0,		0},
	{ "clk_usbhsicphy",	NULL,		0,		0},
	{ "clk_usbpicophy",	NULL,		0,		0},
	{ "clk_usbnanophy",	NULL,		0,		0},
	{ "clk_hdmi",		NULL,		0,		0},
	{ "clk_dphy2",		NULL,		0,		0},
	{ "clk_dphy1",		NULL,		0,		0},
	{ "clk_dphy0",		NULL,		0,		0},
	{ "clk_ddphyb",		NULL,		0,		0},
	{ "clk_g3d",		NULL,		0,		0},
	{ "clk_gps",		NULL,		0,		0},
	{ "clk_sci",		NULL,		0,		0},
	{ "clk_i2c1",		NULL,		0,		0},
	{ "clk_i2c0",		NULL,		0,		0},
	{ "clk_pctrl",		NULL,		0,		0},
	{ "clk_pmctrl",		NULL,		0,		0},
	{ "clk_wd",		NULL,		0,		0},
	{ "clk_tzpc",		NULL,		0,		0},
	{ "clk_aspspdif",	NULL,		0,		0},
	{ "clk_aspsio",		NULL,		0,		0},
	{ "clk_mmc0",		NULL,		0,		0},
	{ "clk_nandc",		NULL,		0,		0},
	{ "clk_usb2hst",	NULL,		0,		0},
	{ "clk_usb2dvc",	NULL,		0,		0},
	{ "clk_pcie",		NULL,		0,		0},
	{ "clk_seceng",		NULL,		0,		0},
	{ "clk_asp",		NULL,		0,		0},
	{ "clk_secram",		NULL,		0,		0},
	{ "clk_dmac",		NULL,		0,		0},
	{ "clk_ddrc_per",	NULL,		0,		0},
	{ "clk_ddrc_sh",	NULL,		0,		0},
	{ "clk_ddrc_codec",	NULL,		0,		0},
	{ "clk_ddrc_disp",	NULL,		0,		0},
	{ "clk_ddrc_gpu",	NULL,		0,		0},
	{ "clk_pclkddrc",	NULL,		0,		0},
	{ "clk_clkddrc",	NULL,		0,		0},
	#endif
	{ NULL,			NULL,		0,		0},
};
