0000              1   ; Blinky_Int.asm: blinks LEDR0 of the DE2-8052 each second.
0000              2   ; Also generates a 2kHz signal at P0.0 using timer 0 interrupt.
0000              3   ; Also keeps a BCD counter using timer 2 interrupt.
0000              4   
                 -1   $MODDE2
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER - HIGH BYTE
0000             24   PCON   DATA  087H  ;POWER CONTROL
0000             25   TCON   DATA  088H  ;TIMER CONTROL
0000             26   TMOD   DATA  089H  ;TIMER MODE
0000             27   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             28   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             29   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             30   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             31   P1     DATA  090H  ;PORT 1
0000             32   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             33   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             34   P2     DATA  0A0H  ;PORT 2
0000             35   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             36   P3     DATA  0B0H  ;PORT 3
0000             37   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             38   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             39   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             40   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             41   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             42   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             43   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             44   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             45   ACC    DATA  0E0H  ;ACCUMULATOR
0000             46   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             47   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             48   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             49   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             50   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             51   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             52   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             53   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             54   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             55   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             56   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             57   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             58   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             59   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             60   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             61   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             62   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             63   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             64   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             65   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             66   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             67   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             68   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             69   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             70   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             71   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             72   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             73   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             74   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             75   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             76   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             77   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             78   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             79   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             80   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             81   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             82   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             83   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             84   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             85   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             86   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             87   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             88   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             89   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             90   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             91   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             92   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             93   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             94   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             95   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             96   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000             97   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000             98   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000             99   
0000            100   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            101   ; we have the following extra registers:
0000            102   
0000            103   HEX0   DATA  091H ; Zero turns the segment on
0000            104   HEX1   DATA  092H ; 
0000            105   HEX2   DATA  093H ; 
0000            106   HEX3   DATA  094H ; 
0000            107   HEX4   DATA  08EH ;
0000            108   HEX5   DATA  08FH ;
0000            109   HEX6   DATA  096H ;
0000            110   HEX7   DATA  097H ;
0000            111   
0000            112   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            113   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            114   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            115   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            116   
0000            117   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            118   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            119   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            120   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            121   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            122   SWB    DATA  095H ; Switches SW8 to SW15
0000            123   SWC    DATA  09EH ; Switches SW16 and SW17
0000            124   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            125   
0000            126   LCD_CMD   DATA 0D8H ;
0000            127   LCD_DATA  DATA 0D9H ;
0000            128   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            129   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            130   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            131   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            132   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            133   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            134   
0000            135   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            136   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            137   ; bit 1: FL_WE_N
0000            138   ; bit 2: FL_OE_N
0000            139   ; bit 3: FL_CE_N
0000            140   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            141   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            142   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            143   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            144   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            145   
0000              6   
0000              7   CLK EQU 33333333
0000              8   FREQ_0 EQU 2000
0000              9   FREQ_2 EQU 100
0000             10   TIMER0_RELOAD EQU 65536-(CLK/(12*2*FREQ_0))
0000             11   TIMER2_RELOAD EQU 65536-(CLK/(12*FREQ_2))
0000             12   
0000             13   org 0000H
0000 0200DC      14            ljmp myprogram
0003             15            
000B             16   org 000BH
000B 0200C6      17            ljmp ISR_timer0
000E             18            
002B             19   org 002BH
002B 020038      20            ljmp ISR_timer2
002E             21   
0030             22   DSEG at 30H
0030             23   BCD_count: ds 3
0033             24   Cnt_10ms:  ds 1
0034             25   
0000             26   BSEG 
0000             27   Meridiem:        dbit 1
0001             28   
0001             29   
002E             30   CSEG
002E             31   
002E             32   ; Look-up table for 7-segment displays
002E             33   myLUT:
002E C0F9A4B0    34       DB 0C0H, 0F9H, 0A4H, 0B0H, 099H
     99
0033 9282F880    35       DB 092H, 082H, 0F8H, 080H, 090H
     90
0038             36   
0038             37   ISR_timer2:
0038 C0D0        38            push psw
003A C0E0        39            push acc
003C C082        40            push dpl
003E C083        41            push dph
0040             42            
0040 C2CF        43            clr TF2
0042 B281        44            cpl P0.1
0044             45            
0044 E533        46            mov a, Cnt_10ms
0046 04          47            inc a
0047 F533        48            mov Cnt_10ms, a
0049             49            
0049 B46471      50            cjne a, #100, do_nothing
004C             51            
004C 753300      52            mov Cnt_10ms, #0
004F E530        53            mov a, BCD_count+0
0051 2401        54            add a, #1
0053 D4          55            da a
0054 F530        56            mov BCD_count+0, a
0056 B46034      57            cjne A, #60H, Display
0059 02005C      58            ljmp Min
005C             59            
005C 753000      60   Min:mov BCD_count+0, #00H
005F E531        61            mov a, BCD_count+1
0061 2401        62            add a, #1
0063 D4          63            da a
0064 F531        64            mov BCD_count+1, a
0066 B46024      65            cjne A, #60H, Display
0069 02006C      66            ljmp Hour
006C             67            
006C 753100      68   Hour:mov BCD_count+1,#00H
006F E532        69            mov a, BCD_count+2
0071 2401        70            add a, #1
0073 D4          71            da a
0074 F532        72            mov BCD_count+2, a
0076 B41314      73            cjne A,#13H, Display
0079 753200      74            mov BCD_count+2, #00H
007C B200        75            cpl meridiem
007E 300003      76            jnb meridiem, AM
0081 200006      77            jb meridiem, PM
0084 759108      78   AM: mov HEX0, #08H
0087 02008D      79            ljmp Display
008A 75910C      80   PM: mov HEX0, #0CH
008D             81   
008D             82   Display:
008D 90002E      83            mov dptr, #myLUT
0090             84   ; Display Digit 1
0090 E530        85            mov A, BCD_count+0
0092 540F        86       anl A, #0FH
0094 93          87       movc A, @A+dptr
0095 F593        88       mov HEX2, A
0097             89   ; Display Digit 2
0097 E530        90       mov A, BCD_count+0
0099 C4          91       swap A
009A 540F        92       anl A, #0FH
009C 93          93       movc A, @A+dptr
009D F594        94       mov HEX3, A  
009F             95       
009F             96   ; Display digit 3
009F E531        97            mov A, BCD_count+1
00A1 540F        98            anl A, #0FH
00A3 93          99            movc A, @A+dptr
00A4 F58E       100            mov HEX4, A
00A6            101            
00A6            102   ;Display digit 4
00A6 E531       103            mov A, BCD_count+1
00A8 C4         104            swap A
00A9 540F       105            anl A, #0FH
00AB 93         106            movc A, @A+dptr
00AC F58F       107            mov HEX5, A
00AE            108            
00AE            109   ;Display digit 5
00AE E532       110            mov A, BCD_count+2
00B0 540F       111            anl A, #0FH
00B2 93         112            movc A, @A+dptr
00B3 F58F       113            mov HEX5, A
00B5            114   
00B5            115   ;Display digit 6
00B5 E532       116            mov A, BCD_count+2
00B7 C4         117            swap A
00B8 540F       118            anl A, #0FH
00BA 93         119            movc A, @A+dptr
00BB F596       120            mov HEX6, A
00BD            121            
00BD            122   
00BD            123   do_nothing:
00BD D083       124            pop dph
00BF D082       125            pop dpl
00C1 D0E0       126            pop acc
00C3 D0D0       127            pop psw
00C5            128            
00C5 32         129            reti
00C6            130   
00C6            131   ISR_timer0:
00C6 B280       132            cpl P0.0
00C8 758CFD     133       mov TH0, #high(TIMER0_RELOAD)
00CB 758A4A     134       mov TL0, #low(TIMER0_RELOAD)
00CE 32         135            reti
00CF            136            
00CF            137   ;For a 33.33MHz clock, one cycle takes 30ns
00CF            138   WaitHalfSec:
00CF 7A5A       139            mov R2, #90
00D1 79FA       140   L3: mov R1, #250
00D3 78FA       141   L2: mov R0, #250
00D5 D8FE       142   L1: djnz R0, L1
00D7 D9FA       143            djnz R1, L2
00D9 DAF6       144            djnz R2, L3
00DB 22         145            ret
00DC            146            
00DC            147   myprogram:
00DC 75817F     148            mov SP, #7FH
00DF 75E800     149            mov LEDRA,#0
00E2 759500     150            mov LEDRB,#0
00E5 759E00     151            mov LEDRC,#0
00E8 75F800     152            mov LEDG,#0
00EB 759A03     153            mov P0MOD, #00000011B ; P0.0, P0.1 are outputs.  P0.1 is used for testing Timer 2!
00EE D280       154            setb P0.0
00F0            155   
00F0 758901     156       mov TMOD,  #00000001B ; GATE=0, C/T*=0, M1=0, M0=1: 16-bit timer
00F3 C28C       157            clr TR0 ; Disable timer 0
00F5 C28D       158            clr TF0
00F7 758CFD     159       mov TH0, #high(TIMER0_RELOAD)
00FA 758A4A     160       mov TL0, #low(TIMER0_RELOAD)
00FD D28C       161       setb TR0 ; Enable timer 0
00FF D2A9       162       setb ET0 ; Enable timer 0 interrupt
0101            163       
0101            164           
0101 75C800     165       mov T2CON, #00H ; Autoreload is enabled, work as a timer
0104 C2CA       166       clr TR2
0106 C2CF       167       clr TF2
0108            168       ; Set up timer 2 to interrupt every 10ms
0108 75CB93     169       mov RCAP2H,#high(TIMER2_RELOAD)
010B 75CA7F     170       mov RCAP2L,#low(TIMER2_RELOAD)
010E D2CA       171       setb TR2
0110 D2AD       172       setb ET2
0112 759108     173       mov HEX0, #08H
0115            174       
0115 753000     175       mov BCD_count+0, #0
0118 753100     176       mov BCD_count+1, #0
011B 753200     177       mov BCD_count+2, #0
011E C200       178       clr meridiem
0120 753300     179       mov Cnt_10ms, #0
0123            180        
0123 D2AF       181       setb EA  ; Enable all interrupts
0125            182   
0125            183   M0:
0125 B2E8       184            cpl LEDRA.0
0127 1200CF     185            lcall WaitHalfSec
012A 80F9       186            sjmp M0
012C            187   EN
