
*** Running vivado
    with args -log BLACK_BOX.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BLACK_BOX.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BLACK_BOX.tcl -notrace
Command: synth_design -top BLACK_BOX -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 283.238 ; gain = 72.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BLACK_BOX' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/BLACK_BOX.vhd:45]
INFO: [Synth 8-3491] module 'UC' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UC.vhd:34' bound to instance 'UNITATEA_CONTROL' of component 'UC' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/BLACK_BOX.vhd:77]
INFO: [Synth 8-638] synthesizing module 'UC' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UC.vhd:46]
WARNING: [Synth 8-614] signal 'stare' is read in the process but is not in the sensitivity list [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UC.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'UC' (1#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UC.vhd:46]
INFO: [Synth 8-3491] module 'UE' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UE.vhd:34' bound to instance 'UNITATEA_EXECUTIE' of component 'UE' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/BLACK_BOX.vhd:79]
INFO: [Synth 8-638] synthesizing module 'UE' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UE.vhd:48]
INFO: [Synth 8-3491] module 'divizor_frecventa_numarator' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/divizor_frecventa_numarator.vhd:26' bound to instance 'DIV' of component 'divizor_frecventa_numarator' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UE.vhd:90]
INFO: [Synth 8-638] synthesizing module 'divizor_frecventa_numarator' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/divizor_frecventa_numarator.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'divizor_frecventa_numarator' (2#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/divizor_frecventa_numarator.vhd:32]
INFO: [Synth 8-3491] module 'Mouse_Interface' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/mouse_interface.vhd:6' bound to instance 'MOUSE' of component 'Mouse_Interface' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UE.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Mouse_Interface' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/mouse_interface.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mouse_Interface' (3#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/mouse_interface.vhd:18]
INFO: [Synth 8-3491] module 'numarator_9999' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/numarator_9999.vhd:15' bound to instance 'NUMARA' of component 'numarator_9999' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UE.vhd:94]
INFO: [Synth 8-638] synthesizing module 'numarator_9999' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/numarator_9999.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'numarator_9999' (4#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/numarator_9999.vhd:25]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/DISPLAY.vhd:36' bound to instance 'AFISARE' of component 'SSD' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UE.vhd:96]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/DISPLAY.vhd:44]
INFO: [Synth 8-3491] module 'divizor_frecventa' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/divizor_frecventa.vhd:5' bound to instance 'DIV' of component 'divizor_frecventa' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/DISPLAY.vhd:75]
INFO: [Synth 8-638] synthesizing module 'divizor_frecventa' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/divizor_frecventa.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'divizor_frecventa' (5#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/divizor_frecventa.vhd:11]
INFO: [Synth 8-3491] module 'prelucrare_cifra' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/prelucrare_cifra.vhd:36' bound to instance 'MUX' of component 'prelucrare_cifra' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/DISPLAY.vhd:77]
INFO: [Synth 8-638] synthesizing module 'prelucrare_cifra' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/prelucrare_cifra.vhd:42]
WARNING: [Synth 8-614] signal 'numar' is read in the process but is not in the sensitivity list [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/prelucrare_cifra.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'prelucrare_cifra' (6#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/prelucrare_cifra.vhd:42]
INFO: [Synth 8-3491] module 'BCD_CIFRA' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/codificator.vhd:34' bound to instance 'CATOD' of component 'BCD_CIFRA' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/DISPLAY.vhd:79]
INFO: [Synth 8-638] synthesizing module 'BCD_CIFRA' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/codificator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'BCD_CIFRA' (7#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/codificator.vhd:39]
INFO: [Synth 8-3491] module 'anozi' declared at 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/anozi.vhd:34' bound to instance 'ANOD' of component 'anozi' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/DISPLAY.vhd:80]
INFO: [Synth 8-638] synthesizing module 'anozi' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/anozi.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'anozi' (8#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/anozi.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SSD' (9#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/DISPLAY.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'UE' (10#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UE.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'BLACK_BOX' (11#1) [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/BLACK_BOX.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.660 ; gain = 110.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.660 ; gain = 110.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/constrs_1/new/constrangeri.xdc]
Finished Parsing XDC File [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/constrs_1/new/constrangeri.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/constrs_1/new/constrangeri.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BLACK_BOX_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BLACK_BOX_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 612.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 612.707 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 612.707 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 612.707 ; gain = 402.449
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'data_out_reg' and it is trimmed from '32' to '2' bits. [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/mouse_interface.vhd:82]
INFO: [Synth 8-5544] ROM "debounced_clk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Cup_reg' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UC.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'Cdn_reg' [D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.srcs/sources_1/new/UC.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 612.707 ; gain = 402.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UC 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Mouse_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module numarator_9999 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module prelucrare_cifra 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 8     
Module BCD_CIFRA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module anozi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cif1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design prelucrare_cifra has unconnected port sel[2]
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[32]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[31]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[30]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[29]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[28]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[27]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[26]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[25]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[24]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[23]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[22]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[21]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[20]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[19]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[18]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[17]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[16]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[15]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[14]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[13]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[12]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[11]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[10]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[9]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[8]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[7]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[6]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[5]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[4]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[3]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/MOUSE/data_shift_reg[2]) is unused and will be removed from module BLACK_BOX.
WARNING: [Synth 8-3332] Sequential element (UNITATEA_EXECUTIE/AFISARE/DIV/nr_reg[15]) is unused and will be removed from module BLACK_BOX.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 612.707 ; gain = 402.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 612.707 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 612.707 ; gain = 402.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   406|
|3     |LUT1   |   192|
|4     |LUT2   |   247|
|5     |LUT3   |   490|
|6     |LUT4   |   196|
|7     |LUT5   |   543|
|8     |LUT6   |   904|
|9     |FDCE   |    26|
|10    |FDRE   |    48|
|11    |LD     |     2|
|12    |IBUF   |     5|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------------------+------+
|      |Instance            |Module                      |Cells |
+------+--------------------+----------------------------+------+
|1     |top                 |                            |  3072|
|2     |  UNITATEA_CONTROL  |UC                          |     8|
|3     |  UNITATEA_EXECUTIE |UE                          |  2535|
|4     |    AFISARE         |SSD                         |   700|
|5     |      DIV           |divizor_frecventa           |    57|
|6     |      MUX           |prelucrare_cifra            |   643|
|7     |    DIV             |divizor_frecventa_numarator |    52|
|8     |    MOUSE           |Mouse_Interface             |    38|
|9     |    NUMARA          |numarator_9999              |  1745|
+------+--------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 658.867 ; gain = 156.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 658.867 ; gain = 448.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 658.867 ; gain = 448.609
INFO: [Common 17-1381] The checkpoint 'D:/SCOALA/FACULTATE/II/PSN/PROIECT/PROIECT/UC/UC.runs/synth_1/BLACK_BOX.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 658.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 02 01:06:50 2024...
