multiline_comment|/**************************************************************************&n; * Initio A100 device driver for Linux.&n; *&n; * Copyright (c) 1994-1998 Initio Corporation&n; * All rights reserved.&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License as published by&n; * the Free Software Foundation; either version 2, or (at your option)&n; * any later version.&n; *&n; * This program is distributed in the hope that it will be useful,&n; * but WITHOUT ANY WARRANTY; without even the implied warranty of&n; * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; * GNU General Public License for more details.&n; *&n; * You should have received a copy of the GNU General Public License&n; * along with this program; see the file COPYING.  If not, write to&n; * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.&n; *&n; * --------------------------------------------------------------------------&n; *&n; * Redistribution and use in source and binary forms, with or without&n; * modification, are permitted provided that the following conditions&n; * are met:&n; * 1. Redistributions of source code must retain the above copyright&n; *    notice, this list of conditions, and the following disclaimer,&n; *    without modification, immediately at the beginning of the file.&n; * 2. Redistributions in binary form must reproduce the above copyright&n; *    notice, this list of conditions and the following disclaimer in the&n; *    documentation and/or other materials provided with the distribution.&n; * 3. The name of the author may not be used to endorse or promote products&n; *    derived from this software without specific prior written permission.&n; *&n; * Where this Software is combined with software released under the terms of &n; * the GNU Public License (&quot;GPL&quot;) and the terms of the GPL would require the &n; * combined work to also be released under the terms of the GPL, the terms&n; * and conditions of this License will apply in addition to those of the&n; * GPL with the exception of any terms or conditions of this License that&n; * conflict with, or are expressly prohibited by, the GPL.&n; *&n; * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS&squot;&squot; AND&n; * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE&n; * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE&n; * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR&n; * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL&n; * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS&n; * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)&n; * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT&n; * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY&n; * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF&n; * SUCH DAMAGE.&n; *&n; **************************************************************************&n; *&n; * Module: inia100.h&n; * Description: INI-A100U2W LINUX device driver header&n; * Revision History:&n; *&t;06/18/98 HL, Initial production Version 1.02&n; *&t;12/19/98 bv, Use spinlocks for 2.1.95 and up&n; ****************************************************************************/
macro_line|#ifndef&t;CVT_LINUX_VERSION
DECL|macro|CVT_LINUX_VERSION
mdefine_line|#define&t;CVT_LINUX_VERSION(V,P,S)&t;(((V) * 65536) + ((P) * 256) + (S))
macro_line|#endif
macro_line|#ifndef&t;LINUX_VERSION_CODE
macro_line|#include &lt;linux/version.h&gt;
macro_line|#endif
macro_line|#include &quot;sd.h&quot;
r_extern
r_int
id|inia100_detect
c_func
(paren
id|Scsi_Host_Template
op_star
)paren
suffix:semicolon
r_extern
r_int
id|inia100_release
c_func
(paren
r_struct
id|Scsi_Host
op_star
)paren
suffix:semicolon
r_extern
r_int
id|inia100_command
c_func
(paren
id|Scsi_Cmnd
op_star
)paren
suffix:semicolon
r_extern
r_int
id|inia100_queue
c_func
(paren
id|Scsi_Cmnd
op_star
comma
r_void
(paren
op_star
id|done
)paren
(paren
id|Scsi_Cmnd
op_star
)paren
)paren
suffix:semicolon
r_extern
r_int
id|inia100_abort
c_func
(paren
id|Scsi_Cmnd
op_star
)paren
suffix:semicolon
r_extern
r_int
id|inia100_reset
c_func
(paren
id|Scsi_Cmnd
op_star
comma
r_int
r_int
)paren
suffix:semicolon
r_extern
r_int
id|inia100_biosparam
c_func
(paren
id|Scsi_Disk
op_star
comma
id|kdev_t
comma
r_int
op_star
)paren
suffix:semicolon
multiline_comment|/*for linux v2.0 */
DECL|macro|inia100_REVID
mdefine_line|#define inia100_REVID &quot;Initio INI-A100U2W SCSI device driver; Revision: 1.02c&quot;
DECL|macro|INIA100
mdefine_line|#define INIA100&t;{ &bslash;&n;&t;next:&t;&t;NULL,&t;&t;&t;&t;&t;&t;&bslash;&n;&t;module:&t;&t;NULL,&t;&t;&t;&t;&t;&t;&bslash;&n;&t;proc_name:&t;&quot;INIA100&quot;, &bslash;&n;&t;proc_info:&t;NULL,&t;&t;&t;&t;&bslash;&n;&t;name:&t;&t;inia100_REVID, &bslash;&n;&t;detect:&t;&t;inia100_detect, &bslash;&n;&t;release:&t;inia100_release, &bslash;&n;&t;info:&t;&t;NULL,&t;&t;&t;&t;&t;&bslash;&n;&t;command:&t;inia100_command, &bslash;&n;&t;queuecommand:&t;inia100_queue, &bslash;&n; &t;eh_strategy_handler: NULL, &bslash;&n; &t;eh_abort_handler: NULL, &bslash;&n; &t;eh_device_reset_handler: NULL, &bslash;&n; &t;eh_bus_reset_handler: NULL, &bslash;&n; &t;eh_host_reset_handler: NULL, &bslash;&n;&t;abort:&t;&t;inia100_abort, &bslash;&n;&t;reset:&t;&t;inia100_reset, &bslash;&n;&t;slave_attach:&t;NULL, &bslash;&n;&t;bios_param:&t;inia100_biosparam, &bslash;&n;&t;can_queue:&t;1, &bslash;&n;&t;this_id:&t;1, &bslash;&n;&t;sg_tablesize:&t;SG_ALL, &bslash;&n;&t;cmd_per_lun: &t;1, &bslash;&n;&t;present:&t;0, &bslash;&n;&t;unchecked_isa_dma: 0, &bslash;&n;&t;use_clustering:&t;ENABLE_CLUSTERING, &bslash;&n; use_new_eh_code: 0 &bslash;&n;}
DECL|macro|VIRT_TO_BUS
mdefine_line|#define VIRT_TO_BUS(i)  (unsigned int) virt_to_bus((void *)(i))
DECL|macro|ULONG
mdefine_line|#define ULONG   unsigned long
DECL|macro|PVOID
mdefine_line|#define PVOID   void *
DECL|macro|USHORT
mdefine_line|#define USHORT  unsigned short
DECL|macro|UCHAR
mdefine_line|#define UCHAR   unsigned char
DECL|macro|BYTE
mdefine_line|#define BYTE    unsigned char
DECL|macro|WORD
mdefine_line|#define WORD    unsigned short
DECL|macro|DWORD
mdefine_line|#define DWORD   unsigned long
DECL|macro|UBYTE
mdefine_line|#define UBYTE   unsigned char
DECL|macro|UWORD
mdefine_line|#define UWORD   unsigned short
DECL|macro|UDWORD
mdefine_line|#define UDWORD  unsigned long
macro_line|#ifdef ALPHA
DECL|macro|U32
mdefine_line|#define U32     unsigned int
macro_line|#else
DECL|macro|U32
mdefine_line|#define U32     unsigned long
macro_line|#endif
macro_line|#ifndef NULL
DECL|macro|NULL
mdefine_line|#define NULL     0&t;&t;/* zero          */
macro_line|#endif
macro_line|#ifndef TRUE
DECL|macro|TRUE
mdefine_line|#define TRUE     (1)&t;&t;/* boolean true  */
macro_line|#endif
macro_line|#ifndef FALSE
DECL|macro|FALSE
mdefine_line|#define FALSE    (0)&t;&t;/* boolean false */
macro_line|#endif
macro_line|#ifndef FAILURE
DECL|macro|FAILURE
mdefine_line|#define FAILURE  (-1)
macro_line|#endif
macro_line|#if 1
DECL|macro|ORC_MAXQUEUE
mdefine_line|#define ORC_MAXQUEUE&t;&t;245
macro_line|#else
DECL|macro|ORC_MAXQUEUE
mdefine_line|#define ORC_MAXQUEUE&t;&t;25
macro_line|#endif
DECL|macro|TOTAL_SG_ENTRY
mdefine_line|#define TOTAL_SG_ENTRY&t;&t;32
DECL|macro|MAX_TARGETS
mdefine_line|#define MAX_TARGETS&t;&t;16
DECL|macro|IMAX_CDB
mdefine_line|#define IMAX_CDB&t;&t;&t;15
DECL|macro|SENSE_SIZE
mdefine_line|#define SENSE_SIZE&t;&t;14
DECL|macro|MAX_SUPPORTED_ADAPTERS
mdefine_line|#define MAX_SUPPORTED_ADAPTERS  4
DECL|macro|SUCCESSFUL
mdefine_line|#define SUCCESSFUL              0x00
DECL|macro|I920_DEVICE_ID
mdefine_line|#define I920_DEVICE_ID&t;0x0002&t;/* Initio&squot;s inic-950 product ID   */
multiline_comment|/************************************************************************/
multiline_comment|/*              Scatter-Gather Element Structure                        */
multiline_comment|/************************************************************************/
DECL|struct|ORC_SG_Struc
r_typedef
r_struct
id|ORC_SG_Struc
(brace
DECL|member|SG_Ptr
id|U32
id|SG_Ptr
suffix:semicolon
multiline_comment|/* Data Pointer */
DECL|member|SG_Len
id|U32
id|SG_Len
suffix:semicolon
multiline_comment|/* Data Length */
DECL|typedef|ORC_SG
)brace
id|ORC_SG
suffix:semicolon
multiline_comment|/* SCSI related definition                                              */
DECL|macro|DISC_NOT_ALLOW
mdefine_line|#define DISC_NOT_ALLOW          0x80&t;/* Disconnect is not allowed    */
DECL|macro|DISC_ALLOW
mdefine_line|#define DISC_ALLOW              0xC0&t;/* Disconnect is allowed        */
DECL|macro|ORC_OFFSET_SCB
mdefine_line|#define ORC_OFFSET_SCB&t;&t;&t;16
DECL|macro|ORC_MAX_SCBS
mdefine_line|#define ORC_MAX_SCBS&t;&t;    250
DECL|macro|MAX_CHANNELS
mdefine_line|#define MAX_CHANNELS       2
DECL|macro|MAX_ESCB_ELE
mdefine_line|#define MAX_ESCB_ELE&t;&t;&t;&t;64
DECL|macro|TCF_DRV_255_63
mdefine_line|#define TCF_DRV_255_63     0x0400
multiline_comment|/********************************************************/
multiline_comment|/*      Orchid Configuration Register Set               */
multiline_comment|/********************************************************/
DECL|macro|ORC_PVID
mdefine_line|#define ORC_PVID&t;0x00&t;/* Vendor ID                      */
DECL|macro|ORC_VENDOR_ID
mdefine_line|#define ORC_VENDOR_ID&t;0x1101&t;/* Orchid vendor ID               */
DECL|macro|ORC_PDID
mdefine_line|#define ORC_PDID        0x02&t;/* Device ID                    */
DECL|macro|ORC_DEVICE_ID
mdefine_line|#define ORC_DEVICE_ID&t;0x1060&t;/* Orchid device ID               */
DECL|macro|ORC_COMMAND
mdefine_line|#define ORC_COMMAND&t;0x04&t;/* Command                        */
DECL|macro|BUSMS
mdefine_line|#define BUSMS&t;&t;0x04&t;/* BUS MASTER Enable              */
DECL|macro|IOSPA
mdefine_line|#define IOSPA&t;&t;0x01&t;/* IO Space Enable                */
DECL|macro|ORC_STATUS
mdefine_line|#define ORC_STATUS&t;0x06&t;/* Status register                */
DECL|macro|ORC_REVISION
mdefine_line|#define ORC_REVISION&t;0x08&t;/* Revision number                */
DECL|macro|ORC_BASE
mdefine_line|#define ORC_BASE&t;0x10&t;/* Base address                   */
DECL|macro|ORC_BIOS
mdefine_line|#define ORC_BIOS&t;0x50&t;/* Expansion ROM base address     */
DECL|macro|ORC_INT_NUM
mdefine_line|#define ORC_INT_NUM&t;0x3C&t;/* Interrupt line         */
DECL|macro|ORC_INT_PIN
mdefine_line|#define ORC_INT_PIN&t;0x3D&t;/* Interrupt pin          */
multiline_comment|/********************************************************/
multiline_comment|/*      Orchid Host Command Set                         */
multiline_comment|/********************************************************/
DECL|macro|ORC_CMD_NOP
mdefine_line|#define ORC_CMD_NOP&t;&t;0x00&t;/* Host command - NOP             */
DECL|macro|ORC_CMD_VERSION
mdefine_line|#define ORC_CMD_VERSION&t;&t;0x01&t;/* Host command - Get F/W version */
DECL|macro|ORC_CMD_ECHO
mdefine_line|#define ORC_CMD_ECHO&t;&t;0x02&t;/* Host command - ECHO            */
DECL|macro|ORC_CMD_SET_NVM
mdefine_line|#define ORC_CMD_SET_NVM&t;&t;0x03&t;/* Host command - Set NVRAM       */
DECL|macro|ORC_CMD_GET_NVM
mdefine_line|#define ORC_CMD_GET_NVM&t;&t;0x04&t;/* Host command - Get NVRAM       */
DECL|macro|ORC_CMD_GET_BUS_STATUS
mdefine_line|#define ORC_CMD_GET_BUS_STATUS&t;0x05&t;/* Host command - Get SCSI bus status */
DECL|macro|ORC_CMD_ABORT_SCB
mdefine_line|#define ORC_CMD_ABORT_SCB&t;0x06&t;/* Host command - Abort SCB       */
DECL|macro|ORC_CMD_ISSUE_SCB
mdefine_line|#define ORC_CMD_ISSUE_SCB&t;0x07&t;/* Host command - Issue SCB       */
multiline_comment|/********************************************************/
multiline_comment|/*              Orchid Register Set                     */
multiline_comment|/********************************************************/
DECL|macro|ORC_GINTS
mdefine_line|#define ORC_GINTS&t;0xA0&t;/* Global Interrupt Status        */
DECL|macro|QINT
mdefine_line|#define QINT&t;&t;0x04&t;/* Reply Queue Interrupt  */
DECL|macro|ORC_GIMSK
mdefine_line|#define ORC_GIMSK&t;0xA1&t;/* Global Interrupt MASK  */
DECL|macro|MQINT
mdefine_line|#define MQINT&t;&t;0x04&t;/* Mask Reply Queue Interrupt     */
DECL|macro|ORC_GCFG
mdefine_line|#define&t;ORC_GCFG&t;0xA2&t;/* Global Configure               */
DECL|macro|EEPRG
mdefine_line|#define EEPRG&t;&t;0x01&t;/* Enable EEPROM programming */
DECL|macro|ORC_GSTAT
mdefine_line|#define&t;ORC_GSTAT&t;0xA3&t;/* Global status          */
DECL|macro|WIDEBUS
mdefine_line|#define WIDEBUS&t;&t;0x10&t;/* Wide SCSI Devices connected    */
DECL|macro|ORC_HDATA
mdefine_line|#define ORC_HDATA&t;0xA4&t;/* Host Data                      */
DECL|macro|ORC_HCTRL
mdefine_line|#define ORC_HCTRL&t;0xA5&t;/* Host Control                   */
DECL|macro|SCSIRST
mdefine_line|#define SCSIRST&t;&t;0x80&t;/* SCSI bus reset         */
DECL|macro|HDO
mdefine_line|#define HDO&t;&t;&t;0x40&t;/* Host data out          */
DECL|macro|HOSTSTOP
mdefine_line|#define HOSTSTOP&t;&t;0x02&t;/* Host stop RISC engine  */
DECL|macro|DEVRST
mdefine_line|#define DEVRST&t;&t;0x01&t;/* Device reset                   */
DECL|macro|ORC_HSTUS
mdefine_line|#define ORC_HSTUS&t;0xA6&t;/* Host Status                    */
DECL|macro|HDI
mdefine_line|#define HDI&t;&t;&t;0x02&t;/* Host data in                   */
DECL|macro|RREADY
mdefine_line|#define RREADY&t;&t;0x01&t;/* RISC engine is ready to receive */
DECL|macro|ORC_NVRAM
mdefine_line|#define&t;ORC_NVRAM&t;0xA7&t;/* Nvram port address             */
DECL|macro|SE2CS
mdefine_line|#define SE2CS&t;&t;0x008
DECL|macro|SE2CLK
mdefine_line|#define SE2CLK&t;&t;0x004
DECL|macro|SE2DO
mdefine_line|#define SE2DO&t;&t;0x002
DECL|macro|SE2DI
mdefine_line|#define SE2DI&t;&t;0x001
DECL|macro|ORC_PQUEUE
mdefine_line|#define ORC_PQUEUE&t;0xA8&t;/* Posting queue FIFO             */
DECL|macro|ORC_PQCNT
mdefine_line|#define ORC_PQCNT&t;0xA9&t;/* Posting queue FIFO Cnt */
DECL|macro|ORC_RQUEUE
mdefine_line|#define ORC_RQUEUE&t;0xAA&t;/* Reply queue FIFO               */
DECL|macro|ORC_RQUEUECNT
mdefine_line|#define ORC_RQUEUECNT&t;0xAB&t;/* Reply queue FIFO Cnt           */
DECL|macro|ORC_FWBASEADR
mdefine_line|#define&t;ORC_FWBASEADR&t;0xAC&t;/* Firmware base address  */
DECL|macro|ORC_EBIOSADR0
mdefine_line|#define&t;ORC_EBIOSADR0 0xB0&t;/* External Bios address */
DECL|macro|ORC_EBIOSADR1
mdefine_line|#define&t;ORC_EBIOSADR1 0xB1&t;/* External Bios address */
DECL|macro|ORC_EBIOSADR2
mdefine_line|#define&t;ORC_EBIOSADR2 0xB2&t;/* External Bios address */
DECL|macro|ORC_EBIOSDATA
mdefine_line|#define&t;ORC_EBIOSDATA 0xB3&t;/* External Bios address */
DECL|macro|ORC_SCBSIZE
mdefine_line|#define&t;ORC_SCBSIZE&t;0xB7&t;/* SCB size register              */
DECL|macro|ORC_SCBBASE0
mdefine_line|#define&t;ORC_SCBBASE0&t;0xB8&t;/* SCB base address 0             */
DECL|macro|ORC_SCBBASE1
mdefine_line|#define&t;ORC_SCBBASE1&t;0xBC&t;/* SCB base address 1             */
DECL|macro|ORC_RISCCTL
mdefine_line|#define&t;ORC_RISCCTL&t;0xE0&t;/* RISC Control                   */
DECL|macro|PRGMRST
mdefine_line|#define PRGMRST&t;&t;0x002
DECL|macro|DOWNLOAD
mdefine_line|#define DOWNLOAD&t;&t;0x001
DECL|macro|ORC_PRGMCTR0
mdefine_line|#define&t;ORC_PRGMCTR0&t;0xE2&t;/* RISC program counter           */
DECL|macro|ORC_PRGMCTR1
mdefine_line|#define&t;ORC_PRGMCTR1&t;0xE3&t;/* RISC program counter           */
DECL|macro|ORC_RISCRAM
mdefine_line|#define&t;ORC_RISCRAM&t;0xEC&t;/* RISC RAM data port 4 bytes     */
DECL|struct|orc_extended_scb
r_typedef
r_struct
id|orc_extended_scb
(brace
multiline_comment|/* Extended SCB                 */
DECL|member|ESCB_SGList
id|ORC_SG
id|ESCB_SGList
(braket
id|TOTAL_SG_ENTRY
)braket
suffix:semicolon
multiline_comment|/*0 Start of SG list              */
DECL|member|SCB_Srb
id|Scsi_Cmnd
op_star
id|SCB_Srb
suffix:semicolon
multiline_comment|/*50 SRB Pointer */
DECL|typedef|ESCB
)brace
id|ESCB
suffix:semicolon
multiline_comment|/***********************************************************************&n;&t;&t;SCSI Control Block&n;************************************************************************/
DECL|struct|orc_scb
r_typedef
r_struct
id|orc_scb
(brace
multiline_comment|/* Scsi_Ctrl_Blk                */
DECL|member|SCB_Opcode
id|UBYTE
id|SCB_Opcode
suffix:semicolon
multiline_comment|/*00 SCB command code&amp;residual  */
DECL|member|SCB_Flags
id|UBYTE
id|SCB_Flags
suffix:semicolon
multiline_comment|/*01 SCB Flags                  */
DECL|member|SCB_Target
id|UBYTE
id|SCB_Target
suffix:semicolon
multiline_comment|/*02 Target Id                  */
DECL|member|SCB_Lun
id|UBYTE
id|SCB_Lun
suffix:semicolon
multiline_comment|/*03 Lun                        */
DECL|member|SCB_Reserved0
id|U32
id|SCB_Reserved0
suffix:semicolon
multiline_comment|/*04 Reserved for ORCHID must 0 */
DECL|member|SCB_XferLen
id|U32
id|SCB_XferLen
suffix:semicolon
multiline_comment|/*08 Data Transfer Length       */
DECL|member|SCB_Reserved1
id|U32
id|SCB_Reserved1
suffix:semicolon
multiline_comment|/*0C Reserved for ORCHID must 0 */
DECL|member|SCB_SGLen
id|U32
id|SCB_SGLen
suffix:semicolon
multiline_comment|/*10 SG list # * 8              */
DECL|member|SCB_SGPAddr
id|U32
id|SCB_SGPAddr
suffix:semicolon
multiline_comment|/*14 SG List Buf physical Addr  */
DECL|member|SCB_SGPAddrHigh
id|U32
id|SCB_SGPAddrHigh
suffix:semicolon
multiline_comment|/*18 SG Buffer high physical Addr */
DECL|member|SCB_HaStat
id|UBYTE
id|SCB_HaStat
suffix:semicolon
multiline_comment|/*1C Host Status                */
DECL|member|SCB_TaStat
id|UBYTE
id|SCB_TaStat
suffix:semicolon
multiline_comment|/*1D Target Status              */
DECL|member|SCB_Status
id|UBYTE
id|SCB_Status
suffix:semicolon
multiline_comment|/*1E SCB status                 */
DECL|member|SCB_Link
id|UBYTE
id|SCB_Link
suffix:semicolon
multiline_comment|/*1F Link pointer, default 0xFF */
DECL|member|SCB_SenseLen
id|UBYTE
id|SCB_SenseLen
suffix:semicolon
multiline_comment|/*20 Sense Allocation Length    */
DECL|member|SCB_CDBLen
id|UBYTE
id|SCB_CDBLen
suffix:semicolon
multiline_comment|/*21 CDB Length                 */
DECL|member|SCB_Ident
id|UBYTE
id|SCB_Ident
suffix:semicolon
multiline_comment|/*22 Identify                   */
DECL|member|SCB_TagMsg
id|UBYTE
id|SCB_TagMsg
suffix:semicolon
multiline_comment|/*23 Tag Message                */
DECL|member|SCB_CDB
id|UBYTE
id|SCB_CDB
(braket
id|IMAX_CDB
)braket
suffix:semicolon
multiline_comment|/*24 SCSI CDBs                  */
DECL|member|SCB_ScbIdx
id|UBYTE
id|SCB_ScbIdx
suffix:semicolon
multiline_comment|/*3C Index for this ORCSCB      */
DECL|member|SCB_SensePAddr
id|U32
id|SCB_SensePAddr
suffix:semicolon
multiline_comment|/*34 Sense Buffer physical Addr */
DECL|member|SCB_EScb
id|ESCB
op_star
id|SCB_EScb
suffix:semicolon
multiline_comment|/*38 Extended SCB Pointer       */
macro_line|#ifndef ALPHA
DECL|member|SCB_Reserved2
id|UBYTE
id|SCB_Reserved2
(braket
l_int|4
)braket
suffix:semicolon
multiline_comment|/*3E Reserved for Driver use    */
macro_line|#endif
DECL|typedef|ORC_SCB
)brace
id|ORC_SCB
suffix:semicolon
multiline_comment|/* Opcodes of ORCSCB_Opcode */
DECL|macro|ORC_EXECSCSI
mdefine_line|#define ORC_EXECSCSI&t;0x00&t;/* SCSI initiator command with residual */
DECL|macro|ORC_BUSDEVRST
mdefine_line|#define ORC_BUSDEVRST&t;0x01&t;/* SCSI Bus Device Reset  */
multiline_comment|/* Status of ORCSCB_Status */
DECL|macro|ORCSCB_COMPLETE
mdefine_line|#define ORCSCB_COMPLETE&t;0x00&t;/* SCB request completed  */
DECL|macro|ORCSCB_POST
mdefine_line|#define ORCSCB_POST&t;0x01&t;/* SCB is posted by the HOST      */
multiline_comment|/* Bit Definition for ORCSCB_Flags */
DECL|macro|SCF_DISINT
mdefine_line|#define SCF_DISINT&t;0x01&t;/* Disable HOST interrupt */
DECL|macro|SCF_DIR
mdefine_line|#define SCF_DIR&t;&t;0x18&t;/* Direction bits         */
DECL|macro|SCF_NO_DCHK
mdefine_line|#define SCF_NO_DCHK&t;0x00&t;/* Direction determined by SCSI   */
DECL|macro|SCF_DIN
mdefine_line|#define SCF_DIN&t;&t;0x08&t;/* From Target to Initiator       */
DECL|macro|SCF_DOUT
mdefine_line|#define SCF_DOUT&t;0x10&t;/* From Initiator to Target       */
DECL|macro|SCF_NO_XF
mdefine_line|#define SCF_NO_XF&t;0x18&t;/* No data transfer               */
DECL|macro|SCF_POLL
mdefine_line|#define SCF_POLL   0x40
multiline_comment|/* Error Codes for ORCSCB_HaStat */
DECL|macro|HOST_SEL_TOUT
mdefine_line|#define HOST_SEL_TOUT&t;0x11
DECL|macro|HOST_DO_DU
mdefine_line|#define HOST_DO_DU&t;0x12
DECL|macro|HOST_BUS_FREE
mdefine_line|#define HOST_BUS_FREE&t;0x13
DECL|macro|HOST_BAD_PHAS
mdefine_line|#define HOST_BAD_PHAS&t;0x14
DECL|macro|HOST_INV_CMD
mdefine_line|#define HOST_INV_CMD&t;0x16
DECL|macro|HOST_SCSI_RST
mdefine_line|#define HOST_SCSI_RST&t;0x1B
DECL|macro|HOST_DEV_RST
mdefine_line|#define HOST_DEV_RST&t;0x1C
multiline_comment|/* Error Codes for ORCSCB_TaStat */
DECL|macro|TARGET_CHK_COND
mdefine_line|#define TARGET_CHK_COND&t;0x02
DECL|macro|TARGET_BUSY
mdefine_line|#define TARGET_BUSY&t;0x08
DECL|macro|TARGET_TAG_FULL
mdefine_line|#define TARGET_TAG_FULL&t;0x28
multiline_comment|/* Queue tag msg: Simple_quque_tag, Head_of_queue_tag, Ordered_queue_tag */
DECL|macro|MSG_STAG
mdefine_line|#define MSG_STAG&t;0x20
DECL|macro|MSG_HTAG
mdefine_line|#define MSG_HTAG&t;0x21
DECL|macro|MSG_OTAG
mdefine_line|#define MSG_OTAG&t;0x22
DECL|macro|MSG_IGNOREWIDE
mdefine_line|#define MSG_IGNOREWIDE&t;0x23
DECL|macro|MSG_IDENT
mdefine_line|#define MSG_IDENT&t;0x80
DECL|macro|MSG_DISC
mdefine_line|#define MSG_DISC&t;0x40&t;/* Disconnect allowed             */
multiline_comment|/* SCSI MESSAGE */
DECL|macro|MSG_EXTEND
mdefine_line|#define&t;MSG_EXTEND&t;0x01
DECL|macro|MSG_SDP
mdefine_line|#define&t;MSG_SDP&t;&t;0x02
DECL|macro|MSG_ABORT
mdefine_line|#define&t;MSG_ABORT&t;0x06
DECL|macro|MSG_REJ
mdefine_line|#define&t;MSG_REJ&t;&t;0x07
DECL|macro|MSG_NOP
mdefine_line|#define&t;MSG_NOP&t;&t;0x08
DECL|macro|MSG_PARITY
mdefine_line|#define&t;MSG_PARITY&t;0x09
DECL|macro|MSG_DEVRST
mdefine_line|#define&t;MSG_DEVRST&t;0x0C
DECL|macro|MSG_STAG
mdefine_line|#define&t;MSG_STAG&t;0x20
multiline_comment|/***********************************************************************&n;&t;&t;Target Device Control Structure&n;**********************************************************************/
DECL|struct|ORC_Tar_Ctrl_Struc
r_typedef
r_struct
id|ORC_Tar_Ctrl_Struc
(brace
DECL|member|TCS_DrvDASD
id|UBYTE
id|TCS_DrvDASD
suffix:semicolon
multiline_comment|/* 6 */
DECL|member|TCS_DrvSCSI
id|UBYTE
id|TCS_DrvSCSI
suffix:semicolon
multiline_comment|/* 7 */
DECL|member|TCS_DrvHead
id|UBYTE
id|TCS_DrvHead
suffix:semicolon
multiline_comment|/* 8 */
DECL|member|TCS_DrvFlags
id|UWORD
id|TCS_DrvFlags
suffix:semicolon
multiline_comment|/* 4 */
DECL|member|TCS_DrvSector
id|UBYTE
id|TCS_DrvSector
suffix:semicolon
multiline_comment|/* 7 */
DECL|typedef|ORC_TCS
DECL|typedef|PORC_TCS
)brace
id|ORC_TCS
comma
op_star
id|PORC_TCS
suffix:semicolon
multiline_comment|/* Bit Definition for TCF_DrvFlags */
DECL|macro|TCS_DF_NODASD_SUPT
mdefine_line|#define&t;TCS_DF_NODASD_SUPT&t;0x20&t;/* Suppress OS/2 DASD Mgr support */
DECL|macro|TCS_DF_NOSCSI_SUPT
mdefine_line|#define&t;TCS_DF_NOSCSI_SUPT&t;0x40&t;/* Suppress OS/2 SCSI Mgr support */
multiline_comment|/***********************************************************************&n;              Host Adapter Control Structure&n;************************************************************************/
DECL|struct|ORC_Ha_Ctrl_Struc
r_typedef
r_struct
id|ORC_Ha_Ctrl_Struc
(brace
DECL|member|HCS_Base
id|USHORT
id|HCS_Base
suffix:semicolon
multiline_comment|/* 00 */
DECL|member|HCS_Index
id|UBYTE
id|HCS_Index
suffix:semicolon
multiline_comment|/* 02 */
DECL|member|HCS_Intr
id|UBYTE
id|HCS_Intr
suffix:semicolon
multiline_comment|/* 04 */
DECL|member|HCS_SCSI_ID
id|UBYTE
id|HCS_SCSI_ID
suffix:semicolon
multiline_comment|/* 06    H/A SCSI ID */
DECL|member|HCS_BIOS
id|UBYTE
id|HCS_BIOS
suffix:semicolon
multiline_comment|/* 07    BIOS configuration */
DECL|member|HCS_Flags
id|UBYTE
id|HCS_Flags
suffix:semicolon
multiline_comment|/* 0B */
DECL|member|HCS_HAConfig1
id|UBYTE
id|HCS_HAConfig1
suffix:semicolon
multiline_comment|/* 1B    SCSI0MAXTags */
DECL|member|HCS_MaxTar
id|UBYTE
id|HCS_MaxTar
suffix:semicolon
multiline_comment|/* 1B    SCSI0MAXTags */
DECL|member|HCS_Units
id|USHORT
id|HCS_Units
suffix:semicolon
multiline_comment|/* Number of units this adapter  */
DECL|member|HCS_AFlags
id|USHORT
id|HCS_AFlags
suffix:semicolon
multiline_comment|/* Adapter info. defined flags   */
DECL|member|HCS_Timeout
id|ULONG
id|HCS_Timeout
suffix:semicolon
multiline_comment|/* Adapter timeout value   */
DECL|member|HCS_virScbArray
id|PVOID
id|HCS_virScbArray
suffix:semicolon
multiline_comment|/* 28 Virtual Pointer to SCB array     */
DECL|member|HCS_physScbArray
id|U32
id|HCS_physScbArray
suffix:semicolon
multiline_comment|/* Scb Physical address */
DECL|member|HCS_virEscbArray
id|PVOID
id|HCS_virEscbArray
suffix:semicolon
multiline_comment|/* Virtual pointer to ESCB Scatter list */
DECL|member|HCS_physEscbArray
id|U32
id|HCS_physEscbArray
suffix:semicolon
multiline_comment|/* scatter list Physical address */
DECL|member|TargetFlag
id|UBYTE
id|TargetFlag
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 30  target configuration, TCF_EN_TAG */
DECL|member|MaximumTags
id|UBYTE
id|MaximumTags
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 40  ORC_MAX_SCBS */
DECL|member|ActiveTags
id|UBYTE
id|ActiveTags
(braket
l_int|16
)braket
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 50 */
DECL|member|HCS_Tcs
id|ORC_TCS
id|HCS_Tcs
(braket
l_int|16
)braket
suffix:semicolon
multiline_comment|/* 28 */
DECL|member|BitAllocFlag
id|U32
id|BitAllocFlag
(braket
id|MAX_CHANNELS
)braket
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* Max STB is 256, So 256/32 */
DECL|member|BitAllocFlagLock
id|spinlock_t
id|BitAllocFlagLock
suffix:semicolon
DECL|member|pSRB_head
id|Scsi_Cmnd
op_star
id|pSRB_head
suffix:semicolon
DECL|member|pSRB_tail
id|Scsi_Cmnd
op_star
id|pSRB_tail
suffix:semicolon
DECL|member|pSRB_lock
id|spinlock_t
id|pSRB_lock
suffix:semicolon
DECL|typedef|ORC_HCS
)brace
id|ORC_HCS
suffix:semicolon
multiline_comment|/* Bit Definition for HCS_Flags */
DECL|macro|HCF_SCSI_RESET
mdefine_line|#define HCF_SCSI_RESET&t;0x01&t;/* SCSI BUS RESET         */
DECL|macro|HCF_PARITY
mdefine_line|#define HCF_PARITY    &t;0x02&t;/* parity card                    */
DECL|macro|HCF_LVDS
mdefine_line|#define HCF_LVDS     &t;0x10&t;/* parity card                    */
multiline_comment|/* Bit Definition for TargetFlag */
DECL|macro|TCF_EN_255
mdefine_line|#define TCF_EN_255&t;    0x08
DECL|macro|TCF_EN_TAG
mdefine_line|#define TCF_EN_TAG&t;    0x10
DECL|macro|TCF_BUSY
mdefine_line|#define TCF_BUSY&t;      0x20
DECL|macro|TCF_DISCONNECT
mdefine_line|#define TCF_DISCONNECT&t;0x40
DECL|macro|TCF_SPIN_UP
mdefine_line|#define TCF_SPIN_UP&t;  0x80
multiline_comment|/* Bit Definition for HCS_AFlags */
DECL|macro|HCS_AF_IGNORE
mdefine_line|#define&t;HCS_AF_IGNORE&t;&t;0x01&t;/* Adapter ignore         */
DECL|macro|HCS_AF_DISABLE_RESET
mdefine_line|#define&t;HCS_AF_DISABLE_RESET&t;0x10&t;/* Adapter disable reset  */
DECL|macro|HCS_AF_DISABLE_ADPT
mdefine_line|#define&t;HCS_AF_DISABLE_ADPT&t;0x80&t;/* Adapter disable                */
multiline_comment|/*---------------------------------------*/
multiline_comment|/* TimeOut for RESET to complete (30s)   */
multiline_comment|/*                                       */
multiline_comment|/* After a RESET the drive is checked    */
multiline_comment|/* every 200ms.                          */
multiline_comment|/*---------------------------------------*/
DECL|macro|DELAYED_RESET_MAX
mdefine_line|#define DELAYED_RESET_MAX       (30*1000L)
DECL|macro|DELAYED_RESET_INTERVAL
mdefine_line|#define DELAYED_RESET_INTERVAL  200L
multiline_comment|/*----------------------------------------------*/
multiline_comment|/* TimeOut for IRQ from last interrupt (5s)     */
multiline_comment|/*----------------------------------------------*/
DECL|macro|IRQ_TIMEOUT_INTERVAL
mdefine_line|#define IRQ_TIMEOUT_INTERVAL    (5*1000L)
multiline_comment|/*----------------------------------------------*/
multiline_comment|/* Retry Delay interval (200ms)                 */
multiline_comment|/*----------------------------------------------*/
DECL|macro|DELAYED_RETRY_INTERVAL
mdefine_line|#define DELAYED_RETRY_INTERVAL  200L
DECL|macro|INQUIRY_SIZE
mdefine_line|#define&t;INQUIRY_SIZE&t;&t;36
DECL|macro|CAPACITY_SIZE
mdefine_line|#define&t;CAPACITY_SIZE&t;&t;8
DECL|macro|DEFAULT_SENSE_LEN
mdefine_line|#define&t;DEFAULT_SENSE_LEN&t;14
DECL|macro|DEVICE_NOT_FOUND
mdefine_line|#define&t;DEVICE_NOT_FOUND&t;0x86
multiline_comment|/*----------------------------------------------*/
multiline_comment|/* Definition for PCI device                    */
multiline_comment|/*----------------------------------------------*/
DECL|macro|MAX_PCI_DEVICES
mdefine_line|#define&t;MAX_PCI_DEVICES&t;21
DECL|macro|MAX_PCI_BUSES
mdefine_line|#define&t;MAX_PCI_BUSES&t;8
eof
