
ubuntu-preinstalled/dbus-daemon:     file format elf32-littlearm


Disassembly of section .init:

00005350 <.init>:
    5350:	push	{r3, lr}
    5354:	bl	6e1c <_dbus_user_database_lock_system@plt+0x7f0>
    5358:	pop	{r3, pc}

Disassembly of section .plt:

0000535c <dbus_message_set_error_name@plt-0x14>:
    535c:	push	{lr}		; (str lr, [sp, #-4]!)
    5360:	ldr	lr, [pc, #4]	; 536c <dbus_message_set_error_name@plt-0x4>
    5364:	add	lr, pc, lr
    5368:	ldr	pc, [lr, #8]!
    536c:	andeq	lr, r2, r8, lsr r6

00005370 <dbus_message_set_error_name@plt>:
    5370:	add	ip, pc, #0, 12
    5374:	add	ip, ip, #188416	; 0x2e000
    5378:	ldr	pc, [ip, #1592]!	; 0x638

0000537c <dbus_message_get_auto_start@plt>:
    537c:	add	ip, pc, #0, 12
    5380:	add	ip, ip, #188416	; 0x2e000
    5384:	ldr	pc, [ip, #1584]!	; 0x630

00005388 <dbus_connection_unref@plt>:
    5388:	add	ip, pc, #0, 12
    538c:	add	ip, ip, #188416	; 0x2e000
    5390:	ldr	pc, [ip, #1576]!	; 0x628

00005394 <_dbus_list_append@plt>:
    5394:	add	ip, pc, #0, 12
    5398:	add	ip, ip, #188416	; 0x2e000
    539c:	ldr	pc, [ip, #1568]!	; 0x620

000053a0 <pipe2@plt>:
    53a0:	add	ip, pc, #0, 12
    53a4:	add	ip, ip, #188416	; 0x2e000
    53a8:	ldr	pc, [ip, #1560]!	; 0x618

000053ac <_dbus_string_copy_to_buffer_with_nul@plt>:
    53ac:	add	ip, pc, #0, 12
    53b0:	add	ip, ip, #188416	; 0x2e000
    53b4:	ldr	pc, [ip, #1552]!	; 0x610

000053b8 <sigemptyset@plt>:
    53b8:	add	ip, pc, #0, 12
    53bc:	add	ip, ip, #188416	; 0x2e000
    53c0:	ldr	pc, [ip, #1544]!	; 0x608

000053c4 <_dbus_is_a_number@plt>:
    53c4:	add	ip, pc, #0, 12
    53c8:	add	ip, ip, #188416	; 0x2e000
    53cc:	ldr	pc, [ip, #1536]!	; 0x600

000053d0 <_dbus_hash_iter_get_int_key@plt>:
    53d0:	add	ip, pc, #0, 12
    53d4:	add	ip, ip, #188416	; 0x2e000
    53d8:	ldr	pc, [ip, #1528]!	; 0x5f8

000053dc <_dbus_string_steal_data@plt>:
    53dc:	add	ip, pc, #0, 12
    53e0:	add	ip, ip, #188416	; 0x2e000
    53e4:	ldr	pc, [ip, #1520]!	; 0x5f0

000053e8 <strerror@plt>:
    53e8:	add	ip, pc, #0, 12
    53ec:	add	ip, ip, #188416	; 0x2e000
    53f0:	ldr	pc, [ip, #1512]!	; 0x5e8

000053f4 <dbus_connection_send_preallocated@plt>:
    53f4:	add	ip, pc, #0, 12
    53f8:	add	ip, ip, #188416	; 0x2e000
    53fc:	ldr	pc, [ip, #1504]!	; 0x5e0

00005400 <_dbus_split_paths_and_append@plt>:
    5400:	add	ip, pc, #0, 12
    5404:	add	ip, ip, #188416	; 0x2e000
    5408:	ldr	pc, [ip, #1496]!	; 0x5d8

0000540c <_dbus_write_socket@plt>:
    540c:	add	ip, pc, #0, 12
    5410:	add	ip, ip, #188416	; 0x2e000
    5414:	ldr	pc, [ip, #1488]!	; 0x5d0

00005418 <dbus_watch_get_socket@plt>:
    5418:	add	ip, pc, #0, 12
    541c:	add	ip, ip, #188416	; 0x2e000
    5420:	ldr	pc, [ip, #1480]!	; 0x5c8

00005424 <dbus_connection_get_dispatch_status@plt>:
    5424:	add	ip, pc, #0, 12
    5428:	add	ip, ip, #188416	; 0x2e000
    542c:	ldr	pc, [ip, #1472]!	; 0x5c0

00005430 <geteuid@plt>:
    5430:	add	ip, pc, #0, 12
    5434:	add	ip, ip, #188416	; 0x2e000
    5438:	ldr	pc, [ip, #1464]!	; 0x5b8

0000543c <abort@plt>:
    543c:	add	ip, pc, #0, 12
    5440:	add	ip, ip, #188416	; 0x2e000
    5444:	ldr	pc, [ip, #1456]!	; 0x5b0

00005448 <XML_ParserCreate_MM@plt>:
    5448:	add	ip, pc, #0, 12
    544c:	add	ip, ip, #188416	; 0x2e000
    5450:	ldr	pc, [ip, #1448]!	; 0x5a8

00005454 <_dbus_hash_table_new@plt>:
    5454:			; <UNDEFINED> instruction: 0xe7fd4778
    5458:	add	ip, pc, #0, 12
    545c:	add	ip, ip, #188416	; 0x2e000
    5460:	ldr	pc, [ip, #1436]!	; 0x59c

00005464 <dbus_free@plt>:
    5464:			; <UNDEFINED> instruction: 0xe7fd4778
    5468:	add	ip, pc, #0, 12
    546c:	add	ip, ip, #188416	; 0x2e000
    5470:	ldr	pc, [ip, #1424]!	; 0x590

00005474 <audit_log_user_avc_message@plt>:
    5474:	add	ip, pc, #0, 12
    5478:	add	ip, ip, #188416	; 0x2e000
    547c:	ldr	pc, [ip, #1416]!	; 0x588

00005480 <_dbus_hash_table_insert_int@plt>:
    5480:	add	ip, pc, #0, 12
    5484:	add	ip, ip, #188416	; 0x2e000
    5488:	ldr	pc, [ip, #1408]!	; 0x580

0000548c <dbus_message_type_from_string@plt>:
    548c:	add	ip, pc, #0, 12
    5490:	add	ip, ip, #188416	; 0x2e000
    5494:	ldr	pc, [ip, #1400]!	; 0x578

00005498 <dbus_connection_get_windows_user@plt>:
    5498:	add	ip, pc, #0, 12
    549c:	add	ip, ip, #188416	; 0x2e000
    54a0:	ldr	pc, [ip, #1392]!	; 0x570

000054a4 <opendir@plt>:
    54a4:	add	ip, pc, #0, 12
    54a8:	add	ip, ip, #188416	; 0x2e000
    54ac:	ldr	pc, [ip, #1384]!	; 0x568

000054b0 <_dbus_pipe_write@plt>:
    54b0:	add	ip, pc, #0, 12
    54b4:	add	ip, ip, #188416	; 0x2e000
    54b8:	ldr	pc, [ip, #1376]!	; 0x560

000054bc <memcmp@plt>:
    54bc:	add	ip, pc, #0, 12
    54c0:	add	ip, ip, #188416	; 0x2e000
    54c4:	ldr	pc, [ip, #1368]!	; 0x558

000054c8 <dbus_message_type_to_string@plt>:
    54c8:	add	ip, pc, #0, 12
    54cc:	add	ip, ip, #188416	; 0x2e000
    54d0:	ldr	pc, [ip, #1360]!	; 0x550

000054d4 <sysconf@plt>:
    54d4:	add	ip, pc, #0, 12
    54d8:	add	ip, ip, #188416	; 0x2e000
    54dc:	ldr	pc, [ip, #1352]!	; 0x548

000054e0 <_dbus_socketpair@plt>:
    54e0:	add	ip, pc, #0, 12
    54e4:	add	ip, ip, #188416	; 0x2e000
    54e8:	ldr	pc, [ip, #1344]!	; 0x540

000054ec <aa_query_label@plt>:
    54ec:	add	ip, pc, #0, 12
    54f0:	add	ip, ip, #188416	; 0x2e000
    54f4:	ldr	pc, [ip, #1336]!	; 0x538

000054f8 <_dbus_list_insert_after_link@plt>:
    54f8:	add	ip, pc, #0, 12
    54fc:	add	ip, ip, #188416	; 0x2e000
    5500:	ldr	pc, [ip, #1328]!	; 0x530

00005504 <dbus_message_iter_recurse@plt>:
    5504:	add	ip, pc, #0, 12
    5508:	add	ip, ip, #188416	; 0x2e000
    550c:	ldr	pc, [ip, #1320]!	; 0x528

00005510 <dbus_realloc@plt>:
    5510:	add	ip, pc, #0, 12
    5514:	add	ip, ip, #188416	; 0x2e000
    5518:	ldr	pc, [ip, #1312]!	; 0x520

0000551c <__libc_start_main@plt>:
    551c:	add	ip, pc, #0, 12
    5520:	add	ip, ip, #188416	; 0x2e000
    5524:	ldr	pc, [ip, #1304]!	; 0x518

00005528 <dbus_message_get_error_name@plt>:
    5528:	add	ip, pc, #0, 12
    552c:	add	ip, ip, #188416	; 0x2e000
    5530:	ldr	pc, [ip, #1296]!	; 0x510

00005534 <dbus_message_iter_append_fixed_array@plt>:
    5534:	add	ip, pc, #0, 12
    5538:	add	ip, ip, #188416	; 0x2e000
    553c:	ldr	pc, [ip, #1288]!	; 0x508

00005540 <_dbus_string_equal@plt>:
    5540:	add	ip, pc, #0, 12
    5544:	add	ip, ip, #188416	; 0x2e000
    5548:	ldr	pc, [ip, #1280]!	; 0x500

0000554c <dbus_message_get_sender@plt>:
    554c:	add	ip, pc, #0, 12
    5550:	add	ip, ip, #188416	; 0x2e000
    5554:	ldr	pc, [ip, #1272]!	; 0x4f8

00005558 <_dbus_string_free@plt>:
    5558:	add	ip, pc, #0, 12
    555c:	add	ip, ip, #188416	; 0x2e000
    5560:	ldr	pc, [ip, #1264]!	; 0x4f0

00005564 <_dbus_credentials_unref@plt>:
    5564:	add	ip, pc, #0, 12
    5568:	add	ip, ip, #188416	; 0x2e000
    556c:	ldr	pc, [ip, #1256]!	; 0x4e8

00005570 <_dbus_list_pop_first@plt>:
    5570:	add	ip, pc, #0, 12
    5574:	add	ip, ip, #188416	; 0x2e000
    5578:	ldr	pc, [ip, #1248]!	; 0x4e0

0000557c <avc_destroy@plt>:
    557c:			; <UNDEFINED> instruction: 0xe7fd4778
    5580:	add	ip, pc, #0, 12
    5584:	add	ip, ip, #188416	; 0x2e000
    5588:	ldr	pc, [ip, #1236]!	; 0x4d4

0000558c <_dbus_validate_bus_namespace@plt>:
    558c:	add	ip, pc, #0, 12
    5590:	add	ip, ip, #188416	; 0x2e000
    5594:	ldr	pc, [ip, #1228]!	; 0x4cc

00005598 <dbus_message_set_sender@plt>:
    5598:	add	ip, pc, #0, 12
    559c:	add	ip, ip, #188416	; 0x2e000
    55a0:	ldr	pc, [ip, #1220]!	; 0x4c4

000055a4 <signal@plt>:
    55a4:	add	ip, pc, #0, 12
    55a8:	add	ip, ip, #188416	; 0x2e000
    55ac:	ldr	pc, [ip, #1212]!	; 0x4bc

000055b0 <dbus_message_iter_init_append@plt>:
    55b0:	add	ip, pc, #0, 12
    55b4:	add	ip, ip, #188416	; 0x2e000
    55b8:	ldr	pc, [ip, #1204]!	; 0x4b4

000055bc <_dbus_connection_get_pending_fds_count@plt>:
    55bc:	add	ip, pc, #0, 12
    55c0:	add	ip, ip, #188416	; 0x2e000
    55c4:	ldr	pc, [ip, #1196]!	; 0x4ac

000055c8 <epoll_create@plt>:
    55c8:	add	ip, pc, #0, 12
    55cc:	add	ip, ip, #188416	; 0x2e000
    55d0:	ldr	pc, [ip, #1188]!	; 0x4a4

000055d4 <_dbus_pipe_is_stdout_or_stderr@plt>:
    55d4:	add	ip, pc, #0, 12
    55d8:	add	ip, ip, #188416	; 0x2e000
    55dc:	ldr	pc, [ip, #1180]!	; 0x49c

000055e0 <__gmon_start__@plt>:
    55e0:	add	ip, pc, #0, 12
    55e4:	add	ip, ip, #188416	; 0x2e000
    55e8:	ldr	pc, [ip, #1172]!	; 0x494

000055ec <_dbus_sleep_milliseconds@plt>:
    55ec:			; <UNDEFINED> instruction: 0xe7fd4778
    55f0:	add	ip, pc, #0, 12
    55f4:	add	ip, ip, #188416	; 0x2e000
    55f8:	ldr	pc, [ip, #1160]!	; 0x488

000055fc <_dbus_timeout_disable@plt>:
    55fc:			; <UNDEFINED> instruction: 0xe7fd4778
    5600:	add	ip, pc, #0, 12
    5604:	add	ip, ip, #188416	; 0x2e000
    5608:	ldr	pc, [ip, #1148]!	; 0x47c

0000560c <_dbus_list_alloc_link@plt>:
    560c:	add	ip, pc, #0, 12
    5610:	add	ip, ip, #188416	; 0x2e000
    5614:	ldr	pc, [ip, #1140]!	; 0x474

00005618 <_dbus_string_append_printf_valist@plt>:
    5618:	add	ip, pc, #0, 12
    561c:	add	ip, ip, #188416	; 0x2e000
    5620:	ldr	pc, [ip, #1132]!	; 0x46c

00005624 <dbus_connection_set_max_received_size@plt>:
    5624:	add	ip, pc, #0, 12
    5628:	add	ip, ip, #188416	; 0x2e000
    562c:	ldr	pc, [ip, #1124]!	; 0x464

00005630 <dbus_timeout_get_interval@plt>:
    5630:	add	ip, pc, #0, 12
    5634:	add	ip, ip, #188416	; 0x2e000
    5638:	ldr	pc, [ip, #1116]!	; 0x45c

0000563c <_dbus_hash_table_lookup_int@plt>:
    563c:	add	ip, pc, #0, 12
    5640:	add	ip, ip, #188416	; 0x2e000
    5644:	ldr	pc, [ip, #1108]!	; 0x454

00005648 <dbus_message_is_signal@plt>:
    5648:	add	ip, pc, #0, 12
    564c:	add	ip, ip, #188416	; 0x2e000
    5650:	ldr	pc, [ip, #1100]!	; 0x44c

00005654 <_dbus_pipe_init@plt>:
    5654:	add	ip, pc, #0, 12
    5658:	add	ip, ip, #188416	; 0x2e000
    565c:	ldr	pc, [ip, #1092]!	; 0x444

00005660 <getcon@plt>:
    5660:	add	ip, pc, #0, 12
    5664:	add	ip, ip, #188416	; 0x2e000
    5668:	ldr	pc, [ip, #1084]!	; 0x43c

0000566c <fclose@plt>:
    566c:	add	ip, pc, #0, 12
    5670:	add	ip, ip, #188416	; 0x2e000
    5674:	ldr	pc, [ip, #1076]!	; 0x434

00005678 <dbus_set_error@plt>:
    5678:			; <UNDEFINED> instruction: 0xe7fd4778
    567c:	add	ip, pc, #0, 12
    5680:	add	ip, ip, #188416	; 0x2e000
    5684:	ldr	pc, [ip, #1064]!	; 0x428

00005688 <dbus_connection_set_allow_anonymous@plt>:
    5688:			; <UNDEFINED> instruction: 0xe7fd4778
    568c:	add	ip, pc, #0, 12
    5690:	add	ip, ip, #188416	; 0x2e000
    5694:	ldr	pc, [ip, #1052]!	; 0x41c

00005698 <dbus_message_has_signature@plt>:
    5698:	add	ip, pc, #0, 12
    569c:	add	ip, ip, #188416	; 0x2e000
    56a0:	ldr	pc, [ip, #1044]!	; 0x414

000056a4 <__printf_chk@plt>:
    56a4:	add	ip, pc, #0, 12
    56a8:	add	ip, ip, #188416	; 0x2e000
    56ac:	ldr	pc, [ip, #1036]!	; 0x40c

000056b0 <strchr@plt>:
    56b0:	add	ip, pc, #0, 12
    56b4:	add	ip, ip, #188416	; 0x2e000
    56b8:	ldr	pc, [ip, #1028]!	; 0x404

000056bc <dbus_validate_utf8@plt>:
    56bc:	add	ip, pc, #0, 12
    56c0:	add	ip, ip, #188416	; 0x2e000
    56c4:	ldr	pc, [ip, #1020]!	; 0x3fc

000056c8 <_dbus_hash_table_free_preallocated_entry@plt>:
    56c8:	add	ip, pc, #0, 12
    56cc:	add	ip, ip, #188416	; 0x2e000
    56d0:	ldr	pc, [ip, #1012]!	; 0x3f4

000056d4 <dbus_message_get_no_reply@plt>:
    56d4:	add	ip, pc, #0, 12
    56d8:	add	ip, ip, #188416	; 0x2e000
    56dc:	ldr	pc, [ip, #1004]!	; 0x3ec

000056e0 <freecon@plt>:
    56e0:	add	ip, pc, #0, 12
    56e4:	add	ip, ip, #188416	; 0x2e000
    56e8:	ldr	pc, [ip, #996]!	; 0x3e4

000056ec <_dbus_logv@plt>:
    56ec:	add	ip, pc, #0, 12
    56f0:	add	ip, ip, #188416	; 0x2e000
    56f4:	ldr	pc, [ip, #988]!	; 0x3dc

000056f8 <getgrgid_r@plt>:
    56f8:	add	ip, pc, #0, 12
    56fc:	add	ip, ip, #188416	; 0x2e000
    5700:	ldr	pc, [ip, #980]!	; 0x3d4

00005704 <dbus_watch_get_flags@plt>:
    5704:	add	ip, pc, #0, 12
    5708:	add	ip, ip, #188416	; 0x2e000
    570c:	ldr	pc, [ip, #972]!	; 0x3cc

00005710 <XML_GetErrorCode@plt>:
    5710:	add	ip, pc, #0, 12
    5714:	add	ip, ip, #188416	; 0x2e000
    5718:	ldr	pc, [ip, #964]!	; 0x3c4

0000571c <_dbus_string_append_byte@plt>:
    571c:	add	ip, pc, #0, 12
    5720:	add	ip, ip, #188416	; 0x2e000
    5724:	ldr	pc, [ip, #956]!	; 0x3bc

00005728 <_dbus_hash_iter_get_value@plt>:
    5728:	add	ip, pc, #0, 12
    572c:	add	ip, ip, #188416	; 0x2e000
    5730:	ldr	pc, [ip, #948]!	; 0x3b4

00005734 <_dbus_hash_table_get_n_entries@plt>:
    5734:	add	ip, pc, #0, 12
    5738:	add	ip, ip, #188416	; 0x2e000
    573c:	ldr	pc, [ip, #940]!	; 0x3ac

00005740 <XML_SetUserData@plt>:
    5740:	add	ip, pc, #0, 12
    5744:	add	ip, ip, #188416	; 0x2e000
    5748:	ldr	pc, [ip, #932]!	; 0x3a4

0000574c <dbus_message_iter_init@plt>:
    574c:	add	ip, pc, #0, 12
    5750:	add	ip, ip, #188416	; 0x2e000
    5754:	ldr	pc, [ip, #924]!	; 0x39c

00005758 <_dbus_geteuid@plt>:
    5758:	add	ip, pc, #0, 12
    575c:	add	ip, ip, #188416	; 0x2e000
    5760:	ldr	pc, [ip, #916]!	; 0x394

00005764 <_dbus_string_set_length@plt>:
    5764:	add	ip, pc, #0, 12
    5768:	add	ip, ip, #188416	; 0x2e000
    576c:	ldr	pc, [ip, #908]!	; 0x38c

00005770 <selinux_set_mapping@plt>:
    5770:	add	ip, pc, #0, 12
    5774:	add	ip, ip, #188416	; 0x2e000
    5778:	ldr	pc, [ip, #900]!	; 0x384

0000577c <_dbus_mem_pool_free@plt>:
    577c:	add	ip, pc, #0, 12
    5780:	add	ip, ip, #188416	; 0x2e000
    5784:	ldr	pc, [ip, #892]!	; 0x37c

00005788 <_dbus_uuid_encode@plt>:
    5788:			; <UNDEFINED> instruction: 0xe7fd4778
    578c:	add	ip, pc, #0, 12
    5790:	add	ip, ip, #188416	; 0x2e000
    5794:	ldr	pc, [ip, #880]!	; 0x370

00005798 <selinux_policy_root@plt>:
    5798:			; <UNDEFINED> instruction: 0xe7fd4778
    579c:	add	ip, pc, #0, 12
    57a0:	add	ip, ip, #188416	; 0x2e000
    57a4:	ldr	pc, [ip, #868]!	; 0x364

000057a8 <memset@plt>:
    57a8:	add	ip, pc, #0, 12
    57ac:	add	ip, ip, #188416	; 0x2e000
    57b0:	ldr	pc, [ip, #860]!	; 0x35c

000057b4 <dbus_message_iter_append_basic@plt>:
    57b4:	add	ip, pc, #0, 12
    57b8:	add	ip, ip, #188416	; 0x2e000
    57bc:	ldr	pc, [ip, #852]!	; 0x354

000057c0 <dbus_message_ref@plt>:
    57c0:	add	ip, pc, #0, 12
    57c4:	add	ip, ip, #188416	; 0x2e000
    57c8:	ldr	pc, [ip, #844]!	; 0x34c

000057cc <_dbus_hash_table_to_array@plt>:
    57cc:	add	ip, pc, #0, 12
    57d0:	add	ip, ip, #188416	; 0x2e000
    57d4:	ldr	pc, [ip, #836]!	; 0x344

000057d8 <getpeercon@plt>:
    57d8:	add	ip, pc, #0, 12
    57dc:	add	ip, ip, #188416	; 0x2e000
    57e0:	ldr	pc, [ip, #828]!	; 0x33c

000057e4 <dbus_message_iter_abandon_container@plt>:
    57e4:			; <UNDEFINED> instruction: 0xe7fd4778
    57e8:	add	ip, pc, #0, 12
    57ec:	add	ip, ip, #188416	; 0x2e000
    57f0:	ldr	pc, [ip, #816]!	; 0x330

000057f4 <avc_context_to_sid@plt>:
    57f4:	add	ip, pc, #0, 12
    57f8:	add	ip, ip, #188416	; 0x2e000
    57fc:	ldr	pc, [ip, #808]!	; 0x328

00005800 <_dbus_string_append@plt>:
    5800:			; <UNDEFINED> instruction: 0xe7fd4778
    5804:	add	ip, pc, #0, 12
    5808:	add	ip, ip, #188416	; 0x2e000
    580c:	ldr	pc, [ip, #796]!	; 0x31c

00005810 <setsid@plt>:
    5810:	add	ip, pc, #0, 12
    5814:	add	ip, ip, #188416	; 0x2e000
    5818:	ldr	pc, [ip, #788]!	; 0x314

0000581c <dbus_connection_add_filter@plt>:
    581c:	add	ip, pc, #0, 12
    5820:	add	ip, ip, #188416	; 0x2e000
    5824:	ldr	pc, [ip, #780]!	; 0x30c

00005828 <capng_update@plt>:
    5828:	add	ip, pc, #0, 12
    582c:	add	ip, ip, #188416	; 0x2e000
    5830:	ldr	pc, [ip, #772]!	; 0x304

00005834 <_dbus_watch_list_free@plt>:
    5834:	add	ip, pc, #0, 12
    5838:	add	ip, ip, #188416	; 0x2e000
    583c:	ldr	pc, [ip, #764]!	; 0x2fc

00005840 <_dbus_homedir_from_current_process@plt>:
    5840:	add	ip, pc, #0, 12
    5844:	add	ip, ip, #188416	; 0x2e000
    5848:	ldr	pc, [ip, #756]!	; 0x2f4

0000584c <_dbus_string_skip_white@plt>:
    584c:	add	ip, pc, #0, 12
    5850:	add	ip, ip, #188416	; 0x2e000
    5854:	ldr	pc, [ip, #748]!	; 0x2ec

00005858 <_dbus_timeout_unref@plt>:
    5858:	add	ip, pc, #0, 12
    585c:	add	ip, ip, #188416	; 0x2e000
    5860:	ldr	pc, [ip, #740]!	; 0x2e4

00005864 <_dbus_pipe_init_stdout@plt>:
    5864:	add	ip, pc, #0, 12
    5868:	add	ip, ip, #188416	; 0x2e000
    586c:	ldr	pc, [ip, #732]!	; 0x2dc

00005870 <dbus_connection_preallocate_send@plt>:
    5870:	add	ip, pc, #0, 12
    5874:	add	ip, ip, #188416	; 0x2e000
    5878:	ldr	pc, [ip, #724]!	; 0x2d4

0000587c <dbus_connection_set_windows_user_function@plt>:
    587c:	add	ip, pc, #0, 12
    5880:	add	ip, ip, #188416	; 0x2e000
    5884:	ldr	pc, [ip, #716]!	; 0x2cc

00005888 <dbus_server_set_data@plt>:
    5888:	add	ip, pc, #0, 12
    588c:	add	ip, ip, #188416	; 0x2e000
    5890:	ldr	pc, [ip, #708]!	; 0x2c4

00005894 <_dbus_list_remove_link@plt>:
    5894:			; <UNDEFINED> instruction: 0xe7fd4778
    5898:	add	ip, pc, #0, 12
    589c:	add	ip, ip, #188416	; 0x2e000
    58a0:	ldr	pc, [ip, #696]!	; 0x2b8

000058a4 <_dbus_string_append_len@plt>:
    58a4:	add	ip, pc, #0, 12
    58a8:	add	ip, ip, #188416	; 0x2e000
    58ac:	ldr	pc, [ip, #688]!	; 0x2b0

000058b0 <_dbus_list_remove_last@plt>:
    58b0:	add	ip, pc, #0, 12
    58b4:	add	ip, ip, #188416	; 0x2e000
    58b8:	ldr	pc, [ip, #680]!	; 0x2a8

000058bc <dbus_message_get_serial@plt>:
    58bc:	add	ip, pc, #0, 12
    58c0:	add	ip, ip, #188416	; 0x2e000
    58c4:	ldr	pc, [ip, #672]!	; 0x2a0

000058c8 <sd_uid_get_seats@plt>:
    58c8:	add	ip, pc, #0, 12
    58cc:	add	ip, ip, #188416	; 0x2e000
    58d0:	ldr	pc, [ip, #664]!	; 0x298

000058d4 <_dbus_hash_iter_next@plt>:
    58d4:	add	ip, pc, #0, 12
    58d8:	add	ip, ip, #188416	; 0x2e000
    58dc:	ldr	pc, [ip, #656]!	; 0x290

000058e0 <_dbus_connection_set_pending_fds_function@plt>:
    58e0:	add	ip, pc, #0, 12
    58e4:	add	ip, ip, #188416	; 0x2e000
    58e8:	ldr	pc, [ip, #648]!	; 0x288

000058ec <_dbus_string_parse_int@plt>:
    58ec:	add	ip, pc, #0, 12
    58f0:	add	ip, ip, #188416	; 0x2e000
    58f4:	ldr	pc, [ip, #640]!	; 0x280

000058f8 <XML_GetCurrentColumnNumber@plt>:
    58f8:	add	ip, pc, #0, 12
    58fc:	add	ip, ip, #188416	; 0x2e000
    5900:	ldr	pc, [ip, #632]!	; 0x278

00005904 <dbus_connection_get_adt_audit_session_data@plt>:
    5904:	add	ip, pc, #0, 12
    5908:	add	ip, ip, #188416	; 0x2e000
    590c:	ldr	pc, [ip, #624]!	; 0x270

00005910 <_dbus_connection_get_stats@plt>:
    5910:	add	ip, pc, #0, 12
    5914:	add	ip, ip, #188416	; 0x2e000
    5918:	ldr	pc, [ip, #616]!	; 0x268

0000591c <_dbus_auth_is_supported_mechanism@plt>:
    591c:	add	ip, pc, #0, 12
    5920:	add	ip, ip, #188416	; 0x2e000
    5924:	ldr	pc, [ip, #608]!	; 0x260

00005928 <dbus_connection_set_data@plt>:
    5928:	add	ip, pc, #0, 12
    592c:	add	ip, ip, #188416	; 0x2e000
    5930:	ldr	pc, [ip, #600]!	; 0x258

00005934 <dbus_timeout_handle@plt>:
    5934:	add	ip, pc, #0, 12
    5938:	add	ip, ip, #188416	; 0x2e000
    593c:	ldr	pc, [ip, #592]!	; 0x250

00005940 <dbus_message_get_reply_serial@plt>:
    5940:	add	ip, pc, #0, 12
    5944:	add	ip, ip, #188416	; 0x2e000
    5948:	ldr	pc, [ip, #584]!	; 0x248

0000594c <_dbus_watch_set_oom_last_time@plt>:
    594c:	add	ip, pc, #0, 12
    5950:	add	ip, ip, #188416	; 0x2e000
    5954:	ldr	pc, [ip, #576]!	; 0x240

00005958 <dbus_connection_get_unix_user@plt>:
    5958:	add	ip, pc, #0, 12
    595c:	add	ip, ip, #188416	; 0x2e000
    5960:	ldr	pc, [ip, #568]!	; 0x238

00005964 <_dbus_string_validate_utf8@plt>:
    5964:	add	ip, pc, #0, 12
    5968:	add	ip, ip, #188416	; 0x2e000
    596c:	ldr	pc, [ip, #560]!	; 0x230

00005970 <_dbus_string_insert_bytes@plt>:
    5970:	add	ip, pc, #0, 12
    5974:	add	ip, ip, #188416	; 0x2e000
    5978:	ldr	pc, [ip, #552]!	; 0x228

0000597c <_dbus_validate_path@plt>:
    597c:	add	ip, pc, #0, 12
    5980:	add	ip, ip, #188416	; 0x2e000
    5984:	ldr	pc, [ip, #544]!	; 0x220

00005988 <dbus_connection_close@plt>:
    5988:	add	ip, pc, #0, 12
    598c:	add	ip, ip, #188416	; 0x2e000
    5990:	ldr	pc, [ip, #536]!	; 0x218

00005994 <capng_change_id@plt>:
    5994:	add	ip, pc, #0, 12
    5998:	add	ip, ip, #188416	; 0x2e000
    599c:	ldr	pc, [ip, #528]!	; 0x210

000059a0 <dbus_connection_set_unix_user_function@plt>:
    59a0:	add	ip, pc, #0, 12
    59a4:	add	ip, ip, #188416	; 0x2e000
    59a8:	ldr	pc, [ip, #520]!	; 0x208

000059ac <_exit@plt>:
    59ac:	add	ip, pc, #0, 12
    59b0:	add	ip, ip, #188416	; 0x2e000
    59b4:	ldr	pc, [ip, #512]!	; 0x200

000059b8 <_dbus_read_socket@plt>:
    59b8:	add	ip, pc, #0, 12
    59bc:	add	ip, ip, #188416	; 0x2e000
    59c0:	ldr	pc, [ip, #504]!	; 0x1f8

000059c4 <_dbus_pipe_is_valid@plt>:
    59c4:	add	ip, pc, #0, 12
    59c8:	add	ip, ip, #188416	; 0x2e000
    59cc:	ldr	pc, [ip, #496]!	; 0x1f0

000059d0 <audit_open@plt>:
    59d0:	add	ip, pc, #0, 12
    59d4:	add	ip, ip, #188416	; 0x2e000
    59d8:	ldr	pc, [ip, #488]!	; 0x1e8

000059dc <getuid@plt>:
    59dc:	add	ip, pc, #0, 12
    59e0:	add	ip, ip, #188416	; 0x2e000
    59e4:	ldr	pc, [ip, #480]!	; 0x1e0

000059e8 <_dbus_list_pop_first_link@plt>:
    59e8:	add	ip, pc, #0, 12
    59ec:	add	ip, ip, #188416	; 0x2e000
    59f0:	ldr	pc, [ip, #472]!	; 0x1d8

000059f4 <free@plt>:
    59f4:	add	ip, pc, #0, 12
    59f8:	add	ip, ip, #188416	; 0x2e000
    59fc:	ldr	pc, [ip, #464]!	; 0x1d0

00005a00 <_dbus_string_append_int@plt>:
    5a00:	add	ip, pc, #0, 12
    5a04:	add	ip, ip, #188416	; 0x2e000
    5a08:	ldr	pc, [ip, #456]!	; 0x1c8

00005a0c <read@plt>:
    5a0c:	add	ip, pc, #0, 12
    5a10:	add	ip, ip, #188416	; 0x2e000
    5a14:	ldr	pc, [ip, #448]!	; 0x1c0

00005a18 <write@plt>:
    5a18:	add	ip, pc, #0, 12
    5a1c:	add	ip, ip, #188416	; 0x2e000
    5a20:	ldr	pc, [ip, #440]!	; 0x1b8

00005a24 <dbus_server_get_address@plt>:
    5a24:	add	ip, pc, #0, 12
    5a28:	add	ip, ip, #188416	; 0x2e000
    5a2c:	ldr	pc, [ip, #432]!	; 0x1b0

00005a30 <dbus_set_error_const@plt>:
    5a30:	add	ip, pc, #0, 12
    5a34:	add	ip, ip, #188416	; 0x2e000
    5a38:	ldr	pc, [ip, #424]!	; 0x1a8

00005a3c <_dbus_validate_interface@plt>:
    5a3c:	add	ip, pc, #0, 12
    5a40:	add	ip, ip, #188416	; 0x2e000
    5a44:	ldr	pc, [ip, #416]!	; 0x1a0

00005a48 <dbus_message_append_args@plt>:
    5a48:	add	ip, pc, #0, 12
    5a4c:	add	ip, ip, #188416	; 0x2e000
    5a50:	ldr	pc, [ip, #408]!	; 0x198

00005a54 <access@plt>:
    5a54:	add	ip, pc, #0, 12
    5a58:	add	ip, ip, #188416	; 0x2e000
    5a5c:	ldr	pc, [ip, #400]!	; 0x190

00005a60 <dbus_connection_allocate_data_slot@plt>:
    5a60:	add	ip, pc, #0, 12
    5a64:	add	ip, ip, #188416	; 0x2e000
    5a68:	ldr	pc, [ip, #392]!	; 0x188

00005a6c <dbus_message_get_member@plt>:
    5a6c:	add	ip, pc, #0, 12
    5a70:	add	ip, ip, #188416	; 0x2e000
    5a74:	ldr	pc, [ip, #384]!	; 0x180

00005a78 <_dbus_error_from_errno@plt>:
    5a78:	add	ip, pc, #0, 12
    5a7c:	add	ip, ip, #188416	; 0x2e000
    5a80:	ldr	pc, [ip, #376]!	; 0x178

00005a84 <_dbus_hash_table_remove_int@plt>:
    5a84:	add	ip, pc, #0, 12
    5a88:	add	ip, ip, #188416	; 0x2e000
    5a8c:	ldr	pc, [ip, #368]!	; 0x170

00005a90 <dbus_message_iter_get_basic@plt>:
    5a90:	add	ip, pc, #0, 12
    5a94:	add	ip, ip, #188416	; 0x2e000
    5a98:	ldr	pc, [ip, #360]!	; 0x168

00005a9c <_dbus_list_get_length@plt>:
    5a9c:	add	ip, pc, #0, 12
    5aa0:	add	ip, ip, #188416	; 0x2e000
    5aa4:	ldr	pc, [ip, #352]!	; 0x160

00005aa8 <dbus_connection_set_watch_functions@plt>:
    5aa8:	add	ip, pc, #0, 12
    5aac:	add	ip, ip, #188416	; 0x2e000
    5ab0:	ldr	pc, [ip, #344]!	; 0x158

00005ab4 <_dbus_list_prepend_link@plt>:
    5ab4:	add	ip, pc, #0, 12
    5ab8:	add	ip, ip, #188416	; 0x2e000
    5abc:	ldr	pc, [ip, #336]!	; 0x150

00005ac0 <_dbus_string_copy_len@plt>:
    5ac0:	add	ip, pc, #0, 12
    5ac4:	add	ip, ip, #188416	; 0x2e000
    5ac8:	ldr	pc, [ip, #328]!	; 0x148

00005acc <getrlimit64@plt>:
    5acc:	add	ip, pc, #0, 12
    5ad0:	add	ip, ip, #188416	; 0x2e000
    5ad4:	ldr	pc, [ip, #320]!	; 0x140

00005ad8 <dbus_server_set_timeout_functions@plt>:
    5ad8:	add	ip, pc, #0, 12
    5adc:	add	ip, ip, #188416	; 0x2e000
    5ae0:	ldr	pc, [ip, #312]!	; 0x138

00005ae4 <_dbus_string_init_const@plt>:
    5ae4:	add	ip, pc, #0, 12
    5ae8:	add	ip, ip, #188416	; 0x2e000
    5aec:	ldr	pc, [ip, #304]!	; 0x130

00005af0 <_dbus_string_copy_data@plt>:
    5af0:	add	ip, pc, #0, 12
    5af4:	add	ip, ip, #188416	; 0x2e000
    5af8:	ldr	pc, [ip, #296]!	; 0x128

00005afc <pthread_mutex_unlock@plt>:
    5afc:			; <UNDEFINED> instruction: 0xe7fd4778
    5b00:	add	ip, pc, #0, 12
    5b04:	add	ip, ip, #188416	; 0x2e000
    5b08:	ldr	pc, [ip, #284]!	; 0x11c

00005b0c <aa_find_mountpoint@plt>:
    5b0c:	add	ip, pc, #0, 12
    5b10:	add	ip, ip, #188416	; 0x2e000
    5b14:	ldr	pc, [ip, #276]!	; 0x114

00005b18 <dbus_message_new_error@plt>:
    5b18:	add	ip, pc, #0, 12
    5b1c:	add	ip, ip, #188416	; 0x2e000
    5b20:	ldr	pc, [ip, #268]!	; 0x10c

00005b24 <dbus_watch_handle@plt>:
    5b24:	add	ip, pc, #0, 12
    5b28:	add	ip, ip, #188416	; 0x2e000
    5b2c:	ldr	pc, [ip, #260]!	; 0x104

00005b30 <dbus_connection_get_outgoing_size@plt>:
    5b30:	add	ip, pc, #0, 12
    5b34:	add	ip, ip, #188416	; 0x2e000
    5b38:	ldr	pc, [ip, #252]!	; 0xfc

00005b3c <dbus_message_new_method_call@plt>:
    5b3c:	add	ip, pc, #0, 12
    5b40:	add	ip, ip, #188416	; 0x2e000
    5b44:	ldr	pc, [ip, #244]!	; 0xf4

00005b48 <_dbus_strdup@plt>:
    5b48:	add	ip, pc, #0, 12
    5b4c:	add	ip, ip, #188416	; 0x2e000
    5b50:	ldr	pc, [ip, #236]!	; 0xec

00005b54 <dbus_message_set_no_reply@plt>:
    5b54:	add	ip, pc, #0, 12
    5b58:	add	ip, ip, #188416	; 0x2e000
    5b5c:	ldr	pc, [ip, #228]!	; 0xe4

00005b60 <umask@plt>:
    5b60:	add	ip, pc, #0, 12
    5b64:	add	ip, ip, #188416	; 0x2e000
    5b68:	ldr	pc, [ip, #220]!	; 0xdc

00005b6c <_dbus_concat_dir_and_file@plt>:
    5b6c:	add	ip, pc, #0, 12
    5b70:	add	ip, ip, #188416	; 0x2e000
    5b74:	ldr	pc, [ip, #212]!	; 0xd4

00005b78 <_dbus_user_database_lookup@plt>:
    5b78:	add	ip, pc, #0, 12
    5b7c:	add	ip, ip, #188416	; 0x2e000
    5b80:	ldr	pc, [ip, #204]!	; 0xcc

00005b84 <_dbus_validate_member@plt>:
    5b84:	add	ip, pc, #0, 12
    5b88:	add	ip, ip, #188416	; 0x2e000
    5b8c:	ldr	pc, [ip, #196]!	; 0xc4

00005b90 <dbus_server_get_data@plt>:
    5b90:	add	ip, pc, #0, 12
    5b94:	add	ip, ip, #188416	; 0x2e000
    5b98:	ldr	pc, [ip, #188]!	; 0xbc

00005b9c <dbus_message_has_destination@plt>:
    5b9c:	add	ip, pc, #0, 12
    5ba0:	add	ip, ip, #188416	; 0x2e000
    5ba4:	ldr	pc, [ip, #180]!	; 0xb4

00005ba8 <_dbus_init_system_log@plt>:
    5ba8:	add	ip, pc, #0, 12
    5bac:	add	ip, ip, #188416	; 0x2e000
    5bb0:	ldr	pc, [ip, #172]!	; 0xac

00005bb4 <dbus_connection_get_outgoing_unix_fds@plt>:
    5bb4:	add	ip, pc, #0, 12
    5bb8:	add	ip, ip, #188416	; 0x2e000
    5bbc:	ldr	pc, [ip, #164]!	; 0xa4

00005bc0 <_dbus_string_copy@plt>:
    5bc0:	add	ip, pc, #0, 12
    5bc4:	add	ip, ip, #188416	; 0x2e000
    5bc8:	ldr	pc, [ip, #156]!	; 0x9c

00005bcc <_dbus_list_prepend@plt>:
    5bcc:	add	ip, pc, #0, 12
    5bd0:	add	ip, ip, #188416	; 0x2e000
    5bd4:	ldr	pc, [ip, #148]!	; 0x94

00005bd8 <_dbus_list_length_is_one@plt>:
    5bd8:	add	ip, pc, #0, 12
    5bdc:	add	ip, ip, #188416	; 0x2e000
    5be0:	ldr	pc, [ip, #140]!	; 0x8c

00005be4 <_dbus_close_socket@plt>:
    5be4:	add	ip, pc, #0, 12
    5be8:	add	ip, ip, #188416	; 0x2e000
    5bec:	ldr	pc, [ip, #132]!	; 0x84

00005bf0 <epoll_wait@plt>:
    5bf0:	add	ip, pc, #0, 12
    5bf4:	add	ip, ip, #188416	; 0x2e000
    5bf8:	ldr	pc, [ip, #124]!	; 0x7c

00005bfc <_dbus_ensure_standard_fds@plt>:
    5bfc:	add	ip, pc, #0, 12
    5c00:	add	ip, ip, #188416	; 0x2e000
    5c04:	ldr	pc, [ip, #116]!	; 0x74

00005c08 <_dbus_hash_table_insert_string_preallocated@plt>:
    5c08:	add	ip, pc, #0, 12
    5c0c:	add	ip, ip, #188416	; 0x2e000
    5c10:	ldr	pc, [ip, #108]!	; 0x6c

00005c14 <aa_getpeercon@plt>:
    5c14:	add	ip, pc, #0, 12
    5c18:	add	ip, ip, #188416	; 0x2e000
    5c1c:	ldr	pc, [ip, #100]!	; 0x64

00005c20 <dbus_timeout_get_enabled@plt>:
    5c20:	add	ip, pc, #0, 12
    5c24:	add	ip, ip, #188416	; 0x2e000
    5c28:	ldr	pc, [ip, #92]!	; 0x5c

00005c2c <_dbus_type_reader_get_current_type@plt>:
    5c2c:	add	ip, pc, #0, 12
    5c30:	add	ip, ip, #188416	; 0x2e000
    5c34:	ldr	pc, [ip, #84]!	; 0x54

00005c38 <pthread_mutex_lock@plt>:
    5c38:			; <UNDEFINED> instruction: 0xe7fd4778
    5c3c:	add	ip, pc, #0, 12
    5c40:	add	ip, ip, #188416	; 0x2e000
    5c44:	ldr	pc, [ip, #72]!	; 0x48

00005c48 <strlen@plt>:
    5c48:	add	ip, pc, #0, 12
    5c4c:	add	ip, ip, #188416	; 0x2e000
    5c50:	ldr	pc, [ip, #64]!	; 0x40

00005c54 <_dbus_list_get_last@plt>:
    5c54:	add	ip, pc, #0, 12
    5c58:	add	ip, ip, #188416	; 0x2e000
    5c5c:	ldr	pc, [ip, #56]!	; 0x38

00005c60 <_dbus_user_database_get_uid@plt>:
    5c60:	add	ip, pc, #0, 12
    5c64:	add	ip, ip, #188416	; 0x2e000
    5c68:	ldr	pc, [ip, #48]!	; 0x30

00005c6c <_dbus_validate_bus_name@plt>:
    5c6c:	add	ip, pc, #0, 12
    5c70:	add	ip, ip, #188416	; 0x2e000
    5c74:	ldr	pc, [ip, #40]!	; 0x28

00005c78 <_dbus_pipe_close@plt>:
    5c78:	add	ip, pc, #0, 12
    5c7c:	add	ip, ip, #188416	; 0x2e000
    5c80:	ldr	pc, [ip, #32]!

00005c84 <dbus_message_iter_next@plt>:
    5c84:	add	ip, pc, #0, 12
    5c88:	add	ip, ip, #188416	; 0x2e000
    5c8c:	ldr	pc, [ip, #24]!

00005c90 <_dbus_hash_table_lookup_string@plt>:
    5c90:			; <UNDEFINED> instruction: 0xe7fd4778
    5c94:	add	ip, pc, #0, 12
    5c98:	add	ip, ip, #188416	; 0x2e000
    5c9c:	ldr	pc, [ip, #12]!

00005ca0 <pthread_create@plt>:
    5ca0:	add	ip, pc, #0, 12
    5ca4:	add	ip, ip, #188416	; 0x2e000
    5ca8:	ldr	pc, [ip, #4]!

00005cac <_dbus_watch_invalidate@plt>:
    5cac:	add	ip, pc, #0, 12
    5cb0:	add	ip, ip, #184320	; 0x2d000
    5cb4:	ldr	pc, [ip, #4092]!	; 0xffc

00005cb8 <dbus_message_unref@plt>:
    5cb8:	add	ip, pc, #0, 12
    5cbc:	add	ip, ip, #184320	; 0x2d000
    5cc0:	ldr	pc, [ip, #4084]!	; 0xff4

00005cc4 <epoll_create1@plt>:
    5cc4:	add	ip, pc, #0, 12
    5cc8:	add	ip, ip, #184320	; 0x2d000
    5ccc:	ldr	pc, [ip, #4076]!	; 0xfec

00005cd0 <_dbus_pipe_invalidate@plt>:
    5cd0:	add	ip, pc, #0, 12
    5cd4:	add	ip, ip, #184320	; 0x2d000
    5cd8:	ldr	pc, [ip, #4068]!	; 0xfe4

00005cdc <dbus_message_set_destination@plt>:
    5cdc:	add	ip, pc, #0, 12
    5ce0:	add	ip, ip, #184320	; 0x2d000
    5ce4:	ldr	pc, [ip, #4060]!	; 0xfdc

00005ce8 <memcpy@plt>:
    5ce8:	add	ip, pc, #0, 12
    5cec:	add	ip, ip, #184320	; 0x2d000
    5cf0:	ldr	pc, [ip, #4052]!	; 0xfd4

00005cf4 <_dbus_hash_table_unref@plt>:
    5cf4:	add	ip, pc, #0, 12
    5cf8:	add	ip, ip, #184320	; 0x2d000
    5cfc:	ldr	pc, [ip, #4044]!	; 0xfcc

00005d00 <dbus_server_free_data_slot@plt>:
    5d00:	add	ip, pc, #0, 12
    5d04:	add	ip, ip, #184320	; 0x2d000
    5d08:	ldr	pc, [ip, #4036]!	; 0xfc4

00005d0c <_dbus_flush_caches@plt>:
    5d0c:	add	ip, pc, #0, 12
    5d10:	add	ip, ip, #184320	; 0x2d000
    5d14:	ldr	pc, [ip, #4028]!	; 0xfbc

00005d18 <_dbus_delete_file@plt>:
    5d18:	add	ip, pc, #0, 12
    5d1c:	add	ip, ip, #184320	; 0x2d000
    5d20:	ldr	pc, [ip, #4020]!	; 0xfb4

00005d24 <dbus_malloc@plt>:
    5d24:	add	ip, pc, #0, 12
    5d28:	add	ip, ip, #184320	; 0x2d000
    5d2c:	ldr	pc, [ip, #4012]!	; 0xfac

00005d30 <dbus_connection_set_max_message_unix_fds@plt>:
    5d30:	add	ip, pc, #0, 12
    5d34:	add	ip, ip, #184320	; 0x2d000
    5d38:	ldr	pc, [ip, #4004]!	; 0xfa4

00005d3c <dbus_connection_set_max_message_size@plt>:
    5d3c:	add	ip, pc, #0, 12
    5d40:	add	ip, ip, #184320	; 0x2d000
    5d44:	ldr	pc, [ip, #3996]!	; 0xf9c

00005d48 <dbus_message_get_path@plt>:
    5d48:	add	ip, pc, #0, 12
    5d4c:	add	ip, ip, #184320	; 0x2d000
    5d50:	ldr	pc, [ip, #3988]!	; 0xf94

00005d54 <_dbus_hash_table_insert_uintptr@plt>:
    5d54:			; <UNDEFINED> instruction: 0xe7fd4778
    5d58:	add	ip, pc, #0, 12
    5d5c:	add	ip, ip, #184320	; 0x2d000
    5d60:	ldr	pc, [ip, #3976]!	; 0xf88

00005d64 <is_selinux_enabled@plt>:
    5d64:	add	ip, pc, #0, 12
    5d68:	add	ip, ip, #184320	; 0x2d000
    5d6c:	ldr	pc, [ip, #3968]!	; 0xf80

00005d70 <dbus_connection_set_dispatch_status_function@plt>:
    5d70:	add	ip, pc, #0, 12
    5d74:	add	ip, ip, #184320	; 0x2d000
    5d78:	ldr	pc, [ip, #3960]!	; 0xf78

00005d7c <dbus_connection_set_route_peer_messages@plt>:
    5d7c:	add	ip, pc, #0, 12
    5d80:	add	ip, ip, #184320	; 0x2d000
    5d84:	ldr	pc, [ip, #3952]!	; 0xf70

00005d88 <_dbus_getenv@plt>:
    5d88:	add	ip, pc, #0, 12
    5d8c:	add	ip, ip, #184320	; 0x2d000
    5d90:	ldr	pc, [ip, #3944]!	; 0xf68

00005d94 <_dbus_get_monotonic_time@plt>:
    5d94:	add	ip, pc, #0, 12
    5d98:	add	ip, ip, #184320	; 0x2d000
    5d9c:	ldr	pc, [ip, #3936]!	; 0xf60

00005da0 <_dbus_list_insert_after@plt>:
    5da0:	add	ip, pc, #0, 12
    5da4:	add	ip, ip, #184320	; 0x2d000
    5da8:	ldr	pc, [ip, #3928]!	; 0xf58

00005dac <_dbus_server_toggle_all_watches@plt>:
    5dac:	add	ip, pc, #0, 12
    5db0:	add	ip, ip, #184320	; 0x2d000
    5db4:	ldr	pc, [ip, #3920]!	; 0xf50

00005db8 <dbus_malloc0@plt>:
    5db8:	add	ip, pc, #0, 12
    5dbc:	add	ip, ip, #184320	; 0x2d000
    5dc0:	ldr	pc, [ip, #3912]!	; 0xf48

00005dc4 <_dbus_type_reader_next@plt>:
    5dc4:	add	ip, pc, #0, 12
    5dc8:	add	ip, ip, #184320	; 0x2d000
    5dcc:	ldr	pc, [ip, #3904]!	; 0xf40

00005dd0 <_dbus_watch_list_new@plt>:
    5dd0:	add	ip, pc, #0, 12
    5dd4:	add	ip, ip, #184320	; 0x2d000
    5dd8:	ldr	pc, [ip, #3896]!	; 0xf38

00005ddc <waitpid@plt>:
    5ddc:	add	ip, pc, #0, 12
    5de0:	add	ip, ip, #184320	; 0x2d000
    5de4:	ldr	pc, [ip, #3888]!	; 0xf30

00005de8 <dbus_message_iter_open_container@plt>:
    5de8:	add	ip, pc, #0, 12
    5dec:	add	ip, ip, #184320	; 0x2d000
    5df0:	ldr	pc, [ip, #3880]!	; 0xf28

00005df4 <_dbus_set_error_valist@plt>:
    5df4:	add	ip, pc, #0, 12
    5df8:	add	ip, ip, #184320	; 0x2d000
    5dfc:	ldr	pc, [ip, #3872]!	; 0xf20

00005e00 <dbus_connection_can_send_type@plt>:
    5e00:	add	ip, pc, #0, 12
    5e04:	add	ip, ip, #184320	; 0x2d000
    5e08:	ldr	pc, [ip, #3864]!	; 0xf18

00005e0c <__vsnprintf_chk@plt>:
    5e0c:	add	ip, pc, #0, 12
    5e10:	add	ip, ip, #184320	; 0x2d000
    5e14:	ldr	pc, [ip, #3856]!	; 0xf10

00005e18 <pthread_mutex_destroy@plt>:
    5e18:	add	ip, pc, #0, 12
    5e1c:	add	ip, ip, #184320	; 0x2d000
    5e20:	ldr	pc, [ip, #3848]!	; 0xf08

00005e24 <XML_GetCurrentLineNumber@plt>:
    5e24:	add	ip, pc, #0, 12
    5e28:	add	ip, ip, #184320	; 0x2d000
    5e2c:	ldr	pc, [ip, #3840]!	; 0xf00

00005e30 <open64@plt>:
    5e30:	add	ip, pc, #0, 12
    5e34:	add	ip, ip, #184320	; 0x2d000
    5e38:	ldr	pc, [ip, #3832]!	; 0xef8

00005e3c <_dbus_close@plt>:
    5e3c:	add	ip, pc, #0, 12
    5e40:	add	ip, ip, #184320	; 0x2d000
    5e44:	ldr	pc, [ip, #3824]!	; 0xef0

00005e48 <dbus_connection_get_unix_process_id@plt>:
    5e48:	add	ip, pc, #0, 12
    5e4c:	add	ip, ip, #184320	; 0x2d000
    5e50:	ldr	pc, [ip, #3816]!	; 0xee8

00005e54 <raise@plt>:
    5e54:			; <UNDEFINED> instruction: 0xe7fd4778
    5e58:	add	ip, pc, #0, 12
    5e5c:	add	ip, ip, #184320	; 0x2d000
    5e60:	ldr	pc, [ip, #3804]!	; 0xedc

00005e64 <_dbus_string_equal_c_str@plt>:
    5e64:	add	ip, pc, #0, 12
    5e68:	add	ip, ip, #184320	; 0x2d000
    5e6c:	ldr	pc, [ip, #3796]!	; 0xed4

00005e70 <dbus_message_new@plt>:
    5e70:	add	ip, pc, #0, 12
    5e74:	add	ip, ip, #184320	; 0x2d000
    5e78:	ldr	pc, [ip, #3788]!	; 0xecc

00005e7c <avc_init@plt>:
    5e7c:	add	ip, pc, #0, 12
    5e80:	add	ip, ip, #184320	; 0x2d000
    5e84:	ldr	pc, [ip, #3780]!	; 0xec4

00005e88 <fcntl64@plt>:
    5e88:	add	ip, pc, #0, 12
    5e8c:	add	ip, ip, #184320	; 0x2d000
    5e90:	ldr	pc, [ip, #3772]!	; 0xebc

00005e94 <dbus_message_has_path@plt>:
    5e94:	add	ip, pc, #0, 12
    5e98:	add	ip, ip, #184320	; 0x2d000
    5e9c:	ldr	pc, [ip, #3764]!	; 0xeb4

00005ea0 <_dbus_list_get_first_link@plt>:
    5ea0:			; <UNDEFINED> instruction: 0xe7fd4778
    5ea4:	add	ip, pc, #0, 12
    5ea8:	add	ip, ip, #184320	; 0x2d000
    5eac:	ldr	pc, [ip, #3752]!	; 0xea8

00005eb0 <inotify_init1@plt>:
    5eb0:	add	ip, pc, #0, 12
    5eb4:	add	ip, ip, #184320	; 0x2d000
    5eb8:	ldr	pc, [ip, #3744]!	; 0xea0

00005ebc <avc_sid_to_context@plt>:
    5ebc:	add	ip, pc, #0, 12
    5ec0:	add	ip, ip, #184320	; 0x2d000
    5ec4:	ldr	pc, [ip, #3736]!	; 0xe98

00005ec8 <_dbus_mem_pool_alloc@plt>:
    5ec8:	add	ip, pc, #0, 12
    5ecc:	add	ip, ip, #184320	; 0x2d000
    5ed0:	ldr	pc, [ip, #3728]!	; 0xe90

00005ed4 <pthread_mutex_init@plt>:
    5ed4:	add	ip, pc, #0, 12
    5ed8:	add	ip, ip, #184320	; 0x2d000
    5edc:	ldr	pc, [ip, #3720]!	; 0xe88

00005ee0 <_dbus_hash_table_preallocate_entry@plt>:
    5ee0:	add	ip, pc, #0, 12
    5ee4:	add	ip, ip, #184320	; 0x2d000
    5ee8:	ldr	pc, [ip, #3712]!	; 0xe80

00005eec <dbus_connection_free_data_slot@plt>:
    5eec:			; <UNDEFINED> instruction: 0xe7fd4778
    5ef0:	add	ip, pc, #0, 12
    5ef4:	add	ip, ip, #184320	; 0x2d000
    5ef8:	ldr	pc, [ip, #3700]!	; 0xe74

00005efc <fdopen@plt>:
    5efc:	add	ip, pc, #0, 12
    5f00:	add	ip, ip, #184320	; 0x2d000
    5f04:	ldr	pc, [ip, #3692]!	; 0xe6c

00005f08 <dbus_connection_remove_filter@plt>:
    5f08:			; <UNDEFINED> instruction: 0xe7fd4778
    5f0c:	add	ip, pc, #0, 12
    5f10:	add	ip, ip, #184320	; 0x2d000
    5f14:	ldr	pc, [ip, #3680]!	; 0xe60

00005f18 <_dbus_user_database_unlock_system@plt>:
    5f18:	add	ip, pc, #0, 12
    5f1c:	add	ip, ip, #184320	; 0x2d000
    5f20:	ldr	pc, [ip, #3672]!	; 0xe58

00005f24 <__syslog_chk@plt>:
    5f24:	add	ip, pc, #0, 12
    5f28:	add	ip, ip, #184320	; 0x2d000
    5f2c:	ldr	pc, [ip, #3664]!	; 0xe50

00005f30 <_dbus_list_get_stats@plt>:
    5f30:	add	ip, pc, #0, 12
    5f34:	add	ip, ip, #184320	; 0x2d000
    5f38:	ldr	pc, [ip, #3656]!	; 0xe48

00005f3c <dbus_message_set_reply_serial@plt>:
    5f3c:	add	ip, pc, #0, 12
    5f40:	add	ip, ip, #184320	; 0x2d000
    5f44:	ldr	pc, [ip, #3648]!	; 0xe40

00005f48 <dbus_connection_free_preallocated_send@plt>:
    5f48:	add	ip, pc, #0, 12
    5f4c:	add	ip, ip, #184320	; 0x2d000
    5f50:	ldr	pc, [ip, #3640]!	; 0xe38

00005f54 <close@plt>:
    5f54:	add	ip, pc, #0, 12
    5f58:	add	ip, ip, #184320	; 0x2d000
    5f5c:	ldr	pc, [ip, #3632]!	; 0xe30

00005f60 <_dbus_hash_iter_get_string_key@plt>:
    5f60:	add	ip, pc, #0, 12
    5f64:	add	ip, ip, #184320	; 0x2d000
    5f68:	ldr	pc, [ip, #3624]!	; 0xe28

00005f6c <fwrite@plt>:
    5f6c:	add	ip, pc, #0, 12
    5f70:	add	ip, ip, #184320	; 0x2d000
    5f74:	ldr	pc, [ip, #3616]!	; 0xe20

00005f78 <_dbus_user_database_get_system@plt>:
    5f78:	add	ip, pc, #0, 12
    5f7c:	add	ip, ip, #184320	; 0x2d000
    5f80:	ldr	pc, [ip, #3608]!	; 0xe18

00005f84 <dbus_connection_set_max_received_unix_fds@plt>:
    5f84:	add	ip, pc, #0, 12
    5f88:	add	ip, ip, #184320	; 0x2d000
    5f8c:	ldr	pc, [ip, #3600]!	; 0xe10

00005f90 <closedir@plt>:
    5f90:	add	ip, pc, #0, 12
    5f94:	add	ip, ip, #184320	; 0x2d000
    5f98:	ldr	pc, [ip, #3592]!	; 0xe08

00005f9c <_dbus_watch_list_remove_watch@plt>:
    5f9c:	add	ip, pc, #0, 12
    5fa0:	add	ip, ip, #184320	; 0x2d000
    5fa4:	ldr	pc, [ip, #3584]!	; 0xe00

00005fa8 <_dbus_watch_list_set_functions@plt>:
    5fa8:			; <UNDEFINED> instruction: 0xe7fd4778
    5fac:	add	ip, pc, #0, 12
    5fb0:	add	ip, ip, #184320	; 0x2d000
    5fb4:	ldr	pc, [ip, #3572]!	; 0xdf4

00005fb8 <dbus_server_listen@plt>:
    5fb8:	add	ip, pc, #0, 12
    5fbc:	add	ip, ip, #184320	; 0x2d000
    5fc0:	ldr	pc, [ip, #3564]!	; 0xdec

00005fc4 <_dbus_hash_iter_init@plt>:
    5fc4:	add	ip, pc, #0, 12
    5fc8:	add	ip, ip, #184320	; 0x2d000
    5fcc:	ldr	pc, [ip, #3556]!	; 0xde4

00005fd0 <_dbus_hash_table_from_array@plt>:
    5fd0:	add	ip, pc, #0, 12
    5fd4:	add	ip, ip, #184320	; 0x2d000
    5fd8:	ldr	pc, [ip, #3548]!	; 0xddc

00005fdc <_dbus_list_get_first@plt>:
    5fdc:			; <UNDEFINED> instruction: 0xe7fd4778
    5fe0:	add	ip, pc, #0, 12
    5fe4:	add	ip, ip, #184320	; 0x2d000
    5fe8:	ldr	pc, [ip, #3536]!	; 0xdd0

00005fec <dbus_connection_get_data@plt>:
    5fec:	add	ip, pc, #0, 12
    5ff0:	add	ip, ip, #184320	; 0x2d000
    5ff4:	ldr	pc, [ip, #3528]!	; 0xdc8

00005ff8 <_dbus_string_append_printf@plt>:
    5ff8:	add	ip, pc, #0, 12
    5ffc:	add	ip, ip, #184320	; 0x2d000
    6000:	ldr	pc, [ip, #3520]!	; 0xdc0

00006004 <__xstat64@plt>:
    6004:	add	ip, pc, #0, 12
    6008:	add	ip, ip, #184320	; 0x2d000
    600c:	ldr	pc, [ip, #3512]!	; 0xdb8

00006010 <execve@plt>:
    6010:	add	ip, pc, #0, 12
    6014:	add	ip, ip, #184320	; 0x2d000
    6018:	ldr	pc, [ip, #3504]!	; 0xdb0

0000601c <_dbus_credentials_new_from_current_process@plt>:
    601c:	add	ip, pc, #0, 12
    6020:	add	ip, ip, #184320	; 0x2d000
    6024:	ldr	pc, [ip, #3496]!	; 0xda8

00006028 <__vsyslog_chk@plt>:
    6028:	add	ip, pc, #0, 12
    602c:	add	ip, ip, #184320	; 0x2d000
    6030:	ldr	pc, [ip, #3488]!	; 0xda0

00006034 <XML_ErrorString@plt>:
    6034:	add	ip, pc, #0, 12
    6038:	add	ip, ip, #184320	; 0x2d000
    603c:	ldr	pc, [ip, #3480]!	; 0xd98

00006040 <__stack_chk_fail@plt>:
    6040:	add	ip, pc, #0, 12
    6044:	add	ip, ip, #184320	; 0x2d000
    6048:	ldr	pc, [ip, #3472]!	; 0xd90

0000604c <sigaction@plt>:
    604c:	add	ip, pc, #0, 12
    6050:	add	ip, ip, #184320	; 0x2d000
    6054:	ldr	pc, [ip, #3464]!	; 0xd88

00006058 <dbus_message_new_method_return@plt>:
    6058:	add	ip, pc, #0, 12
    605c:	add	ip, ip, #184320	; 0x2d000
    6060:	ldr	pc, [ip, #3456]!	; 0xd80

00006064 <chdir@plt>:
    6064:	add	ip, pc, #0, 12
    6068:	add	ip, ip, #184320	; 0x2d000
    606c:	ldr	pc, [ip, #3448]!	; 0xd78

00006070 <avc_has_perm@plt>:
    6070:	add	ip, pc, #0, 12
    6074:	add	ip, ip, #184320	; 0x2d000
    6078:	ldr	pc, [ip, #3440]!	; 0xd70

0000607c <__fprintf_chk@plt>:
    607c:	add	ip, pc, #0, 12
    6080:	add	ip, ip, #184320	; 0x2d000
    6084:	ldr	pc, [ip, #3432]!	; 0xd68

00006088 <aa_getcon@plt>:
    6088:	add	ip, pc, #0, 12
    608c:	add	ip, ip, #184320	; 0x2d000
    6090:	ldr	pc, [ip, #3424]!	; 0xd60

00006094 <_dbus_credentials_to_string_append@plt>:
    6094:	add	ip, pc, #0, 12
    6098:	add	ip, ip, #184320	; 0x2d000
    609c:	ldr	pc, [ip, #3416]!	; 0xd58

000060a0 <_dbus_ensure_directory@plt>:
    60a0:	add	ip, pc, #0, 12
    60a4:	add	ip, ip, #184320	; 0x2d000
    60a8:	ldr	pc, [ip, #3408]!	; 0xd50

000060ac <dbus_message_iter_close_container@plt>:
    60ac:			; <UNDEFINED> instruction: 0xe7fd4778
    60b0:	add	ip, pc, #0, 12
    60b4:	add	ip, ip, #184320	; 0x2d000
    60b8:	ldr	pc, [ip, #3396]!	; 0xd44

000060bc <dbus_error_init@plt>:
    60bc:	add	ip, pc, #0, 12
    60c0:	add	ip, ip, #184320	; 0x2d000
    60c4:	ldr	pc, [ip, #3388]!	; 0xd3c

000060c8 <_dbus_list_append_link@plt>:
    60c8:			; <UNDEFINED> instruction: 0xe7fd4778
    60cc:	add	ip, pc, #0, 12
    60d0:	add	ip, ip, #184320	; 0x2d000
    60d4:	ldr	pc, [ip, #3376]!	; 0xd30

000060d8 <dbus_server_disconnect@plt>:
    60d8:	add	ip, pc, #0, 12
    60dc:	add	ip, ip, #184320	; 0x2d000
    60e0:	ldr	pc, [ip, #3368]!	; 0xd28

000060e4 <_dbus_hash_table_lookup_uintptr@plt>:
    60e4:	add	ip, pc, #0, 12
    60e8:	add	ip, ip, #184320	; 0x2d000
    60ec:	ldr	pc, [ip, #3360]!	; 0xd20

000060f0 <inotify_rm_watch@plt>:
    60f0:	add	ip, pc, #0, 12
    60f4:	add	ip, ip, #184320	; 0x2d000
    60f8:	ldr	pc, [ip, #3352]!	; 0xd18

000060fc <_dbus_mem_pool_new@plt>:
    60fc:	add	ip, pc, #0, 12
    6100:	add	ip, ip, #184320	; 0x2d000
    6104:	ldr	pc, [ip, #3344]!	; 0xd10

00006108 <_dbus_hash_table_insert_string@plt>:
    6108:	add	ip, pc, #0, 12
    610c:	add	ip, ip, #184320	; 0x2d000
    6110:	ldr	pc, [ip, #3336]!	; 0xd08

00006114 <_dbus_watch_get_pollable@plt>:
    6114:	add	ip, pc, #0, 12
    6118:	add	ip, ip, #184320	; 0x2d000
    611c:	ldr	pc, [ip, #3328]!	; 0xd00

00006120 <_dbus_connection_get_linux_security_label@plt>:
    6120:	add	ip, pc, #0, 12
    6124:	add	ip, ip, #184320	; 0x2d000
    6128:	ldr	pc, [ip, #3320]!	; 0xcf8

0000612c <dbus_server_unref@plt>:
    612c:	add	ip, pc, #0, 12
    6130:	add	ip, ip, #184320	; 0x2d000
    6134:	ldr	pc, [ip, #3312]!	; 0xcf0

00006138 <_dbus_list_pop_last@plt>:
    6138:	add	ip, pc, #0, 12
    613c:	add	ip, ip, #184320	; 0x2d000
    6140:	ldr	pc, [ip, #3304]!	; 0xce8

00006144 <_dbus_watch_new@plt>:
    6144:	add	ip, pc, #0, 12
    6148:	add	ip, ip, #184320	; 0x2d000
    614c:	ldr	pc, [ip, #3296]!	; 0xce0

00006150 <_dbus_strerror@plt>:
    6150:	add	ip, pc, #0, 12
    6154:	add	ip, ip, #184320	; 0x2d000
    6158:	ldr	pc, [ip, #3288]!	; 0xcd8

0000615c <dbus_message_is_method_call@plt>:
    615c:	add	ip, pc, #0, 12
    6160:	add	ip, ip, #184320	; 0x2d000
    6164:	ldr	pc, [ip, #3280]!	; 0xcd0

00006168 <_dbus_string_find_eol@plt>:
    6168:	add	ip, pc, #0, 12
    616c:	add	ip, ip, #184320	; 0x2d000
    6170:	ldr	pc, [ip, #3272]!	; 0xcc8

00006174 <dbus_connection_get_unix_fd@plt>:
    6174:	add	ip, pc, #0, 12
    6178:	add	ip, ip, #184320	; 0x2d000
    617c:	ldr	pc, [ip, #3264]!	; 0xcc0

00006180 <aa_is_enabled@plt>:
    6180:	add	ip, pc, #0, 12
    6184:	add	ip, ip, #184320	; 0x2d000
    6188:	ldr	pc, [ip, #3256]!	; 0xcb8

0000618c <dbus_message_iter_get_arg_type@plt>:
    618c:	add	ip, pc, #0, 12
    6190:	add	ip, ip, #184320	; 0x2d000
    6194:	ldr	pc, [ip, #3248]!	; 0xcb0

00006198 <_dbus_register_shutdown_func@plt>:
    6198:	add	ip, pc, #0, 12
    619c:	add	ip, ip, #184320	; 0x2d000
    61a0:	ldr	pc, [ip, #3240]!	; 0xca8

000061a4 <dbus_move_error@plt>:
    61a4:	add	ip, pc, #0, 12
    61a8:	add	ip, ip, #184320	; 0x2d000
    61ac:	ldr	pc, [ip, #3232]!	; 0xca0

000061b0 <XML_ParserFree@plt>:
    61b0:	add	ip, pc, #0, 12
    61b4:	add	ip, ip, #184320	; 0x2d000
    61b8:	ldr	pc, [ip, #3224]!	; 0xc98

000061bc <_dbus_list_free_link@plt>:
    61bc:			; <UNDEFINED> instruction: 0xe7fd4778
    61c0:	add	ip, pc, #0, 12
    61c4:	add	ip, ip, #184320	; 0x2d000
    61c8:	ldr	pc, [ip, #3212]!	; 0xc8c

000061cc <_dbus_list_copy@plt>:
    61cc:	add	ip, pc, #0, 12
    61d0:	add	ip, ip, #184320	; 0x2d000
    61d4:	ldr	pc, [ip, #3204]!	; 0xc84

000061d8 <capng_get_caps_process@plt>:
    61d8:	add	ip, pc, #0, 12
    61dc:	add	ip, ip, #184320	; 0x2d000
    61e0:	ldr	pc, [ip, #3196]!	; 0xc7c

000061e4 <dbus_connection_set_timeout_functions@plt>:
    61e4:	add	ip, pc, #0, 12
    61e8:	add	ip, ip, #184320	; 0x2d000
    61ec:	ldr	pc, [ip, #3188]!	; 0xc74

000061f0 <_dbus_list_unlink@plt>:
    61f0:			; <UNDEFINED> instruction: 0xe7fd4778
    61f4:	add	ip, pc, #0, 12
    61f8:	add	ip, ip, #184320	; 0x2d000
    61fc:	ldr	pc, [ip, #3176]!	; 0xc68

00006200 <_dbus_watch_ref@plt>:
    6200:	add	ip, pc, #0, 12
    6204:	add	ip, ip, #184320	; 0x2d000
    6208:	ldr	pc, [ip, #3168]!	; 0xc60

0000620c <_dbus_string_starts_with_c_str@plt>:
    620c:	add	ip, pc, #0, 12
    6210:	add	ip, ip, #184320	; 0x2d000
    6214:	ldr	pc, [ip, #3160]!	; 0xc58

00006218 <dbus_message_contains_unix_fds@plt>:
    6218:	add	ip, pc, #0, 12
    621c:	add	ip, ip, #184320	; 0x2d000
    6220:	ldr	pc, [ip, #3152]!	; 0xc50

00006224 <_dbus_string_init@plt>:
    6224:	add	ip, pc, #0, 12
    6228:	add	ip, ip, #184320	; 0x2d000
    622c:	ldr	pc, [ip, #3144]!	; 0xc48

00006230 <_dbus_hash_table_remove_string@plt>:
    6230:			; <UNDEFINED> instruction: 0xe7fd4778
    6234:	add	ip, pc, #0, 12
    6238:	add	ip, ip, #184320	; 0x2d000
    623c:	ldr	pc, [ip, #3132]!	; 0xc3c

00006240 <dup2@plt>:
    6240:	add	ip, pc, #0, 12
    6244:	add	ip, ip, #184320	; 0x2d000
    6248:	ldr	pc, [ip, #3124]!	; 0xc34

0000624c <puts@plt>:
    624c:	add	ip, pc, #0, 12
    6250:	add	ip, ip, #184320	; 0x2d000
    6254:	ldr	pc, [ip, #3116]!	; 0xc2c

00006258 <_dbus_get_local_machine_uuid_encoded@plt>:
    6258:	add	ip, pc, #0, 12
    625c:	add	ip, ip, #184320	; 0x2d000
    6260:	ldr	pc, [ip, #3108]!	; 0xc24

00006264 <_dbus_warn@plt>:
    6264:			; <UNDEFINED> instruction: 0xe7fd4778
    6268:	add	ip, pc, #0, 12
    626c:	add	ip, ip, #184320	; 0x2d000
    6270:	ldr	pc, [ip, #3096]!	; 0xc18

00006274 <XML_SetElementHandler@plt>:
    6274:	add	ip, pc, #0, 12
    6278:	add	ip, ip, #184320	; 0x2d000
    627c:	ldr	pc, [ip, #3088]!	; 0xc10

00006280 <_dbus_hash_table_remove_uintptr@plt>:
    6280:	add	ip, pc, #0, 12
    6284:	add	ip, ip, #184320	; 0x2d000
    6288:	ldr	pc, [ip, #3080]!	; 0xc08

0000628c <sd_journal_stream_fd@plt>:
    628c:	add	ip, pc, #0, 12
    6290:	add	ip, ip, #184320	; 0x2d000
    6294:	ldr	pc, [ip, #3072]!	; 0xc00

00006298 <_dbus_log@plt>:
    6298:			; <UNDEFINED> instruction: 0xe7fd4778
    629c:	add	ip, pc, #0, 12
    62a0:	add	ip, ip, #184320	; 0x2d000
    62a4:	ldr	pc, [ip, #3060]!	; 0xbf4

000062a8 <dbus_message_new_signal@plt>:
    62a8:	add	ip, pc, #0, 12
    62ac:	add	ip, ip, #184320	; 0x2d000
    62b0:	ldr	pc, [ip, #3052]!	; 0xbec

000062b4 <audit_close@plt>:
    62b4:			; <UNDEFINED> instruction: 0xe7fd4778
    62b8:	add	ip, pc, #0, 12
    62bc:	add	ip, ip, #184320	; 0x2d000
    62c0:	ldr	pc, [ip, #3040]!	; 0xbe0

000062c4 <dbus_connection_dispatch@plt>:
    62c4:	add	ip, pc, #0, 12
    62c8:	add	ip, ip, #184320	; 0x2d000
    62cc:	ldr	pc, [ip, #3032]!	; 0xbd8

000062d0 <_dbus_string_parse_uint@plt>:
    62d0:	add	ip, pc, #0, 12
    62d4:	add	ip, ip, #184320	; 0x2d000
    62d8:	ldr	pc, [ip, #3024]!	; 0xbd0

000062dc <avc_add_callback@plt>:
    62dc:	add	ip, pc, #0, 12
    62e0:	add	ip, ip, #184320	; 0x2d000
    62e4:	ldr	pc, [ip, #3016]!	; 0xbc8

000062e8 <inotify_add_watch@plt>:
    62e8:	add	ip, pc, #0, 12
    62ec:	add	ip, ip, #184320	; 0x2d000
    62f0:	ldr	pc, [ip, #3008]!	; 0xbc0

000062f4 <XML_Parse@plt>:
    62f4:	add	ip, pc, #0, 12
    62f8:	add	ip, ip, #184320	; 0x2d000
    62fc:	ldr	pc, [ip, #3000]!	; 0xbb8

00006300 <_dbus_getpid@plt>:
    6300:	add	ip, pc, #0, 12
    6304:	add	ip, ip, #184320	; 0x2d000
    6308:	ldr	pc, [ip, #2992]!	; 0xbb0

0000630c <dbus_watch_get_enabled@plt>:
    630c:	add	ip, pc, #0, 12
    6310:	add	ip, ip, #184320	; 0x2d000
    6314:	ldr	pc, [ip, #2984]!	; 0xba8

00006318 <_dbus_file_get_contents@plt>:
    6318:	add	ip, pc, #0, 12
    631c:	add	ip, ip, #184320	; 0x2d000
    6320:	ldr	pc, [ip, #2976]!	; 0xba0

00006324 <_dbus_list_get_last_link@plt>:
    6324:	add	ip, pc, #0, 12
    6328:	add	ip, ip, #184320	; 0x2d000
    632c:	ldr	pc, [ip, #2968]!	; 0xb98

00006330 <fork@plt>:
    6330:	add	ip, pc, #0, 12
    6334:	add	ip, ip, #184320	; 0x2d000
    6338:	ldr	pc, [ip, #2960]!	; 0xb90

0000633c <dbus_message_get_interface@plt>:
    633c:	add	ip, pc, #0, 12
    6340:	add	ip, ip, #184320	; 0x2d000
    6344:	ldr	pc, [ip, #2952]!	; 0xb88

00006348 <_dbus_timeout_new@plt>:
    6348:	add	ip, pc, #0, 12
    634c:	add	ip, ip, #184320	; 0x2d000
    6350:	ldr	pc, [ip, #2944]!	; 0xb80

00006354 <_dbus_list_insert_before_link@plt>:
    6354:	add	ip, pc, #0, 12
    6358:	add	ip, ip, #184320	; 0x2d000
    635c:	ldr	pc, [ip, #2936]!	; 0xb78

00006360 <_dbus_getuid@plt>:
    6360:	add	ip, pc, #0, 12
    6364:	add	ip, ip, #184320	; 0x2d000
    6368:	ldr	pc, [ip, #2928]!	; 0xb70

0000636c <_dbus_fd_set_close_on_exec@plt>:
    636c:	add	ip, pc, #0, 12
    6370:	add	ip, ip, #184320	; 0x2d000
    6374:	ldr	pc, [ip, #2920]!	; 0xb68

00006378 <_dbus_list_clear@plt>:
    6378:	add	ip, pc, #0, 12
    637c:	add	ip, ip, #184320	; 0x2d000
    6380:	ldr	pc, [ip, #2912]!	; 0xb60

00006384 <_dbus_type_reader_init_types_only@plt>:
    6384:	add	ip, pc, #0, 12
    6388:	add	ip, ip, #184320	; 0x2d000
    638c:	ldr	pc, [ip, #2904]!	; 0xb58

00006390 <_dbus_timeout_restart@plt>:
    6390:			; <UNDEFINED> instruction: 0xe7fd4778
    6394:	add	ip, pc, #0, 12
    6398:	add	ip, ip, #184320	; 0x2d000
    639c:	ldr	pc, [ip, #2892]!	; 0xb4c

000063a0 <_dbus_watch_list_add_watch@plt>:
    63a0:	add	ip, pc, #0, 12
    63a4:	add	ip, ip, #184320	; 0x2d000
    63a8:	ldr	pc, [ip, #2884]!	; 0xb44

000063ac <readdir64@plt>:
    63ac:	add	ip, pc, #0, 12
    63b0:	add	ip, ip, #184320	; 0x2d000
    63b4:	ldr	pc, [ip, #2876]!	; 0xb3c

000063b8 <dbus_error_is_set@plt>:
    63b8:	add	ip, pc, #0, 12
    63bc:	add	ip, ip, #184320	; 0x2d000
    63c0:	ldr	pc, [ip, #2868]!	; 0xb34

000063c4 <dbus_message_get_type@plt>:
    63c4:	add	ip, pc, #0, 12
    63c8:	add	ip, ip, #184320	; 0x2d000
    63cc:	ldr	pc, [ip, #2860]!	; 0xb2c

000063d0 <capng_have_capability@plt>:
    63d0:	add	ip, pc, #0, 12
    63d4:	add	ip, ip, #184320	; 0x2d000
    63d8:	ldr	pc, [ip, #2852]!	; 0xb24

000063dc <dbus_error_has_name@plt>:
    63dc:	add	ip, pc, #0, 12
    63e0:	add	ip, ip, #184320	; 0x2d000
    63e4:	ldr	pc, [ip, #2844]!	; 0xb1c

000063e8 <dbus_message_get_signature@plt>:
    63e8:	add	ip, pc, #0, 12
    63ec:	add	ip, ip, #184320	; 0x2d000
    63f0:	ldr	pc, [ip, #2836]!	; 0xb14

000063f4 <dbus_server_set_new_connection_function@plt>:
    63f4:	add	ip, pc, #0, 12
    63f8:	add	ip, ip, #184320	; 0x2d000
    63fc:	ldr	pc, [ip, #2828]!	; 0xb0c

00006400 <dbus_error_free@plt>:
    6400:	add	ip, pc, #0, 12
    6404:	add	ip, ip, #184320	; 0x2d000
    6408:	ldr	pc, [ip, #2820]!	; 0xb04

0000640c <dbus_connection_ref@plt>:
    640c:	add	ip, pc, #0, 12
    6410:	add	ip, ip, #184320	; 0x2d000
    6414:	ldr	pc, [ip, #2812]!	; 0xafc

00006418 <capng_clear@plt>:
    6418:	add	ip, pc, #0, 12
    641c:	add	ip, ip, #184320	; 0x2d000
    6420:	ldr	pc, [ip, #2804]!	; 0xaf4

00006424 <_dbus_mem_pool_dealloc@plt>:
    6424:			; <UNDEFINED> instruction: 0xe7fd4778
    6428:	add	ip, pc, #0, 12
    642c:	add	ip, ip, #184320	; 0x2d000
    6430:	ldr	pc, [ip, #2792]!	; 0xae8

00006434 <dbus_server_set_watch_functions@plt>:
    6434:	add	ip, pc, #0, 12
    6438:	add	ip, ip, #184320	; 0x2d000
    643c:	ldr	pc, [ip, #2784]!	; 0xae0

00006440 <dbus_message_get_destination@plt>:
    6440:	add	ip, pc, #0, 12
    6444:	add	ip, ip, #184320	; 0x2d000
    6448:	ldr	pc, [ip, #2776]!	; 0xad8

0000644c <_dbus_generate_uuid@plt>:
    644c:	add	ip, pc, #0, 12
    6450:	add	ip, ip, #184320	; 0x2d000
    6454:	ldr	pc, [ip, #2768]!	; 0xad0

00006458 <strncmp@plt>:
    6458:	add	ip, pc, #0, 12
    645c:	add	ip, ip, #184320	; 0x2d000
    6460:	ldr	pc, [ip, #2760]!	; 0xac8

00006464 <dbus_message_has_sender@plt>:
    6464:	add	ip, pc, #0, 12
    6468:	add	ip, ip, #184320	; 0x2d000
    646c:	ldr	pc, [ip, #2752]!	; 0xac0

00006470 <_dbus_read@plt>:
    6470:	add	ip, pc, #0, 12
    6474:	add	ip, ip, #184320	; 0x2d000
    6478:	ldr	pc, [ip, #2744]!	; 0xab8

0000647c <kill@plt>:
    647c:			; <UNDEFINED> instruction: 0xe7fd4778
    6480:	add	ip, pc, #0, 12
    6484:	add	ip, ip, #184320	; 0x2d000
    6488:	ldr	pc, [ip, #2732]!	; 0xaac

0000648c <dbus_free_string_array@plt>:
    648c:	add	ip, pc, #0, 12
    6490:	add	ip, ip, #184320	; 0x2d000
    6494:	ldr	pc, [ip, #2724]!	; 0xaa4

00006498 <_dbus_user_database_get_username@plt>:
    6498:	add	ip, pc, #0, 12
    649c:	add	ip, ip, #184320	; 0x2d000
    64a0:	ldr	pc, [ip, #2716]!	; 0xa9c

000064a4 <dbus_server_allocate_data_slot@plt>:
    64a4:	add	ip, pc, #0, 12
    64a8:	add	ip, ip, #184320	; 0x2d000
    64ac:	ldr	pc, [ip, #2708]!	; 0xa94

000064b0 <_dbus_poll@plt>:
    64b0:	add	ip, pc, #0, 12
    64b4:	add	ip, ip, #184320	; 0x2d000
    64b8:	ldr	pc, [ip, #2700]!	; 0xa8c

000064bc <epoll_ctl@plt>:
    64bc:	add	ip, pc, #0, 12
    64c0:	add	ip, ip, #184320	; 0x2d000
    64c4:	ldr	pc, [ip, #2692]!	; 0xa84

000064c8 <setrlimit64@plt>:
    64c8:	add	ip, pc, #0, 12
    64cc:	add	ip, ip, #184320	; 0x2d000
    64d0:	ldr	pc, [ip, #2684]!	; 0xa7c

000064d4 <dbus_connection_get_is_connected@plt>:
    64d4:	add	ip, pc, #0, 12
    64d8:	add	ip, ip, #184320	; 0x2d000
    64dc:	ldr	pc, [ip, #2676]!	; 0xa74

000064e0 <pipe@plt>:
    64e0:	add	ip, pc, #0, 12
    64e4:	add	ip, ip, #184320	; 0x2d000
    64e8:	ldr	pc, [ip, #2668]!	; 0xa6c

000064ec <dbus_server_set_auth_mechanisms@plt>:
    64ec:	add	ip, pc, #0, 12
    64f0:	add	ip, ip, #184320	; 0x2d000
    64f4:	ldr	pc, [ip, #2660]!	; 0xa64

000064f8 <_dbus_type_reader_get_signature@plt>:
    64f8:	add	ip, pc, #0, 12
    64fc:	add	ip, ip, #184320	; 0x2d000
    6500:	ldr	pc, [ip, #2652]!	; 0xa5c

00006504 <inotify_init@plt>:
    6504:	add	ip, pc, #0, 12
    6508:	add	ip, ip, #184320	; 0x2d000
    650c:	ldr	pc, [ip, #2644]!	; 0xa54

00006510 <XML_SetCharacterDataHandler@plt>:
    6510:	add	ip, pc, #0, 12
    6514:	add	ip, ip, #184320	; 0x2d000
    6518:	ldr	pc, [ip, #2636]!	; 0xa4c

0000651c <_dbus_group_info_free_allocated@plt>:
    651c:	add	ip, pc, #0, 12
    6520:	add	ip, ip, #184320	; 0x2d000
    6524:	ldr	pc, [ip, #2628]!	; 0xa44

00006528 <getgrnam_r@plt>:
    6528:	add	ip, pc, #0, 12
    652c:	add	ip, ip, #184320	; 0x2d000
    6530:	ldr	pc, [ip, #2620]!	; 0xa3c

00006534 <_dbus_hash_iter_remove_entry@plt>:
    6534:	add	ip, pc, #0, 12
    6538:	add	ip, ip, #184320	; 0x2d000
    653c:	ldr	pc, [ip, #2612]!	; 0xa34

00006540 <_dbus_auth_dump_supported_mechanisms@plt>:
    6540:	add	ip, pc, #0, 12
    6544:	add	ip, ip, #184320	; 0x2d000
    6548:	ldr	pc, [ip, #2604]!	; 0xa2c

0000654c <strcmp@plt>:
    654c:	add	ip, pc, #0, 12
    6550:	add	ip, ip, #184320	; 0x2d000
    6554:	ldr	pc, [ip, #2596]!	; 0xa24

00006558 <exit@plt>:
    6558:	add	ip, pc, #0, 12
    655c:	add	ip, ip, #184320	; 0x2d000
    6560:	ldr	pc, [ip, #2588]!	; 0xa1c

00006564 <_dbus_timeout_restarted@plt>:
    6564:	add	ip, pc, #0, 12
    6568:	add	ip, ip, #184320	; 0x2d000
    656c:	ldr	pc, [ip, #2580]!	; 0xa14

00006570 <dbus_connection_get_socket@plt>:
    6570:	add	ip, pc, #0, 12
    6574:	add	ip, ip, #184320	; 0x2d000
    6578:	ldr	pc, [ip, #2572]!	; 0xa0c

0000657c <_dbus_list_remove@plt>:
    657c:			; <UNDEFINED> instruction: 0xe7fd4778
    6580:	add	ip, pc, #0, 12
    6584:	add	ip, ip, #184320	; 0x2d000
    6588:	ldr	pc, [ip, #2560]!	; 0xa00

0000658c <_dbus_watch_get_oom_last_time@plt>:
    658c:	add	ip, pc, #0, 12
    6590:	add	ip, ip, #184320	; 0x2d000
    6594:	ldr	pc, [ip, #2552]!	; 0x9f8

00006598 <__errno_location@plt>:
    6598:	add	ip, pc, #0, 12
    659c:	add	ip, ip, #184320	; 0x2d000
    65a0:	ldr	pc, [ip, #2544]!	; 0x9f0

000065a4 <_dbus_watch_unref@plt>:
    65a4:	add	ip, pc, #0, 12
    65a8:	add	ip, ip, #184320	; 0x2d000
    65ac:	ldr	pc, [ip, #2536]!	; 0x9e8

000065b0 <dbus_server_get_is_connected@plt>:
    65b0:	add	ip, pc, #0, 12
    65b4:	add	ip, ip, #184320	; 0x2d000
    65b8:	ldr	pc, [ip, #2528]!	; 0x9e0

000065bc <pthread_cancel@plt>:
    65bc:			; <UNDEFINED> instruction: 0xe7fd4778
    65c0:	add	ip, pc, #0, 12
    65c4:	add	ip, ip, #184320	; 0x2d000
    65c8:	ldr	pc, [ip, #2516]!	; 0x9d4

000065cc <dbus_message_get_args@plt>:
    65cc:	add	ip, pc, #0, 12
    65d0:	add	ip, ip, #184320	; 0x2d000
    65d4:	ldr	pc, [ip, #2508]!	; 0x9cc

000065d8 <_dbus_timeout_needs_restart@plt>:
    65d8:	add	ip, pc, #0, 12
    65dc:	add	ip, ip, #184320	; 0x2d000
    65e0:	ldr	pc, [ip, #2500]!	; 0x9c4

000065e4 <__cxa_finalize@plt>:
    65e4:	add	ip, pc, #0, 12
    65e8:	add	ip, ip, #184320	; 0x2d000
    65ec:	ldr	pc, [ip, #2492]!	; 0x9bc

000065f0 <_dbus_hash_iter_get_uintptr_key@plt>:
    65f0:	add	ip, pc, #0, 12
    65f4:	add	ip, ip, #184320	; 0x2d000
    65f8:	ldr	pc, [ip, #2484]!	; 0x9b4

000065fc <_dbus_list_foreach@plt>:
    65fc:	add	ip, pc, #0, 12
    6600:	add	ip, ip, #184320	; 0x2d000
    6604:	ldr	pc, [ip, #2476]!	; 0x9ac

00006608 <_dbus_string_append_uint@plt>:
    6608:	add	ip, pc, #0, 12
    660c:	add	ip, ip, #184320	; 0x2d000
    6610:	ldr	pc, [ip, #2468]!	; 0x9a4

00006614 <_dbus_list_find_last@plt>:
    6614:	add	ip, pc, #0, 12
    6618:	add	ip, ip, #184320	; 0x2d000
    661c:	ldr	pc, [ip, #2460]!	; 0x99c

00006620 <XML_SetHashSalt@plt>:
    6620:	add	ip, pc, #0, 12
    6624:	add	ip, ip, #184320	; 0x2d000
    6628:	ldr	pc, [ip, #2452]!	; 0x994

0000662c <_dbus_user_database_lock_system@plt>:
    662c:	add	ip, pc, #0, 12
    6630:	add	ip, ip, #184320	; 0x2d000
    6634:	ldr	pc, [ip, #2444]!	; 0x98c

Disassembly of section .text:

00006638 <.text>:
    6638:	svcmi	0x00f0e92d
    663c:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
    6640:	strmi	r8, [lr], -r4, lsl #22
    6644:			; <UNDEFINED> instruction: 0x26c8f8df
    6648:			; <UNDEFINED> instruction: 0xf8df2001
    664c:	ldrbtmi	r3, [sl], #-1736	; 0xfffff938
    6650:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
    6654:	ldmdavs	fp, {r3, r8, fp, sp, pc}
    6658:			; <UNDEFINED> instruction: 0xf04f9321
    665c:			; <UNDEFINED> instruction: 0xf7ff0300
    6660:			; <UNDEFINED> instruction: 0xf8dfeace
    6664:	ldrbtmi	r3, [fp], #-1716	; 0xfffff94c
    6668:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
    666c:	addhi	pc, fp, r0
    6670:	ldrmi	sl, [r8], -sp, lsl #22
    6674:	bcc	441e9c <_dbus_user_database_lock_system@plt+0x43b870>
    6678:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
    667c:	andcs	fp, r1, r0, lsl #19
    6680:			; <UNDEFINED> instruction: 0x2698f8df
    6684:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    6688:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    668c:	blls	8606fc <_dbus_user_database_lock_system@plt+0x85a0d0>
    6690:			; <UNDEFINED> instruction: 0xf040405a
    6694:	eorlt	r8, r3, sp, ror r2
    6698:	blhi	141994 <_dbus_user_database_lock_system@plt+0x13b368>
    669c:	svchi	0x00f0e8bd
    66a0:			; <UNDEFINED> instruction: 0x4618ab11
    66a4:	bcc	fe441ecc <_dbus_user_database_lock_system@plt+0xfe43b8a0>
    66a8:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    66ac:	rscle	r2, r6, r0, lsl #16
    66b0:			; <UNDEFINED> instruction: 0x4618ab15
    66b4:	bcc	441ee0 <_dbus_user_database_lock_system@plt+0x43b8b4>
    66b8:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    66bc:	sbcsle	r2, lr, r0, lsl #16
    66c0:			; <UNDEFINED> instruction: 0x4618ab19
    66c4:	bcc	fe441ef0 <_dbus_user_database_lock_system@plt+0xfe43b8c4>
    66c8:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    66cc:	sbcsle	r2, r6, r0, lsl #16
    66d0:	svceq	0x0001f1bb
    66d4:			; <UNDEFINED> instruction: 0xf8dfdd6f
    66d8:	strcs	r8, [r0], #-1608	; 0xfffff9b8
    66dc:			; <UNDEFINED> instruction: 0xa644f8df
    66e0:			; <UNDEFINED> instruction: 0xf8df2508
    66e4:	ldrbtmi	r9, [r8], #1604	; 0x644
    66e8:			; <UNDEFINED> instruction: 0x270144fa
    66ec:	strls	r4, [r4], #-1273	; 0xfffffb07
    66f0:	and	r9, r7, r5, lsl #8
    66f4:	streq	pc, [r0, #-37]!	; 0xffffffdb
    66f8:	strbeq	pc, [r0, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
    66fc:	ldrmi	r3, [fp, #1793]!	; 0x701
    6700:	tsthi	r0, r0	; <UNPREDICTABLE>
    6704:	strbmi	r9, [r1], -r2, lsl #8
    6708:	svcmi	0x0004f856
    670c:			; <UNDEFINED> instruction: 0xf7ff4620
    6710:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    6714:			; <UNDEFINED> instruction: 0x81adf000
    6718:	bcs	b647a8 <_dbus_user_database_lock_system@plt+0xb5e17c>
    671c:	stmdavc	r1!, {r0, r1, r2, r3, r8, ip, lr, pc}^
    6720:	tstle	r3, r8, ror #18
    6724:	stmdbcs	r0, {r0, r5, r7, fp, ip, sp, lr}
    6728:			; <UNDEFINED> instruction: 0x81a3f000
    672c:	tstle	r6, sp, lsr #20
    6730:	bcs	fe48c0 <_dbus_user_database_lock_system@plt+0xfde294>
    6734:	stmiavc	r2!, {r0, r1, r8, ip, lr, pc}
    6738:			; <UNDEFINED> instruction: 0xf0002a00
    673c:			; <UNDEFINED> instruction: 0x4651819a
    6740:			; <UNDEFINED> instruction: 0xf7ff4620
    6744:	stmdacs	r0, {r2, r8, r9, sl, fp, sp, lr, pc}
    6748:	mvnhi	pc, r0
    674c:	strtmi	r4, [r0], -r9, asr #12
    6750:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
    6754:			; <UNDEFINED> instruction: 0xf0002800
    6758:			; <UNDEFINED> instruction: 0xf8df81c6
    675c:			; <UNDEFINED> instruction: 0x462015d0
    6760:			; <UNDEFINED> instruction: 0xf7ff4479
    6764:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6768:			; <UNDEFINED> instruction: 0xf8dfd0c4
    676c:	strtmi	r1, [r0], -r4, asr #11
    6770:			; <UNDEFINED> instruction: 0xf7ff4479
    6774:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6778:	adchi	pc, r5, r0, asr #32
    677c:	strbeq	pc, [r0, #-37]	; 0xffffffdb	; <UNPREDICTABLE>
    6780:	streq	pc, [r0, #-69]!	; 0xffffffbb
    6784:	blls	240674 <_dbus_user_database_lock_system@plt+0x23a048>
    6788:	strcs	pc, [r8, #2271]!	; 0x8df
    678c:	blls	eb39c <_dbus_user_database_lock_system@plt+0xe4d70>
    6790:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
    6794:	svc	0x0000f7ff
    6798:			; <UNDEFINED> instruction: 0xf7ff6800
    679c:	blls	c1b0c <_dbus_user_database_lock_system@plt+0xbb4e0>
    67a0:	strmi	r2, [r2], -r1, lsl #2
    67a4:			; <UNDEFINED> instruction: 0xf8df9200
    67a8:			; <UNDEFINED> instruction: 0x46202590
    67ac:			; <UNDEFINED> instruction: 0xf7ff447a
    67b0:	andcs	lr, r1, r6, ror #24
    67b4:	blls	3c054c <_dbus_user_database_lock_system@plt+0x3b9f20>
    67b8:			; <UNDEFINED> instruction: 0xf0002b00
    67bc:	fltgesm	f6, r8
    67c0:	strcs	sl, [r8, #-3079]	; 0xfffff3f9
    67c4:			; <UNDEFINED> instruction: 0xf7ff4630
    67c8:	vnmls.f32	s28, s19, s8
    67cc:			; <UNDEFINED> instruction: 0xf7fe0a10
    67d0:	strtmi	lr, [r0], -r4, asr #29
    67d4:	b	1f447d8 <_dbus_user_database_lock_system@plt+0x1f3e1ac>
    67d8:	beq	fe442044 <_dbus_user_database_lock_system@plt+0xfe43ba18>
    67dc:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    67e0:	blx	1342826 <_dbus_user_database_lock_system@plt+0x133c1fa>
    67e4:			; <UNDEFINED> instruction: 0xf0002800
    67e8:			; <UNDEFINED> instruction: 0xf0028234
    67ec:	stmdacs	r0, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    67f0:	eorhi	pc, r8, #0
    67f4:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    67f8:	strbvc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    67fc:	ldrbtmi	r4, [pc], #-1600	; 6804 <_dbus_user_database_lock_system@plt+0x1d8>
    6800:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    6804:	beq	fe44206c <_dbus_user_database_lock_system@plt+0xfe43ba40>
    6808:			; <UNDEFINED> instruction: 0x46299a12
    680c:			; <UNDEFINED> instruction: 0xf8cd4623
    6810:	bcs	26828 <_dbus_user_database_lock_system@plt+0x201fc>
    6814:	svclt	0x00d84632
    6818:	andls	r2, r0, r0
    681c:	beq	442084 <_dbus_user_database_lock_system@plt+0x43ba58>
    6820:			; <UNDEFINED> instruction: 0xf9f4f004
    6824:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    6828:	adcsvs	r0, fp, r0, lsl sl
    682c:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    6830:	beq	fe442098 <_dbus_user_database_lock_system@plt+0xfe43ba6c>
    6834:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    6838:	stmdacs	r0, {r3, r4, r5, r7, fp, sp, lr}
    683c:	mvnshi	pc, r0
    6840:			; <UNDEFINED> instruction: 0xf960f004
    6844:			; <UNDEFINED> instruction: 0x4605ae1d
    6848:			; <UNDEFINED> instruction: 0xf7ff4630
    684c:	ldcne	12, cr14, [r9, #-224]!	; 0xffffff20
    6850:	andcs	r4, r1, #53477376	; 0x3300000
    6854:			; <UNDEFINED> instruction: 0xf7fe4638
    6858:	stmdacs	r0, {r2, r6, r9, sl, fp, sp, lr, pc}
    685c:			; <UNDEFINED> instruction: 0x81b9f000
    6860:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6864:	ldrmi	r2, [r1], -r1, lsl #4
    6868:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    686c:	strmi	lr, [r0], #-2509	; 0xfffff633
    6870:			; <UNDEFINED> instruction: 0xf7ff6838
    6874:	strmi	lr, [r1], -r8, ror #24
    6878:			; <UNDEFINED> instruction: 0xf0002800
    687c:	strtmi	r8, [r8], -r1, lsr #3
    6880:			; <UNDEFINED> instruction: 0xf99cf013
    6884:			; <UNDEFINED> instruction: 0xf0002800
    6888:			; <UNDEFINED> instruction: 0xf8df81eb
    688c:			; <UNDEFINED> instruction: 0x200f14b8
    6890:	tstls	r2, r9, ror r4
    6894:	blx	1ec28ee <_dbus_user_database_lock_system@plt+0x1ebc2c2>
    6898:	andcs	r9, r1, r2, lsl #18
    689c:	blx	1dc28f6 <_dbus_user_database_lock_system@plt+0x1dbc2ca>
    68a0:			; <UNDEFINED> instruction: 0xf00468b8
    68a4:			; <UNDEFINED> instruction: 0xf013f92f
    68a8:	ldmvs	r8!, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
    68ac:			; <UNDEFINED> instruction: 0xf85cf004
    68b0:			; <UNDEFINED> instruction: 0xf00468b8
    68b4:			; <UNDEFINED> instruction: 0xf00ff90d
    68b8:			; <UNDEFINED> instruction: 0xf002fe55
    68bc:			; <UNDEFINED> instruction: 0xf003fd6b
    68c0:	strtmi	pc, [r0], -r7, lsl #25
    68c4:			; <UNDEFINED> instruction: 0xf8dfe6dc
    68c8:	strtmi	r1, [r0], -r0, lsl #9
    68cc:			; <UNDEFINED> instruction: 0xf7ff4479
    68d0:	stmdblt	r0!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    68d4:	strbeq	pc, [r0, #-37]	; 0xffffffdb	; <UNPREDICTABLE>
    68d8:	streq	pc, [r0, #69]!	; 0x45
    68dc:			; <UNDEFINED> instruction: 0xf8dfe70e
    68e0:	strtmi	r1, [r0], -ip, ror #8
    68e4:			; <UNDEFINED> instruction: 0xf7ff4479
    68e8:	stmdblt	r0!, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    68ec:	streq	pc, [r2, #-37]	; 0xffffffdb
    68f0:	streq	pc, [r4, #-69]	; 0xffffffbb
    68f4:			; <UNDEFINED> instruction: 0xf8dfe702
    68f8:			; <UNDEFINED> instruction: 0x46201458
    68fc:			; <UNDEFINED> instruction: 0xf7ff4479
    6900:	stmdblt	r0!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    6904:	streq	pc, [r4, #-37]	; 0xffffffdb
    6908:	streq	pc, [r2, #-69]	; 0xffffffbb
    690c:			; <UNDEFINED> instruction: 0xf8dfe6f6
    6910:	strtmi	r1, [r0], -r4, asr #8
    6914:			; <UNDEFINED> instruction: 0xf7ff4479
    6918:	stmdacs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    691c:			; <UNDEFINED> instruction: 0xf045d13c
    6920:	usat	r0, #11, r0, lsl #10
    6924:	blcs	2d564 <_dbus_user_database_lock_system@plt+0x26f38>
    6928:	addshi	pc, r9, r0
    692c:	ldrtmi	sl, [r0], -r6, lsl #28
    6930:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6934:			; <UNDEFINED> instruction: 0xb12b9b05
    6938:			; <UNDEFINED> instruction: 0xf7fe4630
    693c:	blls	5c2794 <_dbus_user_database_lock_system@plt+0x5bc168>
    6940:	mcrrle	11, 0, r2, r6, cr0
    6944:	cdp	12, 1, cr10, cr9, cr7, {0}
    6948:			; <UNDEFINED> instruction: 0xf7fe0a10
    694c:	strtmi	lr, [r0], -r6, lsl #28
    6950:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6954:	blcs	2d56c <_dbus_user_database_lock_system@plt+0x26f40>
    6958:	svcge	0x003ef43f
    695c:			; <UNDEFINED> instruction: 0xf7fe4620
    6960:	blls	6c2770 <_dbus_user_database_lock_system@plt+0x6bc144>
    6964:			; <UNDEFINED> instruction: 0xf77f2b00
    6968:	mrc	15, 0, sl, cr9, cr7, {1}
    696c:	blge	7493b4 <_dbus_user_database_lock_system@plt+0x742d88>
    6970:	tstcs	r0, r9, lsl #20
    6974:	svc	0x00baf7fe
    6978:			; <UNDEFINED> instruction: 0xf0002800
    697c:	bls	6a6e7c <_dbus_user_database_lock_system@plt+0x6a0850>
    6980:	addsmi	r9, sl, #29696	; 0x7400
    6984:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
    6988:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
    698c:	teqhi	r5, r0, asr #5	; <UNPREDICTABLE>
    6990:			; <UNDEFINED> instruction: 0xf7fe4620
    6994:	ldr	lr, [pc, -r0, ror #28]
    6998:	strtmi	r4, [r0], -pc, ror #19
    699c:			; <UNDEFINED> instruction: 0xf7ff4479
    69a0:	ldmdblt	r0, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    69a4:	streq	pc, [r8, #-37]	; 0xffffffdb
    69a8:	stmibmi	ip!, {r3, r5, r7, r9, sl, sp, lr, pc}^
    69ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    69b0:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    69b4:	bls	3b563c <_dbus_user_database_lock_system@plt+0x3af010>
    69b8:	vpmax.u8	d2, d0, d0
    69bc:	mnfe	f0, #0.5
    69c0:			; <UNDEFINED> instruction: 0xf0140a10
    69c4:	stmdacs	r0, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    69c8:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
    69cc:			; <UNDEFINED> instruction: 0xf7ff2001
    69d0:	cdp	13, 1, cr14, cr9, cr4, {6}
    69d4:	blge	74921c <_dbus_user_database_lock_system@plt+0x742bf0>
    69d8:	tstcs	r0, r9, lsl #20
    69dc:	svc	0x0086f7fe
    69e0:			; <UNDEFINED> instruction: 0xf0002800
    69e4:	bls	5a6de8 <_dbus_user_database_lock_system@plt+0x5a07bc>
    69e8:	addsmi	r9, sl, #29696	; 0x7400
    69ec:	rscshi	pc, sl, r0, asr #32
    69f0:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
    69f4:	rscshi	pc, r6, r0, asr #5
    69f8:			; <UNDEFINED> instruction: 0xf7fe4630
    69fc:	str	lr, [r1, ip, lsr #28]!
    6a00:			; <UNDEFINED> instruction: 0x462049d7
    6a04:			; <UNDEFINED> instruction: 0xf7ff4479
    6a08:	ldmdblt	r8, {r1, r5, r7, r8, sl, fp, sp, lr, pc}^
    6a0c:	bcs	2d24c <_dbus_user_database_lock_system@plt+0x26c20>
    6a10:	mrshi	pc, SP_abt	; <UNPREDICTABLE>
    6a14:	beq	44227c <_dbus_user_database_lock_system@plt+0x43bc50>
    6a18:	mcr2	0, 7, pc, cr6, cr4, {0}	; <UNPREDICTABLE>
    6a1c:			; <UNDEFINED> instruction: 0xf47f2800
    6a20:	ldrb	sl, [r3, sp, ror #28]
    6a24:	andcs	r4, lr, #3391488	; 0x33c000
    6a28:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6a2c:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    6a30:	suble	r2, r7, r0, lsl #16
    6a34:	mvnslt	r9, r2, lsl #22
    6a38:	ldrmi	r4, [r8], -fp, asr #19
    6a3c:			; <UNDEFINED> instruction: 0xf7ff4479
    6a40:	stmiblt	r0, {r1, r2, r7, r8, sl, fp, sp, lr, pc}^
    6a44:	bcs	2d284 <_dbus_user_database_lock_system@plt+0x26c58>
    6a48:	rschi	pc, r4, r0, lsl #6
    6a4c:	beq	4422b4 <_dbus_user_database_lock_system@plt+0x43bc88>
    6a50:			; <UNDEFINED> instruction: 0xf7fe4621
    6a54:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    6a58:	mrcge	4, 2, APSR_nzcv, cr0, cr15, {3}
    6a5c:	blmi	fed8093c <_dbus_user_database_lock_system@plt+0xfed7a310>
    6a60:	sfmls	f2, 4, [r3], {33}	; 0x21
    6a64:	stmiami	r1, {r0, r8, sp}^
    6a68:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    6a6c:			; <UNDEFINED> instruction: 0xf7ff681b
    6a70:			; <UNDEFINED> instruction: 0xf012ea7e
    6a74:	ldmibmi	lr!, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    6a78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6a7c:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    6a80:			; <UNDEFINED> instruction: 0xf43f2800
    6a84:	ldmibmi	fp!, {r0, r1, r3, r4, r5, r9, sl, fp, sp, pc}
    6a88:	strtmi	r2, [r0], -sl, lsl #4
    6a8c:			; <UNDEFINED> instruction: 0xf7ff4479
    6a90:	stmdacs	r0, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    6a94:	blls	bac94 <_dbus_user_database_lock_system@plt+0xb4668>
    6a98:	suble	r2, pc, r0, lsl #22
    6a9c:			; <UNDEFINED> instruction: 0x461849b6
    6aa0:			; <UNDEFINED> instruction: 0xf7ff4479
    6aa4:	stmdacs	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    6aa8:	bls	4bafd0 <_dbus_user_database_lock_system@plt+0x4b49a4>
    6aac:	vpmax.u8	d2, d0, d0
    6ab0:	mrc	0, 0, r8, cr8, cr11, {5}
    6ab4:			; <UNDEFINED> instruction: 0x46210a90
    6ab8:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    6abc:			; <UNDEFINED> instruction: 0xf47f2800
    6ac0:	usada8	r3, sp, lr, sl
    6ac4:	bcs	2d304 <_dbus_user_database_lock_system@plt+0x26cd8>
    6ac8:	teqcs	sp, r5, ror ip
    6acc:			; <UNDEFINED> instruction: 0xf7fe4620
    6ad0:			; <UNDEFINED> instruction: 0x4601edf0
    6ad4:	beq	44233c <_dbus_user_database_lock_system@plt+0x43bd10>
    6ad8:			; <UNDEFINED> instruction: 0xf7fe3101
    6adc:	stmdacs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    6ae0:	mcrge	4, 0, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    6ae4:	ldcge	7, cr14, [sp], {114}	; 0x72
    6ae8:	strtmi	r9, [r0], -r2
    6aec:	bl	fe6c4af0 <_dbus_user_database_lock_system@plt+0xfe6be4c4>
    6af0:	bls	b3298 <_dbus_user_database_lock_system@plt+0xacc6c>
    6af4:	strtmi	r2, [r0], -r1, lsl #2
    6af8:	cdp2	0, 1, cr15, cr6, cr13, {0}
    6afc:	orrslt	r9, r8, r2, lsl #20
    6b00:	andls	r9, r2, #1900544	; 0x1d0000
    6b04:	bl	fe8c4b08 <_dbus_user_database_lock_system@plt+0xfe8be4dc>
    6b08:	ldrmi	r9, [r0], -r2, lsl #20
    6b0c:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    6b10:	ldmibmi	fp, {r1, r3, r4, r7, r9, fp, lr}
    6b14:	ldrbtmi	r9, [sl], #-2
    6b18:	andcs	r4, r1, r9, ror r4
    6b1c:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    6b20:	ldrmi	r9, [r8], -r2, lsl #22
    6b24:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    6b28:			; <UNDEFINED> instruction: 0xf7fe4620
    6b2c:	ldmmi	r5, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    6b30:			; <UNDEFINED> instruction: 0xf7ff4478
    6b34:	mulcs	r1, sl, fp
    6b38:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    6b3c:			; <UNDEFINED> instruction: 0x46204992
    6b40:			; <UNDEFINED> instruction: 0xf7ff4479
    6b44:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
    6b48:	cfldrdge	mvd15, [r8, #252]	; 0xfc
    6b4c:	andscs	r4, r0, #2342912	; 0x23c000
    6b50:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6b54:	stc	7, cr15, [r0], {255}	; 0xff
    6b58:			; <UNDEFINED> instruction: 0xf0002800
    6b5c:	blls	a6e14 <_dbus_user_database_lock_system@plt+0xa07e8>
    6b60:			; <UNDEFINED> instruction: 0xf0002b00
    6b64:	stmibmi	sl, {r2, r7, pc}
    6b68:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    6b6c:	stcl	7, cr15, [lr], #1020	; 0x3fc
    6b70:	cmnle	ip, r0, lsl #16
    6b74:	bcs	2d3d4 <_dbus_user_database_lock_system@plt+0x26da8>
    6b78:	mrc	12, 0, sp, cr9, cr6, {3}
    6b7c:			; <UNDEFINED> instruction: 0x46210a10
    6b80:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    6b84:			; <UNDEFINED> instruction: 0xf43f2800
    6b88:	movwcs	sl, #7969	; 0x1f21
    6b8c:	ldr	r9, [r5, #773]!	; 0x305
    6b90:	b	15c4b94 <_dbus_user_database_lock_system@plt+0x15be568>
    6b94:	bcs	2d3e4 <_dbus_user_database_lock_system@plt+0x26db8>
    6b98:	teqcs	sp, r6, asr #24
    6b9c:			; <UNDEFINED> instruction: 0xf7fe4620
    6ba0:	strmi	lr, [r1], -r8, lsl #27
    6ba4:	beq	fe44240c <_dbus_user_database_lock_system@plt+0xfe43bde0>
    6ba8:			; <UNDEFINED> instruction: 0xf7fe3101
    6bac:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    6bb0:	cfstrsge	mvf15, [r4, #508]!	; 0x1fc
    6bb4:	ldmdbmi	r7!, {r1, r3, r8, r9, sl, sp, lr, pc}^
    6bb8:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    6bbc:	ldc2	0, cr15, [r6, #-72]	; 0xffffffb8
    6bc0:	ldmdbls	lr, {r0, r2, r4, r5, r6, fp, lr}
    6bc4:			; <UNDEFINED> instruction: 0xf7ff4478
    6bc8:			; <UNDEFINED> instruction: 0x4630eb50
    6bcc:	ldc	7, cr15, [r8], {255}	; 0xff
    6bd0:	ldmdami	r2!, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    6bd4:	ldrbtmi	r9, [r8], #-2334	; 0xfffff6e2
    6bd8:	ldmdbmi	r1!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    6bdc:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    6be0:	stc2	0, cr15, [r4, #-72]	; 0xffffffb8
    6be4:	tstcs	r1, r3, lsl #24
    6be8:	bmi	1b98d38 <_dbus_user_database_lock_system@plt+0x1b9270c>
    6bec:	stmdapl	r0!, {r0, r2, r4, r8, r9, fp, ip, pc}
    6bf0:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6bf4:	b	10c4bf8 <_dbus_user_database_lock_system@plt+0x10be5cc>
    6bf8:	stcls	6, cr14, [r3], {232}	; 0xe8
    6bfc:	stmdami	sp, {r0, r8, sp}^
    6c00:	blls	6595ac <_dbus_user_database_lock_system@plt+0x652f80>
    6c04:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    6c08:			; <UNDEFINED> instruction: 0xf7ff6800
    6c0c:	andcs	lr, r1, r8, lsr sl
    6c10:	stc	7, cr15, [r2], #1020	; 0x3fc
    6c14:	stmdals	sp, {r0, r2, r5, r6, r8, fp, lr}
    6c18:			; <UNDEFINED> instruction: 0xf0124479
    6c1c:	stmdbmi	r4!, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    6c20:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    6c24:	stc2l	0, cr15, [r2], #72	; 0x48
    6c28:			; <UNDEFINED> instruction: 0xf0129811
    6c2c:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    6c30:	ldrbtmi	r9, [r8], #-2314	; 0xfffff6f6
    6c34:	bl	644c38 <_dbus_user_database_lock_system@plt+0x63e60c>
    6c38:			; <UNDEFINED> instruction: 0xf7ff4640
    6c3c:	andcs	lr, r1, r2, ror #23
    6c40:	stc	7, cr15, [sl], {255}	; 0xff
    6c44:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    6c48:	bl	3c4c4c <_dbus_user_database_lock_system@plt+0x3be620>
    6c4c:			; <UNDEFINED> instruction: 0xf7ff2001
    6c50:	ldmdami	sl, {r2, r7, sl, fp, sp, lr, pc}^
    6c54:			; <UNDEFINED> instruction: 0xf7ff4478
    6c58:	andcs	lr, r1, r8, lsl #22
    6c5c:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    6c60:	ldmdbls	lr, {r0, r1, r2, r4, r6, fp, lr}
    6c64:			; <UNDEFINED> instruction: 0xe7ae4478
    6c68:			; <UNDEFINED> instruction: 0xf0129815
    6c6c:	ldmdbmi	r5, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    6c70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6c74:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    6c78:	addle	r2, r6, r0, lsl #16
    6c7c:	andcs	r4, ip, #1343488	; 0x148000
    6c80:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6c84:	bl	ffa44c88 <_dbus_user_database_lock_system@plt+0xffa3e65c>
    6c88:	blls	b3ab0 <_dbus_user_database_lock_system@plt+0xad484>
    6c8c:	stmdbmi	pc, {r0, r1, r3, r4, r5, r8, r9, ip, sp, pc}^	; <UNPREDICTABLE>
    6c90:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    6c94:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    6c98:	bls	6b58c0 <_dbus_user_database_lock_system@plt+0x6af294>
    6c9c:			; <UNDEFINED> instruction: 0xdc1b2a00
    6ca0:	beq	fe44250c <_dbus_user_database_lock_system@plt+0xfe43bee0>
    6ca4:			; <UNDEFINED> instruction: 0xf7fe4621
    6ca8:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    6cac:	mcrge	4, 4, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    6cb0:	movwls	r2, #17153	; 0x4301
    6cb4:	bls	5c0144 <_dbus_user_database_lock_system@plt+0x5b9b18>
    6cb8:	vldmiale	r5, {s5-s4}
    6cbc:			; <UNDEFINED> instruction: 0x4620213d
    6cc0:	ldcl	7, cr15, [r6], #1016	; 0x3f8
    6cc4:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx1
    6cc8:	tstcc	r1, r0, lsl sl
    6ccc:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    6cd0:			; <UNDEFINED> instruction: 0xf47f2800
    6cd4:	uhsax	sl, r9, sl
    6cd8:			; <UNDEFINED> instruction: 0xf0129819
    6cdc:	ldmdbmi	ip!, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    6ce0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6ce4:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    6ce8:	rscle	r2, r1, r0, lsl #16
    6cec:	bls	6c07f8 <_dbus_user_database_lock_system@plt+0x6ba1cc>
    6cf0:	vldmiale	r1!, {s5-s4}
    6cf4:			; <UNDEFINED> instruction: 0x4620213d
    6cf8:	ldcl	7, cr15, [sl], {254}	; 0xfe
    6cfc:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx1
    6d00:			; <UNDEFINED> instruction: 0x31010a90
    6d04:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    6d08:	bicsle	r2, r1, r0, lsl #16
    6d0c:	svclt	0x0000e65e
    6d10:	andeq	sp, r2, r2, asr r3
    6d14:	andeq	r0, r0, ip, asr #12
    6d18:	andeq	sp, r2, sl, lsr r3
    6d1c:	andeq	sp, r2, r8, lsl r3
    6d20:	strdeq	fp, [r1], -lr
    6d24:	andeq	fp, r1, r4, lsl #10
    6d28:	andeq	fp, r1, ip, lsl #12
    6d2c:	andeq	fp, r1, ip, asr #11
    6d30:	andeq	fp, r1, r8, asr #11
    6d34:	andeq	r0, r0, r0, asr r6
    6d38:	strdeq	fp, [r1], -ip
    6d3c:	andeq	sp, r2, sl, lsr #28
    6d40:	andeq	r2, r1, fp, ror #24
    6d44:	andeq	r2, r1, sp, asr #22
    6d48:	andeq	fp, r1, r8, ror r4
    6d4c:	andeq	fp, r1, r0, ror r4
    6d50:	andeq	fp, r1, r4, ror #8
    6d54:	andeq	fp, r1, r4, asr r4
    6d58:	andeq	fp, r1, r4, ror #7
    6d5c:	ldrdeq	fp, [r1], -lr
    6d60:	muleq	r1, r4, r3
    6d64:	andeq	fp, r1, sl, ror r3
    6d68:	andeq	fp, r1, r4, lsl #7
    6d6c:			; <UNDEFINED> instruction: 0x0001b3be
    6d70:	andeq	fp, r1, r6, asr #6
    6d74:	andeq	fp, r1, r4, asr #6
    6d78:	andeq	fp, r1, ip, lsr r3
    6d7c:	andeq	fp, r1, r2, ror #1
    6d80:	andeq	fp, r1, r8, ror #1
    6d84:	ldrdeq	fp, [r1], -r8
    6d88:	muleq	r1, ip, r2
    6d8c:	muleq	r1, r6, r2
    6d90:	muleq	r1, r2, r2
    6d94:	strdeq	fp, [r1], -sl
    6d98:	andeq	fp, r1, r4, asr #6
    6d9c:	andeq	fp, r1, lr, lsl #6
    6da0:	andeq	r6, r1, lr, lsl lr
    6da4:	andeq	fp, r1, ip, asr r2
    6da8:	andeq	fp, r1, r6, asr #4
    6dac:	muleq	r1, ip, r1
    6db0:			; <UNDEFINED> instruction: 0x00016db6
    6db4:	muleq	r1, r2, r2
    6db8:	andeq	fp, r1, sl, asr #4
    6dbc:	andeq	fp, r1, r8, lsl r2
    6dc0:	andeq	fp, r1, r8, asr #5
    6dc4:	andeq	fp, r1, sl, lsl #3
    6dc8:	andeq	fp, r1, sl, lsl #3
    6dcc:	andeq	fp, r1, sl, lsl #3
    6dd0:	andeq	fp, r1, sl, lsr r1
    6dd4:	bleq	42f18 <_dbus_user_database_lock_system@plt+0x3c8ec>
    6dd8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    6ddc:	strbtmi	fp, [sl], -r2, lsl #24
    6de0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    6de4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    6de8:	ldrmi	sl, [sl], #776	; 0x308
    6dec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    6df0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    6df4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    6df8:			; <UNDEFINED> instruction: 0xf85a4b06
    6dfc:	stmdami	r6, {r0, r1, ip, sp}
    6e00:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    6e04:	bl	fe2c4e04 <_dbus_user_database_lock_system@plt+0xfe2be7d8>
    6e08:	bl	644e08 <_dbus_user_database_lock_system@plt+0x63e7dc>
    6e0c:	muleq	r2, r8, fp
    6e10:	andeq	r0, r0, r4, lsr #12
    6e14:	andeq	r0, r0, r4, asr #12
    6e18:	andeq	r0, r0, r8, asr r6
    6e1c:	ldr	r3, [pc, #20]	; 6e38 <_dbus_user_database_lock_system@plt+0x80c>
    6e20:	ldr	r2, [pc, #20]	; 6e3c <_dbus_user_database_lock_system@plt+0x810>
    6e24:	add	r3, pc, r3
    6e28:	ldr	r2, [r3, r2]
    6e2c:	cmp	r2, #0
    6e30:	bxeq	lr
    6e34:	b	55e0 <__gmon_start__@plt>
    6e38:	andeq	ip, r2, r8, ror fp
    6e3c:	andeq	r0, r0, ip, lsr #12
    6e40:	blmi	1d8e60 <_dbus_user_database_lock_system@plt+0x1d2834>
    6e44:	bmi	1d802c <_dbus_user_database_lock_system@plt+0x1d1a00>
    6e48:	addmi	r4, r3, #2063597568	; 0x7b000000
    6e4c:	andle	r4, r3, sl, ror r4
    6e50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6e54:	ldrmi	fp, [r8, -r3, lsl #2]
    6e58:	svclt	0x00004770
    6e5c:	andeq	sp, r2, r0, lsr #7
    6e60:	muleq	r2, ip, r3
    6e64:	andeq	ip, r2, r4, asr fp
    6e68:	andeq	r0, r0, r4, lsr r6
    6e6c:	stmdbmi	r9, {r3, fp, lr}
    6e70:	bmi	258058 <_dbus_user_database_lock_system@plt+0x251a2c>
    6e74:	bne	258060 <_dbus_user_database_lock_system@plt+0x251a34>
    6e78:	svceq	0x00cb447a
    6e7c:			; <UNDEFINED> instruction: 0x01a1eb03
    6e80:	andle	r1, r3, r9, asr #32
    6e84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6e88:	ldrmi	fp, [r8, -r3, lsl #2]
    6e8c:	svclt	0x00004770
    6e90:	andeq	sp, r2, r4, ror r3
    6e94:	andeq	sp, r2, r0, ror r3
    6e98:	andeq	ip, r2, r8, lsr #22
    6e9c:	andeq	r0, r0, r8, lsr r6
    6ea0:	blmi	2b42c8 <_dbus_user_database_lock_system@plt+0x2adc9c>
    6ea4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    6ea8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    6eac:	blmi	275460 <_dbus_user_database_lock_system@plt+0x26ee34>
    6eb0:	ldrdlt	r5, [r3, -r3]!
    6eb4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    6eb8:			; <UNDEFINED> instruction: 0xf7ff6818
    6ebc:			; <UNDEFINED> instruction: 0xf7ffeb94
    6ec0:	blmi	1c6dc4 <_dbus_user_database_lock_system@plt+0x1c0798>
    6ec4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6ec8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    6ecc:	andeq	sp, r2, lr, lsr r3
    6ed0:	strdeq	ip, [r2], -r8
    6ed4:	andeq	r0, r0, r4, asr r6
    6ed8:	andeq	sp, r2, r6, asr #2
    6edc:	andeq	sp, r2, lr, lsl r3
    6ee0:	svclt	0x0000e7c4
    6ee4:			; <UNDEFINED> instruction: 0x4604b510
    6ee8:	tstlt	r8, r0, lsl #16
    6eec:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    6ef0:	tstlt	r8, r0, ror #16
    6ef4:	b	1244ef4 <_dbus_user_database_lock_system@plt+0x123e8c8>
    6ef8:	pop	{r5, r9, sl, lr}
    6efc:			; <UNDEFINED> instruction: 0xf7fe4010
    6f00:	svclt	0x0000bab1
    6f04:			; <UNDEFINED> instruction: 0x4604b510
    6f08:	ldrdcc	lr, [r0, -r0]
    6f0c:	andeq	lr, r1, #3457024	; 0x34c000
    6f10:			; <UNDEFINED> instruction: 0xf7fe6880
    6f14:	stmdavs	r2!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    6f18:	ldmdavs	r3, {r8, sp}
    6f1c:	andsvs	r3, r3, r1, lsl #6
    6f20:	ldclt	0, cr6, [r0, #-388]	; 0xfffffe7c
    6f24:	addlt	fp, r3, r0, lsl #10
    6f28:	andls	r6, r1, fp, asr #16
    6f2c:			; <UNDEFINED> instruction: 0xf0036918
    6f30:	stmdbls	r1, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6f34:			; <UNDEFINED> instruction: 0xf85db003
    6f38:			; <UNDEFINED> instruction: 0xf012eb04
    6f3c:	svclt	0x0000bea7
    6f40:	addlt	fp, r3, r0, lsl #10
    6f44:	andls	r6, r1, fp, asr #16
    6f48:			; <UNDEFINED> instruction: 0xf0036918
    6f4c:	stmdbls	r1, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6f50:			; <UNDEFINED> instruction: 0xf85db003
    6f54:			; <UNDEFINED> instruction: 0xf012eb04
    6f58:	svclt	0x0000bea7
    6f5c:	addlt	fp, r3, r0, lsl #10
    6f60:	andls	r6, r1, fp, asr #16
    6f64:			; <UNDEFINED> instruction: 0xf0036918
    6f68:	stmdbls	r1, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6f6c:			; <UNDEFINED> instruction: 0xf85db003
    6f70:			; <UNDEFINED> instruction: 0xf012eb04
    6f74:	svclt	0x0000be23
    6f78:	mvnsmi	lr, #737280	; 0xb4000
    6f7c:	ldmdbeq	r4, {r8, ip, sp, lr, pc}
    6f80:	strmi	r4, [r8], r7, lsl #12
    6f84:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
    6f88:	cdp2	0, 4, cr15, cr14, cr8, {0}
    6f8c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6f90:			; <UNDEFINED> instruction: 0x4648d032
    6f94:	svc	0x0086f7fe
    6f98:	biclt	r4, r4, r4, lsl #12
    6f9c:	ldmdbvs	fp!, {r1, r2, r5, r7, fp, sp, lr}^
    6fa0:	ldmdavs	r0!, {r2, r5, r6, fp, sp, lr}^
    6fa4:	mulle	lr, ip, r2
    6fa8:	rscsle	r2, r6, r0, lsl #16
    6fac:	b	fe4c4fb0 <_dbus_user_database_lock_system@plt+0xfe4be984>
    6fb0:	rscsle	r2, r2, r0, lsl #16
    6fb4:			; <UNDEFINED> instruction: 0x46426833
    6fb8:			; <UNDEFINED> instruction: 0x46286871
    6fbc:	blx	142fe8 <_dbus_user_database_lock_system@plt+0x13c9bc>
    6fc0:	mvnle	r2, r0, lsl #16
    6fc4:	tstlt	r0, r5, lsl r0
    6fc8:	b	fe144fcc <_dbus_user_database_lock_system@plt+0xfe13e9a0>
    6fcc:	strtmi	fp, [r8], -r8, asr #18
    6fd0:			; <UNDEFINED> instruction: 0xffcaf008
    6fd4:	ldrdcc	lr, [r1, -r7]
    6fd8:	pop	{r3, r4, r7, fp, sp, lr}
    6fdc:			; <UNDEFINED> instruction: 0xf7ff43f8
    6fe0:	ldmdavs	r3!, {r0, r1, r2, r5, r8, fp, ip, sp, pc}
    6fe4:	ldmdavs	r1!, {r1, r6, r9, sl, lr}^
    6fe8:			; <UNDEFINED> instruction: 0xf0094628
    6fec:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    6ff0:	strtmi	sp, [r8], -sp, ror #3
    6ff4:			; <UNDEFINED> instruction: 0xff6ef008
    6ff8:			; <UNDEFINED> instruction: 0xf900f013
    6ffc:	svclt	0x0000e7c2
    7000:	blmi	1c999cc <_dbus_user_database_lock_system@plt+0x1c933a0>
    7004:	push	{r1, r3, r4, r5, r6, sl, lr}
    7008:			; <UNDEFINED> instruction: 0x460d41f0
    700c:	ldrdlt	r5, [lr], r3
    7010:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    7014:			; <UNDEFINED> instruction: 0xf04f930d
    7018:			; <UNDEFINED> instruction: 0xf0150300
    701c:	stmdavs	fp!, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}^
    7020:			; <UNDEFINED> instruction: 0xf0036918
    7024:			; <UNDEFINED> instruction: 0x4604fd5f
    7028:			; <UNDEFINED> instruction: 0xf0154638
    702c:	ldmdblt	r0!, {r0, r4, r6, r7, fp, ip, sp, lr, pc}^
    7030:			; <UNDEFINED> instruction: 0xf0154638
    7034:	bmi	19c52f0 <_dbus_user_database_lock_system@plt+0x19becc4>
    7038:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
    703c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7040:	subsmi	r9, sl, sp, lsl #22
    7044:	adcshi	pc, r6, r0, asr #32
    7048:	pop	{r1, r2, r3, ip, sp, pc}
    704c:			; <UNDEFINED> instruction: 0xf10d81f0
    7050:	movwcs	r0, #2060	; 0x80c
    7054:	strbmi	r9, [r0], -r2, lsl #6
    7058:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    705c:	ldrtmi	r4, [r8], -r1, asr #12
    7060:			; <UNDEFINED> instruction: 0xf922f015
    7064:			; <UNDEFINED> instruction: 0x4640495b
    7068:			; <UNDEFINED> instruction: 0xf7ff4479
    706c:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    7070:	stmdavs	r8!, {r1, r4, r5, r8, ip, lr, pc}^
    7074:	bls	10f47c <_dbus_user_database_lock_system@plt+0x108e50>
    7078:	stmiavs	fp!, {r0, r1, r2, r9, sl, fp, sp, pc}
    707c:	andls	r6, r0, #0, 18
    7080:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
    7084:	ldc2l	0, cr15, [r6, #-12]!
    7088:	ldrtmi	r6, [r1], -fp, ror #16
    708c:			; <UNDEFINED> instruction: 0xf7fe6898
    7090:	shadd8mi	lr, r0, sl
    7094:	ldc	7, cr15, [lr], {254}	; 0xfe
    7098:			; <UNDEFINED> instruction: 0x4630b1b0
    709c:	bl	114509c <_dbus_user_database_lock_system@plt+0x113ea70>
    70a0:	strmi	r4, [r4], -r5, lsl #5
    70a4:	stmiavs	r0, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    70a8:	rscsle	r2, r2, r0, lsl #16
    70ac:			; <UNDEFINED> instruction: 0xf7ff68e9
    70b0:	stmdacs	r0, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
    70b4:	strtmi	sp, [r0], -sp, ror #3
    70b8:			; <UNDEFINED> instruction: 0xf7ff4641
    70bc:	shsaxmi	pc, r0, sp	; <UNPREDICTABLE>
    70c0:	stc	7, cr15, [r8], {254}	; 0xfe
    70c4:	mvnle	r2, r0, lsl #16
    70c8:	strbmi	r4, [r1], -r8, lsr #12
    70cc:			; <UNDEFINED> instruction: 0xff54f7ff
    70d0:			; <UNDEFINED> instruction: 0xf7ff4640
    70d4:			; <UNDEFINED> instruction: 0xe7abe996
    70d8:	ldrtmi	sl, [r8], -r2, lsl #18
    70dc:			; <UNDEFINED> instruction: 0xf8d0f015
    70e0:	sbcle	r2, r6, r0, lsl #16
    70e4:	strbmi	r9, [r0], -r2, lsl #28
    70e8:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70ec:	addsle	r2, pc, r0, lsl #28
    70f0:	subsle	r2, sl, r0, lsl #24
    70f4:	vfnmsne.f64	d9, d10, d2
    70f8:	ldmdale	sp, {r0, r3, r9, fp, sp}^
    70fc:			; <UNDEFINED> instruction: 0xf002e8df
    7100:	ldrcc	r4, [sp, #-1357]!	; 0xfffffab3
    7104:	ldrne	r2, [sp, #-1325]	; 0xfffffad3
    7108:	bmi	d08544 <_dbus_user_database_lock_system@plt+0xd01f18>
    710c:	ldmdbmi	r4!, {r6, r9, sl, lr}
    7110:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7114:	b	fecc5114 <_dbus_user_database_lock_system@plt+0xfecbeae8>
    7118:	bmi	cc0fcc <_dbus_user_database_lock_system@plt+0xcba9a0>
    711c:	ldmdbmi	r2!, {r6, r9, sl, lr}
    7120:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7124:	b	feac5124 <_dbus_user_database_lock_system@plt+0xfeabeaf8>
    7128:	bmi	c40fbc <_dbus_user_database_lock_system@plt+0xc3a990>
    712c:	ldmdbmi	r0!, {r6, r9, sl, lr}
    7130:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7134:	b	fe8c5134 <_dbus_user_database_lock_system@plt+0xfe8beb08>
    7138:	bmi	bc0fac <_dbus_user_database_lock_system@plt+0xbba980>
    713c:	stmdbmi	lr!, {r6, r9, sl, lr}
    7140:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7144:	b	fe6c5144 <_dbus_user_database_lock_system@plt+0xfe6beb18>
    7148:	bmi	b40f9c <_dbus_user_database_lock_system@plt+0xb3a970>
    714c:	stmdbmi	ip!, {r6, r9, sl, lr}
    7150:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7154:	b	fe4c5154 <_dbus_user_database_lock_system@plt+0xfe4beb28>
    7158:	bmi	ac0f8c <_dbus_user_database_lock_system@plt+0xaba960>
    715c:	stmdbmi	sl!, {r6, r9, sl, lr}
    7160:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7164:	b	fe2c5164 <_dbus_user_database_lock_system@plt+0xfe2beb38>
    7168:	bmi	a40f7c <_dbus_user_database_lock_system@plt+0xa3a950>
    716c:	stmdbmi	r8!, {r6, r9, sl, lr}
    7170:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7174:	b	fe0c5174 <_dbus_user_database_lock_system@plt+0xfe0beb48>
    7178:	bmi	9c0f6c <_dbus_user_database_lock_system@plt+0x9ba940>
    717c:	stmdbmi	r6!, {r6, r9, sl, lr}
    7180:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7184:	b	1ec5184 <_dbus_user_database_lock_system@plt+0x1ebeb58>
    7188:	bmi	940f5c <_dbus_user_database_lock_system@plt+0x93a930>
    718c:	stmdbmi	r4!, {r6, r9, sl, lr}
    7190:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7194:	b	1cc5194 <_dbus_user_database_lock_system@plt+0x1cbeb68>
    7198:	bmi	8c0f4c <_dbus_user_database_lock_system@plt+0x8ba920>
    719c:	stmdbmi	r2!, {r6, r9, sl, lr}
    71a0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    71a4:	b	1ac51a4 <_dbus_user_database_lock_system@plt+0x1abeb78>
    71a8:	strbmi	lr, [r1], -r3, ror #14
    71ac:			; <UNDEFINED> instruction: 0xf0154638
    71b0:			; <UNDEFINED> instruction: 0xe75ef87b
    71b4:	svc	0x0044f7fe
    71b8:			; <UNDEFINED> instruction: 0x46404a1c
    71bc:	ldrbtmi	r4, [sl], #-2332	; 0xfffff6e4
    71c0:			; <UNDEFINED> instruction: 0xf7fe4479
    71c4:			; <UNDEFINED> instruction: 0xe754ea5c
    71c8:	muleq	r2, ip, r9
    71cc:	andeq	r0, r0, ip, asr #12
    71d0:	andeq	ip, r2, r6, ror #18
    71d4:	andeq	r5, r1, r0, ror #31
    71d8:			; <UNDEFINED> instruction: 0x000163b6
    71dc:	muleq	r1, r0, r2
    71e0:	andeq	r6, r1, r2, asr #5
    71e4:	andeq	r6, r1, r4, lsr r2
    71e8:	andeq	r6, r1, r6, asr r2
    71ec:			; <UNDEFINED> instruction: 0x000161bc
    71f0:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    71f4:	andeq	r6, r1, r4, ror #2
    71f8:	andeq	r6, r1, lr, lsr #2
    71fc:	andeq	r6, r1, ip, ror #1
    7200:	andeq	r6, r1, lr, lsl r1
    7204:	andeq	r6, r1, r8, ror r0
    7208:	andeq	r6, r1, r6, lsr #1
    720c:	andeq	r6, r1, r0, lsl r0
    7210:	andeq	r6, r1, r2, lsr r0
    7214:	andeq	r5, r1, r8, lsr #31
    7218:	andeq	r5, r1, lr, asr #31
    721c:	andeq	r5, r1, r8, ror #29
    7220:	andeq	r5, r1, sl, lsl pc
    7224:	andeq	r5, r1, ip, lsr pc
    7228:	andeq	r5, r1, r2, ror #30
    722c:	andeq	r6, r1, r6, asr #4
    7230:	andeq	r5, r1, r8, lsl #29
    7234:	blmi	5d9a94 <_dbus_user_database_lock_system@plt+0x5d3468>
    7238:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    723c:	strmi	fp, [r4], -r9, lsl #1
    7240:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
    7244:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    7248:			; <UNDEFINED> instruction: 0xf04f9307
    724c:			; <UNDEFINED> instruction: 0xf7fe0300
    7250:	stmdbvs	r0!, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    7254:	stc2	0, cr15, [r4], {3}
    7258:			; <UNDEFINED> instruction: 0x4629b118
    725c:	mrc2	0, 3, pc, cr0, cr3, {0}
    7260:	bmi	373788 <_dbus_user_database_lock_system@plt+0x36d15c>
    7264:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    7268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    726c:	subsmi	r9, sl, r7, lsl #22
    7270:	andlt	sp, r9, fp, lsl #2
    7274:	bls	13673c <_dbus_user_database_lock_system@plt+0x130110>
    7278:	stmdbvs	r0!, {r0, r8, sp}
    727c:	andls	r9, r0, #3072	; 0xc00
    7280:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    7284:	ldc2l	0, cr15, [r6], #-12
    7288:			; <UNDEFINED> instruction: 0xf7fee7eb
    728c:	svclt	0x0000eeda
    7290:	andeq	ip, r2, r6, ror #14
    7294:	andeq	r0, r0, ip, asr #12
    7298:	andeq	ip, r2, sl, lsr r7
    729c:	ldrdeq	r6, [r1], -sl
    72a0:	blmi	799b1c <_dbus_user_database_lock_system@plt+0x7934f0>
    72a4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    72a8:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    72ac:	ldmdavs	fp, {r2, r9, sl, lr}
    72b0:			; <UNDEFINED> instruction: 0xf04f9309
    72b4:	stmdavs	r3, {r8, r9}^
    72b8:			; <UNDEFINED> instruction: 0x4638691f
    72bc:	ldc2	0, cr15, [r2], #-12
    72c0:	strmi	r6, [r6], -r3, ror #19
    72c4:			; <UNDEFINED> instruction: 0x4618b113
    72c8:			; <UNDEFINED> instruction: 0xff68f014
    72cc:	strtmi	sl, [r8], -r5, lsl #26
    72d0:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    72d4:	stmiavs	r1!, {r1, r4, r8, r9, fp, lr}
    72d8:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    72dc:	blmi	46bee4 <_dbus_user_database_lock_system@plt+0x4658b8>
    72e0:	tstls	r1, r8, lsr r6
    72e4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    72e8:			; <UNDEFINED> instruction: 0xf0049602
    72ec:	strtmi	pc, [r9], -sp, ror #17
    72f0:			; <UNDEFINED> instruction: 0xf7ff4620
    72f4:	strtmi	pc, [r8], -r1, asr #28
    72f8:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72fc:	blmi	1d9b2c <_dbus_user_database_lock_system@plt+0x1d3500>
    7300:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7304:	blls	261374 <_dbus_user_database_lock_system@plt+0x25ad48>
    7308:	qaddle	r4, sl, r2
    730c:	andlt	r2, fp, r1
    7310:			; <UNDEFINED> instruction: 0xf7febdf0
    7314:	svclt	0x0000ee96
    7318:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    731c:	andeq	r0, r0, ip, asr #12
    7320:	andeq	r6, r1, r2, ror #3
    7324:			; <UNDEFINED> instruction: 0x000161b2
    7328:	andeq	ip, r2, r0, lsr #13
    732c:			; <UNDEFINED> instruction: 0x4604b510
    7330:	smlabtlt	r8, r0, r9, r6
    7334:			; <UNDEFINED> instruction: 0xff32f014
    7338:	ldrdcc	lr, [r1, -r4]
    733c:			; <UNDEFINED> instruction: 0x4010e8bd
    7340:			; <UNDEFINED> instruction: 0xf7fe6898
    7344:	svclt	0x0000bf75
    7348:			; <UNDEFINED> instruction: 0x4604b510
    734c:			; <UNDEFINED> instruction: 0xf7fe6840
    7350:	stmiavs	r0!, {r2, r3, r7, fp, sp, lr, pc}
    7354:	stm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7358:			; <UNDEFINED> instruction: 0xf7fe68e0
    735c:	bvs	84157c <_dbus_user_database_lock_system@plt+0x83af50>
    7360:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7364:			; <UNDEFINED> instruction: 0xf7fe6920
    7368:	stmdbvs	r0!, {r7, fp, sp, lr, pc}^
    736c:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7370:	pop	{r5, r9, sl, lr}
    7374:			; <UNDEFINED> instruction: 0xf7fe4010
    7378:	svclt	0x0000b875
    737c:	stmdavs	r2, {r5, r8, ip, sp, pc}
    7380:	andvs	r3, r2, r1, lsl #20
    7384:	vstrle	s4, [r0, #-0]
    7388:			; <UNDEFINED> instruction: 0xe7dd4770
    738c:			; <UNDEFINED> instruction: 0x4604b510
    7390:	smlabtlt	r8, r0, r8, r6
    7394:	stc	7, cr15, [lr], #1016	; 0x3f8
    7398:			; <UNDEFINED> instruction: 0xf7fe6860
    739c:	strtmi	lr, [r0], -r6, ror #16
    73a0:			; <UNDEFINED> instruction: 0x4010e8bd
    73a4:	ldmdalt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73a8:	stmdavs	r2, {r3, r5, r8, ip, sp, pc}
    73ac:	andvs	r3, r2, r1, lsl #20
    73b0:			; <UNDEFINED> instruction: 0xdc002a00
    73b4:	ldrbmi	lr, [r0, -sl, ror #15]!
    73b8:	svcmi	0x00f0e92d
    73bc:	ldrmi	fp, [pc], -r9, lsr #1
    73c0:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    73c4:			; <UNDEFINED> instruction: 0xf10d9204
    73c8:			; <UNDEFINED> instruction: 0xf8df0a4c
    73cc:	strmi	r2, [r4], -ip, lsr #9
    73d0:	stmib	sp, {r0, r1, r2, r3, r9, sl, fp, sp, pc}^
    73d4:	ldrbtmi	r4, [sl], #-261	; 0xfffffefb
    73d8:			; <UNDEFINED> instruction: 0xf8df4650
    73dc:	strcs	r8, [r0, #-1184]	; 0xfffffb60
    73e0:			; <UNDEFINED> instruction: 0xf8dd58d3
    73e4:	ldrbtmi	fp, [r8], #200	; 0xc8
    73e8:			; <UNDEFINED> instruction: 0x9327681b
    73ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    73f0:	ldrdls	pc, [ip], #141	; 0x8d
    73f4:	strpl	lr, [r9, #-2509]	; 0xfffff633
    73f8:	strpl	lr, [fp, #-2509]	; 0xfffff633
    73fc:	strpl	lr, [sp, #-2509]	; 0xfffff633
    7400:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    7404:			; <UNDEFINED> instruction: 0xf7fe4630
    7408:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    740c:	tsthi	r0, r0	; <UNPREDICTABLE>
    7410:	ldrtmi	r9, [r0], -r4, lsl #22
    7414:			; <UNDEFINED> instruction: 0xf7fe6859
    7418:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    741c:	sbcshi	pc, lr, r0
    7420:			; <UNDEFINED> instruction: 0x46304639
    7424:	bl	fe8c5424 <_dbus_user_database_lock_system@plt+0xfe8bedf8>
    7428:			; <UNDEFINED> instruction: 0xf0002800
    742c:	ldmdbge	pc, {r0, r1, r2, r4, r6, r7, pc}	; <UNPREDICTABLE>
    7430:	ldrtmi	r4, [r0], -sl, lsr #12
    7434:	stc2l	0, cr15, [lr, #76]!	; 0x4c
    7438:			; <UNDEFINED> instruction: 0xf0002800
    743c:			; <UNDEFINED> instruction: 0xf8df8103
    7440:	blge	24c548 <_dbus_user_database_lock_system@plt+0x245f1c>
    7444:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7448:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    744c:	andls	pc, r0, sp, asr #17
    7450:	tstls	r7, sl, ror r4
    7454:	cdp2	0, 9, cr15, cr6, cr9, {0}
    7458:			; <UNDEFINED> instruction: 0xf0002800
    745c:			; <UNDEFINED> instruction: 0xf8df80c7
    7460:	blge	310508 <_dbus_user_database_lock_system@plt+0x309edc>
    7464:	ldrbmi	r9, [r8], -r7, lsl #18
    7468:			; <UNDEFINED> instruction: 0xf8cd447a
    746c:			; <UNDEFINED> instruction: 0xf0099000
    7470:	stmdacs	r0, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    7474:	adcshi	pc, sl, r0
    7478:			; <UNDEFINED> instruction: 0x4620ac17
    747c:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    7480:			; <UNDEFINED> instruction: 0xf0002800
    7484:	stmdbls	ip, {r0, r1, r4, r5, r7, pc}
    7488:			; <UNDEFINED> instruction: 0xf7fe4620
    748c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    7490:	rschi	pc, sp, r0
    7494:			; <UNDEFINED> instruction: 0xf0144620
    7498:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
    749c:	rschi	pc, r7, r0
    74a0:	strtmi	sl, [r0], -sl, lsl #18
    74a4:	svc	0x009af7fd
    74a8:			; <UNDEFINED> instruction: 0xf0002800
    74ac:	strtmi	r8, [r0], -r0, ror #1
    74b0:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74b4:	ldmibmi	r6!, {r0, r2, r4, r5, r6, r7, r9, fp, lr}^
    74b8:	ldrbtmi	sl, [sl], #-2827	; 0xfffff4f5
    74bc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    74c0:	andge	pc, r0, sp, asr #17
    74c4:	cdp2	0, 5, cr15, cr14, cr9, {0}
    74c8:	ldmibmi	r2!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    74cc:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    74d0:	svc	0x0084f7fe
    74d4:	stmdacs	r0, {r2, r9, sl, lr}
    74d8:	sbchi	pc, sp, r0, asr #32
    74dc:			; <UNDEFINED> instruction: 0xf7fe4650
    74e0:	stmdals	fp, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    74e4:	svc	0x00c0f7fd
    74e8:	bmi	ffaec51c <_dbus_user_database_lock_system@plt+0xffae5ef0>
    74ec:	stmibmi	fp!, {r0, r2, r3, r8, r9, fp, sp, pc}^
    74f0:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
    74f4:	andge	pc, r0, sp, asr #17
    74f8:			; <UNDEFINED> instruction: 0xf0094479
    74fc:	ldmdblt	r8!, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}^
    7500:	ldrbmi	r4, [r0], -r7, ror #19
    7504:			; <UNDEFINED> instruction: 0xf7fe4479
    7508:	strmi	lr, [r4], -sl, ror #30
    750c:			; <UNDEFINED> instruction: 0xf0402800
    7510:			; <UNDEFINED> instruction: 0x465080b2
    7514:	svc	0x0074f7fe
    7518:			; <UNDEFINED> instruction: 0xf7fd980d
    751c:	strls	lr, [sp], #-4006	; 0xfffff05a
    7520:	blge	39a0a8 <_dbus_user_database_lock_system@plt+0x393a7c>
    7524:	ldrbmi	r4, [r8], -r0, ror #19
    7528:			; <UNDEFINED> instruction: 0xf8cd447a
    752c:	ldrbtmi	sl, [r9], #-0
    7530:	cdp2	0, 2, cr15, cr8, cr9, {0}
    7534:	ldmibmi	sp, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    7538:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    753c:	svc	0x004ef7fe
    7540:	stmdacs	r0, {r2, r9, sl, lr}
    7544:	addshi	pc, r7, r0, asr #32
    7548:			; <UNDEFINED> instruction: 0xf7fe4650
    754c:	stmdals	lr, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    7550:	svc	0x008af7fd
    7554:	blls	12c594 <_dbus_user_database_lock_system@plt+0x125f68>
    7558:	ldmvs	r8, {r0, r3, r4, r5, fp, sp, lr}^
    755c:	bl	fe6c555c <_dbus_user_database_lock_system@plt+0xfe6bef30>
    7560:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7564:	sbchi	pc, sl, r0
    7568:	ldmib	r0, {r0, r2, sl, fp, ip, pc}^
    756c:	movwcc	r3, #4352	; 0x1100
    7570:	stmdavs	r0!, {r0, r1, sp, lr}
    7574:	mrc	7, 2, APSR_nzcv, cr14, cr14, {7}
    7578:	stmdbls	r9, {r5, fp, sp, lr}
    757c:	bl	fe2c557c <_dbus_user_database_lock_system@plt+0xfe2bef50>
    7580:	stmdacs	r0, {r2, r9, sl, lr}
    7584:	stmdbls	pc, {r2, r3, r4, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    7588:	bmi	ff258eb0 <_dbus_user_database_lock_system@plt+0xff252884>
    758c:	blls	250594 <_dbus_user_database_lock_system@plt+0x249f68>
    7590:	ldrbtmi	r9, [sl], #-256	; 0xffffff00
    7594:	ldrbtmi	r4, [r9], #-2503	; 0xfffff639
    7598:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    759c:			; <UNDEFINED> instruction: 0xf7fd980c
    75a0:	stmdals	r9, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    75a4:	svc	0x0060f7fd
    75a8:			; <UNDEFINED> instruction: 0xf7fd980a
    75ac:	stmdals	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    75b0:	svc	0x005af7fd
    75b4:			; <UNDEFINED> instruction: 0xf7fd980d
    75b8:	stmdals	lr, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    75bc:	svc	0x0054f7fd
    75c0:			; <UNDEFINED> instruction: 0xf7fd4630
    75c4:			; <UNDEFINED> instruction: 0xf8daefca
    75c8:	blcc	535d0 <_dbus_user_database_lock_system@plt+0x4cfa4>
    75cc:	andcc	pc, r0, sl, asr #17
    75d0:			; <UNDEFINED> instruction: 0xdc212b00
    75d4:			; <UNDEFINED> instruction: 0xf7ff4650
    75d8:			; <UNDEFINED> instruction: 0xe01dfeb7
    75dc:			; <UNDEFINED> instruction: 0x46484bb6
    75e0:			; <UNDEFINED> instruction: 0xf85849b6
    75e4:	ldrbtmi	r2, [r9], #-3
    75e8:	b	8c55e8 <_dbus_user_database_lock_system@plt+0x8befbc>
    75ec:	strcs	r9, [r0], #-2060	; 0xfffff7f4
    75f0:	svc	0x003af7fd
    75f4:			; <UNDEFINED> instruction: 0xf7fd9809
    75f8:	stmdals	sl, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    75fc:	svc	0x0034f7fd
    7600:			; <UNDEFINED> instruction: 0xf7fd980b
    7604:	stmdals	sp, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    7608:	svc	0x002ef7fd
    760c:			; <UNDEFINED> instruction: 0xf7fd980e
    7610:	ldrtmi	lr, [r0], -ip, lsr #30
    7614:	svc	0x00a0f7fd
    7618:	blmi	fe59a0c4 <_dbus_user_database_lock_system@plt+0xfe593a98>
    761c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7620:	blls	9e1690 <_dbus_user_database_lock_system@plt+0x9db064>
    7624:	qdsuble	r4, sl, r7
    7628:	eorlt	r4, r9, r0, lsr #12
    762c:	svchi	0x00f0e8bd
    7630:	strmi	r4, [r4], -r1, lsr #23
    7634:	strbmi	r4, [r8], -r3, lsr #19
    7638:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    763c:			; <UNDEFINED> instruction: 0xf7fe4479
    7640:			; <UNDEFINED> instruction: 0xe7e9e9f8
    7644:	strbmi	r4, [r8], -r0, lsr #21
    7648:	ldrbtmi	r4, [sl], #-2464	; 0xfffff660
    764c:			; <UNDEFINED> instruction: 0xf7fe4479
    7650:	bfi	lr, r6, (invalid: 16:11)
    7654:	strbmi	r9, [sl], -pc, lsl #26
    7658:	ldmdbls	fp, {r0, r2, r3, r4, r7, r8, r9, fp, lr}
    765c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7660:	blmi	fe714a68 <_dbus_user_database_lock_system@plt+0xfe70e43c>
    7664:	tstcs	r1, r2, lsl #2
    7668:			; <UNDEFINED> instruction: 0xf003447b
    766c:	strtmi	pc, [r0], -sp, lsr #30
    7670:	svc	0x0072f7fd
    7674:			; <UNDEFINED> instruction: 0x4649e7ba
    7678:			; <UNDEFINED> instruction: 0xf7fe4650
    767c:			; <UNDEFINED> instruction: 0xe7b5ed94
    7680:	ldrdeq	pc, [r4], -sl
    7684:	mrc	7, 7, APSR_nzcv, cr0, cr13, {7}
    7688:			; <UNDEFINED> instruction: 0xf8da9b09
    768c:	strls	r0, [r9], #-8
    7690:	andcc	pc, r4, sl, asr #17
    7694:	mcr	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    7698:			; <UNDEFINED> instruction: 0xf8da9b0a
    769c:	strls	r0, [sl], #-12
    76a0:	andcc	pc, r8, sl, asr #17
    76a4:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    76a8:			; <UNDEFINED> instruction: 0xf8da9b0b
    76ac:	strls	r0, [fp], #-16
    76b0:	andcc	pc, ip, sl, asr #17
    76b4:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    76b8:			; <UNDEFINED> instruction: 0xf8da9b0d
    76bc:	strls	r0, [sp], #-20	; 0xffffffec
    76c0:	andscc	pc, r0, sl, asr #17
    76c4:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    76c8:	strls	r9, [lr], #-2318	; 0xfffff6f2
    76cc:			; <UNDEFINED> instruction: 0xf8da4652
    76d0:			; <UNDEFINED> instruction: 0xf8ca3000
    76d4:	stmdbls	r5, {r2, r4, ip}
    76d8:	stmdavs	r8, {r0, r8, r9, ip, sp}
    76dc:	ldrdne	pc, [r4], -sl
    76e0:	andcc	pc, r0, sl, asr #17
    76e4:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    76e8:	stmdacs	r0, {r2, r9, sl, lr}
    76ec:	blls	97b854 <_dbus_user_database_lock_system@plt+0x975228>
    76f0:			; <UNDEFINED> instruction: 0xf8ca2401
    76f4:	smmla	r1, r8, r0, r3
    76f8:	stc	7, cr15, [r2], #1016	; 0x3f8
    76fc:			; <UNDEFINED> instruction: 0x4620ac1b
    7700:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    7704:	suble	r2, r2, r0, lsl #16
    7708:	strtmi	r9, [r0], -r9, lsl #18
    770c:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7710:	eorsle	r2, r0, r0, lsl #16
    7714:			; <UNDEFINED> instruction: 0x46204970
    7718:			; <UNDEFINED> instruction: 0xf7fe4479
    771c:	cmplt	r0, #116, 16	; 0x740000
    7720:			; <UNDEFINED> instruction: 0x46204639
    7724:	svc	0x000cf7fd
    7728:	blls	135d70 <_dbus_user_database_lock_system@plt+0x12f744>
    772c:	ldmvs	fp, {r1, r2, r9, fp, ip, pc}
    7730:			; <UNDEFINED> instruction: 0x079b6810
    7734:			; <UNDEFINED> instruction: 0xf003d48e
    7738:	ldrdlt	pc, [r8, #-149]	; 0xffffff6b
    773c:	tstcs	r1, fp, lsl sl
    7740:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
    7744:	bmi	196bf4c <_dbus_user_database_lock_system@plt+0x1965920>
    7748:	ldrbtmi	r9, [sl], #-2831	; 0xfffff4f1
    774c:	blx	4c3760 <_dbus_user_database_lock_system@plt+0x4bd134>
    7750:			; <UNDEFINED> instruction: 0xf7fd4620
    7754:	blls	183364 <_dbus_user_database_lock_system@plt+0x17cd38>
    7758:	ldmdavs	r8, {r0, r3, r8, fp, ip, pc}
    775c:	b	fe6c575c <_dbus_user_database_lock_system@plt+0xfe6bf130>
    7760:	cmplt	r8, #4, 12	; 0x400000
    7764:			; <UNDEFINED> instruction: 0x46484a5e
    7768:	blls	259ce8 <_dbus_user_database_lock_system@plt+0x2536bc>
    776c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7770:	svc	0x0084f7fd
    7774:			; <UNDEFINED> instruction: 0x4620e73a
    7778:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    777c:	ldmdbmi	sl, {r1, r2, r3, r6, r8, r9, fp, lr}^
    7780:			; <UNDEFINED> instruction: 0xf8584648
    7784:	ldrbtmi	r2, [r9], #-3
    7788:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    778c:	blmi	12c144c <_dbus_user_database_lock_system@plt+0x12bae20>
    7790:	ldmdbmi	r6, {r3, r6, r9, sl, lr}^
    7794:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7798:			; <UNDEFINED> instruction: 0xf7fe4479
    779c:	str	lr, [r5, -sl, asr #18]!
    77a0:	strbmi	r4, [r8], -r5, asr #22
    77a4:			; <UNDEFINED> instruction: 0xf8584952
    77a8:	ldrbtmi	r2, [r9], #-3
    77ac:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77b0:	ldrdcc	lr, [r7, -sl]
    77b4:			; <UNDEFINED> instruction: 0xf7fe68d8
    77b8:			; <UNDEFINED> instruction: 0xe6efed3e
    77bc:			; <UNDEFINED> instruction: 0xf7fe2024
    77c0:			; <UNDEFINED> instruction: 0x4682eafc
    77c4:	rscle	r2, r2, r0, lsl #16
    77c8:	tstcs	r1, r9, lsl #20
    77cc:	stmdals	r4, {r1, r3, r8, r9, fp, ip, pc}
    77d0:	andcs	pc, r4, sl, asr #17
    77d4:			; <UNDEFINED> instruction: 0xf8ca9a0b
    77d8:	blls	353800 <_dbus_user_database_lock_system@plt+0x34d1d4>
    77dc:	andcs	pc, ip, sl, asr #17
    77e0:			; <UNDEFINED> instruction: 0xf8ca9a0e
    77e4:			; <UNDEFINED> instruction: 0xf8ca001c
    77e8:	ldmdavs	r8!, {r4, ip, sp}
    77ec:	andne	pc, r0, sl, asr #17
    77f0:	andscs	pc, r4, sl, asr #17
    77f4:	strmi	lr, [r9], #-2509	; 0xfffff633
    77f8:	stmib	sp, {r0, r1, r3, sl, ip, pc}^
    77fc:			; <UNDEFINED> instruction: 0xf7fe440d
    7800:			; <UNDEFINED> instruction: 0xf8cae9a4
    7804:	cmnlt	r0, #32
    7808:	ldrdcc	pc, [r0], -sl
    780c:			; <UNDEFINED> instruction: 0xf8da4652
    7810:	movwcc	r1, #4100	; 0x1004
    7814:	andcc	pc, r0, sl, asr #17
    7818:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    781c:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    7820:	stmdbls	r4, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    7824:			; <UNDEFINED> instruction: 0xf8da4652
    7828:	stmiavs	r8, {ip, sp}^
    782c:			; <UNDEFINED> instruction: 0xf8da3301
    7830:			; <UNDEFINED> instruction: 0xf8ca1020
    7834:			; <UNDEFINED> instruction: 0xf7fe3000
    7838:	stmdacs	r0, {r3, r5, r6, sl, fp, sp, lr, pc}
    783c:	svcge	0x0057f47f
    7840:			; <UNDEFINED> instruction: 0xf8da9b05
    7844:	ldmdavs	r8, {r2, ip}
    7848:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    784c:	stmdbmi	r9!, {r1, r3, r4, r8, r9, fp, lr}
    7850:			; <UNDEFINED> instruction: 0xf8584648
    7854:	ldrbtmi	r2, [r9], #-3
    7858:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    785c:	strcs	r9, [r0], #-2060	; 0xfffff7f4
    7860:	blmi	5812dc <_dbus_user_database_lock_system@plt+0x57acb0>
    7864:	stmdbmi	r4!, {r3, r6, r9, sl, lr}
    7868:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    786c:			; <UNDEFINED> instruction: 0xf7fe4479
    7870:	ldrb	lr, [r3, r0, ror #17]!
    7874:	andeq	r0, r0, ip, asr #12
    7878:	andeq	ip, r2, sl, asr #11
    787c:			; <UNDEFINED> instruction: 0x0002c5ba
    7880:	andeq	r6, r1, r6, lsl #2
    7884:	strdeq	r6, [r1], -r8
    7888:	strdeq	r6, [r1], -r8
    788c:	andeq	r6, r1, lr, lsr #1
    7890:	muleq	r1, r2, r0
    7894:	andeq	r5, r1, r6, lsr ip
    7898:	andeq	r6, r1, lr, ror r0
    789c:	andeq	r6, r1, r8, asr r0
    78a0:	andeq	r5, r1, r0, lsl #24
    78a4:	andeq	r6, r1, r8, asr r0
    78a8:	andeq	r6, r1, r2, lsr #32
    78ac:	andeq	r5, r1, sl, asr #23
    78b0:	andeq	r6, r1, r2, ror #1
    78b4:	andeq	r5, r1, lr, lsl #31
    78b8:	andeq	r0, r0, r0, lsr r6
    78bc:	andeq	r5, r1, lr, lsl fp
    78c0:	andeq	ip, r2, r4, lsl #7
    78c4:	andeq	r5, r1, r8, asr #21
    78c8:			; <UNDEFINED> instruction: 0x00015eba
    78cc:	ldrdeq	r5, [r1], -r8
    78d0:	andeq	r5, r1, r8, asr #30
    78d4:			; <UNDEFINED> instruction: 0x00015ebc
    78d8:	andeq	r5, r1, r0, lsl #29
    78dc:	muleq	r1, sl, lr
    78e0:	ldrdeq	r5, [r1], -r4
    78e4:			; <UNDEFINED> instruction: 0x00015db6
    78e8:	andeq	r5, r1, lr, ror r9
    78ec:	andeq	r5, r1, ip, ror #18
    78f0:	andeq	r5, r1, sl, asr r9
    78f4:	andeq	r5, r1, lr, lsr #17
    78f8:	muleq	r1, r8, r8
    78fc:	svcmi	0x00f0e92d
    7900:	bmi	1459160 <_dbus_user_database_lock_system@plt+0x1452b34>
    7904:	blmi	145936c <_dbus_user_database_lock_system@plt+0x1452d40>
    7908:	ldrbtmi	fp, [sl], #-153	; 0xffffff67
    790c:	bleq	743d48 <_dbus_user_database_lock_system@plt+0x73d71c>
    7910:			; <UNDEFINED> instruction: 0xf8dfaf03
    7914:	ldmpl	r3, {r2, r3, r4, r5, r8, sp, pc}^
    7918:	strmi	r4, [r1], sp, lsl #12
    791c:	ldrbmi	r6, [r8], -r9, lsl #20
    7920:	tstls	r7, #1769472	; 0x1b0000
    7924:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7928:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    792c:	ldrbtmi	r4, [sl], #1592	; 0x638
    7930:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    7934:	subsle	r2, sp, r0, lsl #16
    7938:	ldrtmi	r6, [r8], -fp, ror #19
    793c:			; <UNDEFINED> instruction: 0xf7fd6859
    7940:	stmdacs	r0, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7944:			; <UNDEFINED> instruction: 0x4659d03c
    7948:			; <UNDEFINED> instruction: 0xf7fe4638
    794c:	stmdacs	r0, {r4, r8, fp, sp, lr, pc}
    7950:	stmdbge	pc, {r1, r2, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    7954:	ldrtmi	r2, [r8], -r0, lsl #4
    7958:	blx	17439ae <_dbus_user_database_lock_system@plt+0x173d382>
    795c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7960:	bls	57bab0 <_dbus_user_database_lock_system@plt+0x575484>
    7964:	addsmi	r6, sl, #2801664	; 0x2ac000
    7968:	strcs	fp, [r1], #-3992	; 0xfffff068
    796c:			; <UNDEFINED> instruction: 0xf10dd931
    7970:	ldrbmi	r0, [r0], -ip, lsr #20
    7974:	bl	fe8c5974 <_dbus_user_database_lock_system@plt+0xfe8bf348>
    7978:			; <UNDEFINED> instruction: 0x46384651
    797c:			; <UNDEFINED> instruction: 0xf8bef009
    7980:	stmdacs	r0, {r2, r9, sl, lr}
    7984:	stmibvs	sl!, {r0, r2, r3, r6, ip, lr, pc}^
    7988:	tsteq	r0, r9, lsl #2	; <UNPREDICTABLE>
    798c:	ldrbmi	r9, [fp], -r0
    7990:	andeq	pc, r4, r9, lsl #2
    7994:	andge	pc, r4, sp, asr #17
    7998:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    799c:	cmple	ip, r0, lsl #16
    79a0:			; <UNDEFINED> instruction: 0xf0094620
    79a4:	stmdbmi	fp!, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    79a8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    79ac:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    79b0:	eorsle	r2, sp, r0, lsl #16
    79b4:	ldrbmi	r4, [r0], -r1, asr #12
    79b8:	bl	ffd459b8 <_dbus_user_database_lock_system@plt+0xffd3f38c>
    79bc:	and	r2, r8, r0, lsl #8
    79c0:	strbmi	r4, [r0], -r5, lsr #22
    79c4:	strcs	r4, [r0], #-2341	; 0xfffff6db
    79c8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    79cc:			; <UNDEFINED> instruction: 0xf7fe4479
    79d0:			; <UNDEFINED> instruction: 0x4638e830
    79d4:	stcl	7, cr15, [r0, #1012]	; 0x3f4
    79d8:	eorsvs	fp, r5, r6, lsl #2
    79dc:	blmi	6da264 <_dbus_user_database_lock_system@plt+0x6d3c38>
    79e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    79e4:	blls	5e1a54 <_dbus_user_database_lock_system@plt+0x5db428>
    79e8:	qsuble	r4, sl, fp
    79ec:	andslt	r4, r9, r0, lsr #12
    79f0:	svchi	0x00f0e8bd
    79f4:			; <UNDEFINED> instruction: 0x46044b18
    79f8:			; <UNDEFINED> instruction: 0x4640491a
    79fc:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7a00:			; <UNDEFINED> instruction: 0xf7fe4479
    7a04:			; <UNDEFINED> instruction: 0xe7e9e816
    7a08:	strcs	r6, [r1], #-2153	; 0xfffff797
    7a0c:	ldrdeq	pc, [r4], -r9
    7a10:	ldc	7, cr15, [r0], {254}	; 0xfe
    7a14:	ldrdcc	lr, [r7, -r5]
    7a18:	ldmvs	r8, {r0, r2, r4, r6, r9, sl, lr}^
    7a1c:	stc	7, cr15, [sl], {254}	; 0xfe
    7a20:	ldmdbmi	r1, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7a24:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    7a28:	ldcl	7, cr15, [r8], {254}	; 0xfe
    7a2c:	bicle	r2, r1, r0, lsl #16
    7a30:	strcs	r4, [r1], #-1616	; 0xfffff9b0
    7a34:	stcl	7, cr15, [r4], #1016	; 0x3f8
    7a38:	strtmi	lr, [r0], -fp, asr #15
    7a3c:			; <UNDEFINED> instruction: 0xf0092401
    7a40:	strb	pc, [r6, r9, lsr #16]	; <UNPREDICTABLE>
    7a44:	b	fff45a44 <_dbus_user_database_lock_system@plt+0xfff3f418>
    7a48:	muleq	r2, r6, r0
    7a4c:	andeq	r0, r0, ip, asr #12
    7a50:	andeq	ip, r2, r2, ror r0
    7a54:	andeq	r5, r1, sl, asr r7
    7a58:	andeq	r0, r0, r0, lsr r6
    7a5c:	andeq	r5, r1, r8, lsr r7
    7a60:	andeq	fp, r2, r0, asr #31
    7a64:	andeq	r5, r1, r4, lsl #14
    7a68:	ldrdeq	r5, [r1], -lr
    7a6c:	svcmi	0x00f0e92d
    7a70:			; <UNDEFINED> instruction: 0x4616b099
    7a74:	strmi	r4, [r3], -r6, ror #20
    7a78:	blmi	19ac690 <_dbus_user_database_lock_system@plt+0x19a6064>
    7a7c:			; <UNDEFINED> instruction: 0xf10d447a
    7a80:	stcge	8, cr0, [fp], {28}
    7a84:	strmi	r4, [sp], -r4, ror #30
    7a88:			; <UNDEFINED> instruction: 0x464058d3
    7a8c:	ldrbtmi	r6, [pc], #-2121	; 7a94 <_dbus_user_database_lock_system@plt+0x1468>
    7a90:	tstls	r7, #1769472	; 0x1b0000
    7a94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a98:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a9c:	strls	r4, [r3, -r0, lsr #12]
    7aa0:	bl	ff045aa0 <_dbus_user_database_lock_system@plt+0xff03f474>
    7aa4:	subsle	r2, r9, r0, lsl #16
    7aa8:	shadd16mi	sl, r8, r3
    7aac:	bl	feec5aac <_dbus_user_database_lock_system@plt+0xfeebf480>
    7ab0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    7ab4:	strbmi	sp, [r0], -r6, asr #32
    7ab8:			; <UNDEFINED> instruction: 0xf0134631
    7abc:			; <UNDEFINED> instruction: 0x4680faf7
    7ac0:	cmnlt	r8, #137363456	; 0x8300000
    7ac4:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7ac8:	ldrsbge	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    7acc:			; <UNDEFINED> instruction: 0x46484b54
    7ad0:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    7ad4:			; <UNDEFINED> instruction: 0xf7fe9305
    7ad8:			; <UNDEFINED> instruction: 0x464aeaf2
    7adc:	strbmi	r4, [r0], -r1, lsr #12
    7ae0:	blx	7c3b36 <_dbus_user_database_lock_system@plt+0x7bd50a>
    7ae4:	rsbsle	r2, lr, r0, lsl #16
    7ae8:	ldrtmi	r2, [r8], -r0, lsl #2
    7aec:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    7af0:			; <UNDEFINED> instruction: 0x46204651
    7af4:			; <UNDEFINED> instruction: 0xf85af015
    7af8:	rscle	r2, lr, r0, lsl #16
    7afc:	stmiavs	r8!, {r0, r1, r3, r8, fp, ip, pc}^
    7b00:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b04:	stmdacs	r0, {r0, r9, sl, lr}
    7b08:	stmdals	r4, {r1, r4, r5, ip, lr, pc}
    7b0c:	andcs	r4, r0, #53477376	; 0x3300000
    7b10:	mrc2	7, 7, pc, cr4, cr15, {7}
    7b14:	mvnle	r2, r0, lsl #16
    7b18:	strbmi	r4, [r0], -r3, lsl #13
    7b1c:	blx	1543b72 <_dbus_user_database_lock_system@plt+0x153d546>
    7b20:			; <UNDEFINED> instruction: 0xf7fd4620
    7b24:			; <UNDEFINED> instruction: 0x4638ed1a
    7b28:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    7b2c:	blmi	e5a428 <_dbus_user_database_lock_system@plt+0xe53dfc>
    7b30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7b34:	blls	5e1ba4 <_dbus_user_database_lock_system@plt+0x5db578>
    7b38:	qdsuble	r4, sl, r7
    7b3c:	andslt	r4, r9, r8, asr r6
    7b40:	svchi	0x00f0e8bd
    7b44:			; <UNDEFINED> instruction: 0x46304b38
    7b48:	ldmdbmi	r8!, {r0, r1, r9, fp, ip, pc}
    7b4c:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    7b50:	svc	0x006ef7fd
    7b54:			; <UNDEFINED> instruction: 0xf7fd4620
    7b58:	strb	lr, [r7, r0, lsl #26]!
    7b5c:			; <UNDEFINED> instruction: 0x46834b32
    7b60:	ldrtmi	r9, [r0], -r3, lsl #20
    7b64:	ldmpl	r2, {r1, r4, r5, r8, fp, lr}^
    7b68:			; <UNDEFINED> instruction: 0xf7fd4479
    7b6c:	ldrb	lr, [sp, r2, ror #30]
    7b70:	ldrtmi	r6, [r8], -r9, ror #16
    7b74:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    7b78:	eorsle	r2, ip, r0, lsl #16
    7b7c:	ldrtmi	r4, [r8], -r1, lsr #12
    7b80:	svc	0x00f4f7fd
    7b84:			; <UNDEFINED> instruction: 0x4649b3b8
    7b88:			; <UNDEFINED> instruction: 0xf0084638
    7b8c:	selmi	pc, r3, r7	; <UNPREDICTABLE>
    7b90:	ldrdls	fp, [r0], -r0
    7b94:	stmdals	r4, {r0, r1, r5, r9, sl, lr}
    7b98:			; <UNDEFINED> instruction: 0xf8cd462a
    7b9c:	strmi	r9, [r1], -r4
    7ba0:	tstcc	r0, r4
    7ba4:	stc2	7, cr15, [r8], {255}	; 0xff
    7ba8:	ldrbmi	fp, [r8], -r8, asr #19
    7bac:			; <UNDEFINED> instruction: 0xff72f008
    7bb0:	strbmi	r9, [r8], -r5, lsl #18
    7bb4:	ldc	7, cr15, [r2], {254}	; 0xfe
    7bb8:	ldrtmi	fp, [r1], -r8, ror #2
    7bbc:			; <UNDEFINED> instruction: 0xf7fe4648
    7bc0:			; <UNDEFINED> instruction: 0xf04feaf2
    7bc4:	str	r0, [r8, r0, lsl #22]!
    7bc8:			; <UNDEFINED> instruction: 0x4648491a
    7bcc:			; <UNDEFINED> instruction: 0xf7fe4479
    7bd0:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
    7bd4:			; <UNDEFINED> instruction: 0x4648d1f1
    7bd8:	ldc	7, cr15, [r2], {254}	; 0xfe
    7bdc:			; <UNDEFINED> instruction: 0x4658e77d
    7be0:			; <UNDEFINED> instruction: 0xff58f008
    7be4:			; <UNDEFINED> instruction: 0x4648e779
    7be8:	bleq	83d2c <_dbus_user_database_lock_system@plt+0x7d700>
    7bec:	bl	ff945bec <_dbus_user_database_lock_system@plt+0xff93f5c0>
    7bf0:	addsle	r2, r2, r0, lsl #16
    7bf4:	blmi	341b80 <_dbus_user_database_lock_system@plt+0x33b554>
    7bf8:	bls	d94c0 <_dbus_user_database_lock_system@plt+0xd2e94>
    7bfc:	bleq	43d40 <_dbus_user_database_lock_system@plt+0x3d714>
    7c00:	ldmpl	r2, {r0, r2, r3, r8, fp, lr}^
    7c04:			; <UNDEFINED> instruction: 0xf7fd4479
    7c08:	usada8	r6, r4, pc, lr	; <UNPREDICTABLE>
    7c0c:	b	645c0c <_dbus_user_database_lock_system@plt+0x63f5e0>
    7c10:	andeq	fp, r2, r4, lsr #30
    7c14:	andeq	r0, r0, ip, asr #12
    7c18:	andeq	fp, r2, r2, lsl pc
    7c1c:	andeq	r5, r1, r8, asr #21
    7c20:	andeq	r5, r1, r2, lsr r6
    7c24:	andeq	fp, r2, r0, ror lr
    7c28:	andeq	r0, r0, r0, lsr r6
    7c2c:			; <UNDEFINED> instruction: 0x000155b6
    7c30:	muleq	r1, ip, r5
    7c34:	andeq	r5, r1, r8, lsr r5
    7c38:	andeq	r5, r1, r0, lsl #10
    7c3c:			; <UNDEFINED> instruction: 0x4605b570
    7c40:	mlacc	r4, r0, r8, pc	; <UNPREDICTABLE>
    7c44:	ldrbeq	fp, [fp, r2, lsl #1]
    7c48:	bvs	a3cd20 <_dbus_user_database_lock_system@plt+0xa366f4>
    7c4c:			; <UNDEFINED> instruction: 0xf7fdb108
    7c50:	stmibvs	r8!, {r2, r9, sl, fp, sp, lr, pc}^
    7c54:	movwcs	fp, #328	; 0x148
    7c58:	movweq	lr, #2509	; 0x9cd
    7c5c:			; <UNDEFINED> instruction: 0x4619461a
    7c60:	blx	fe643cba <_dbus_user_database_lock_system@plt+0xfe63d68e>
    7c64:			; <UNDEFINED> instruction: 0xf01469e8
    7c68:	stmiavs	r8!, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    7c6c:	ldreq	pc, [r4], -r5, lsl #2
    7c70:	bl	ffec5c6c <_dbus_user_database_lock_system@plt+0xffebf640>
    7c74:			; <UNDEFINED> instruction: 0xf7fd68e8
    7c78:	stmdbvs	r8!, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7c7c:	bl	ffd45c78 <_dbus_user_database_lock_system@plt+0xffd3f64c>
    7c80:			; <UNDEFINED> instruction: 0xf7fe4630
    7c84:			; <UNDEFINED> instruction: 0x4604e910
    7c88:	stmiavs	r0!, {r2, r4, r5, r8, ip, sp, pc}
    7c8c:			; <UNDEFINED> instruction: 0xf92af7ff
    7c90:	stmdbvs	fp!, {r2, r5, r6, fp, sp, lr}^
    7c94:			; <UNDEFINED> instruction: 0xd1f7429c
    7c98:			; <UNDEFINED> instruction: 0xf7fe4630
    7c9c:	stmdavs	sl!, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    7ca0:	strtmi	r6, [r8], -r9, lsr #19
    7ca4:	bne	16e21f8 <_dbus_user_database_lock_system@plt+0x16dbbcc>
    7ca8:	andlt	r6, r2, r3, asr r1
    7cac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7cb0:	bllt	ff645cac <_dbus_user_database_lock_system@plt+0xff63f680>
    7cb4:	ldmdbvs	r8, {r0, r1, r6, fp, sp, lr}
    7cb8:			; <UNDEFINED> instruction: 0xff24f002
    7cbc:			; <UNDEFINED> instruction: 0xf0126a29
    7cc0:			; <UNDEFINED> instruction: 0xf895f85d
    7cc4:	vhadd.u32	d19, d15, d20
    7cc8:			; <UNDEFINED> instruction: 0xf8850300
    7ccc:	ldr	r3, [ip, r4, lsr #32]!
    7cd0:	stmdavs	r2, {r3, r5, r8, ip, sp, pc}
    7cd4:	andvs	r3, r2, r1, lsl #20
    7cd8:			; <UNDEFINED> instruction: 0xdc002a00
    7cdc:	ldrbmi	lr, [r0, -lr, lsr #15]!
    7ce0:	stmdavs	r2, {r3, r5, r8, ip, sp, pc}
    7ce4:	andvs	r3, r2, r1, lsl #20
    7ce8:			; <UNDEFINED> instruction: 0xdc002a00
    7cec:	ldrbmi	lr, [r0, -r6, lsr #15]!
    7cf0:			; <UNDEFINED> instruction: 0x4604b510
    7cf4:	ldrdeq	lr, [r0, -r0]
    7cf8:	stmdavs	r3, {r0, r5, r8, ip, sp, pc}^
    7cfc:			; <UNDEFINED> instruction: 0xf7fd6898
    7d00:	stmdavs	r0!, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    7d04:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}
    7d08:	andvs	r3, r3, r1, lsl #22
    7d0c:			; <UNDEFINED> instruction: 0xdc012b00
    7d10:			; <UNDEFINED> instruction: 0xff94f7ff
    7d14:	pop	{r5, r9, sl, lr}
    7d18:			; <UNDEFINED> instruction: 0xf7fd4010
    7d1c:	svclt	0x0000bba3
    7d20:			; <UNDEFINED> instruction: 0x4604b510
    7d24:	stmiavs	r0, {r1, r7, ip, sp, pc}^
    7d28:	bl	fe7c5d24 <_dbus_user_database_lock_system@plt+0xfe7bf6f8>
    7d2c:	tstlt	r8, r0, ror #16
    7d30:	svc	0x00e0f7fd
    7d34:	smlatblt	r8, r0, r8, r6
    7d38:	svc	0x00dcf7fd
    7d3c:			; <UNDEFINED> instruction: 0xf104490a
    7d40:	andcs	r0, r0, #24
    7d44:	ldrbtmi	r9, [r9], #-1
    7d48:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    7d4c:			; <UNDEFINED> instruction: 0xf7fe9801
    7d50:	stmibvs	r0!, {r2, r4, r8, r9, fp, sp, lr, pc}^
    7d54:			; <UNDEFINED> instruction: 0xf7fdb108
    7d58:	strtmi	lr, [r0], -lr, asr #31
    7d5c:	pop	{r1, ip, sp, pc}
    7d60:			; <UNDEFINED> instruction: 0xf7fd4010
    7d64:	svclt	0x0000bb7f
    7d68:			; <UNDEFINED> instruction: 0xfffff65f
    7d6c:	svcmi	0x00f0e92d
    7d70:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    7d74:	ldrmi	r8, [pc], -r2, lsl #22
    7d78:	strmi	r4, [ip], -lr, asr #22
    7d7c:	ldrbtmi	r4, [fp], #-1681	; 0xfffff96f
    7d80:	addlt	r6, r3, r0, asr #17
    7d84:	tstlt	r8, r1, lsl #6
    7d88:	bl	1bc5d84 <_dbus_user_database_lock_system@plt+0x1bbf758>
    7d8c:	tsteq	ip, r8, lsl #2	; <UNPREDICTABLE>
    7d90:			; <UNDEFINED> instruction: 0xf7fd4620
    7d94:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    7d98:			; <UNDEFINED> instruction: 0xf8d8d071
    7d9c:	tstlt	r8, r4
    7da0:	svc	0x00a8f7fd
    7da4:	tstcs	r0, r4, asr #20
    7da8:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    7dac:	bl	1545da8 <_dbus_user_database_lock_system@plt+0x153f77c>
    7db0:	andeq	pc, r4, r8, asr #17
    7db4:	rsble	r2, r2, r0, lsl #16
    7db8:			; <UNDEFINED> instruction: 0xf1084b40
    7dbc:	stmdbmi	r0, {r3, r4, r9, fp}^
    7dc0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    7dc4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    7dc8:	bcc	4435f0 <_dbus_user_database_lock_system@plt+0x43cfc4>
    7dcc:	ldc	7, cr15, [r6], {254}	; 0xfe
    7dd0:			; <UNDEFINED> instruction: 0xf7fe4650
    7dd4:			; <UNDEFINED> instruction: 0x4648ead2
    7dd8:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ddc:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    7de0:	bcc	fe443608 <_dbus_user_database_lock_system@plt+0xfe43cfdc>
    7de4:	cmnlt	sp, #5242880	; 0x500000
    7de8:	ldrdlt	pc, [r8], -r5
    7dec:	ldrdeq	pc, [r4], -fp
    7df0:	mcr	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    7df4:	andscs	r4, r0, r6, lsl #12
    7df8:	suble	r2, r0, r0, lsl #28
    7dfc:	svc	0x00dcf7fd
    7e00:	mufe	f2, f0, f0
    7e04:	movwcs	r2, #6672	; 0x1a10
    7e08:	strmi	r4, [r8], -r4, lsl #12
    7e0c:	suble	r2, r5, r0, lsl #24
    7e10:	strcc	lr, [r0], -r4, asr #19
    7e14:	ldrdcc	pc, [r0], -fp
    7e18:			; <UNDEFINED> instruction: 0xf7fd60a3
    7e1c:			; <UNDEFINED> instruction: 0x4621eb1e
    7e20:	ldrbmi	r4, [r0], -r3, lsl #12
    7e24:	tstlt	r3, #227	; 0xe3
    7e28:	b	fed45e24 <_dbus_user_database_lock_system@plt+0xfed3f7f8>
    7e2c:			; <UNDEFINED> instruction: 0x4621463a
    7e30:	strbmi	r4, [r0], -r3, lsl #12
    7e34:			; <UNDEFINED> instruction: 0xf7ffb1db
    7e38:			; <UNDEFINED> instruction: 0x4604fe19
    7e3c:	stmdavs	sp!, {r3, r4, r6, r8, ip, sp, pc}^
    7e40:	ldrdcc	pc, [r0], -r9
    7e44:			; <UNDEFINED> instruction: 0xd1ce429d
    7e48:	strtmi	r2, [r0], -r1, lsl #8
    7e4c:	ldc	0, cr11, [sp], #12
    7e50:	pop	{r1, r8, r9, fp, pc}
    7e54:	mrc	15, 0, r8, cr8, cr0, {7}
    7e58:			; <UNDEFINED> instruction: 0x46381a90
    7e5c:	b	fefc5e5c <_dbus_user_database_lock_system@plt+0xfefbf830>
    7e60:	ldrtmi	r4, [r8], -r3, lsl #12
    7e64:	mvnsle	r2, r0, lsl #22
    7e68:	b	ff2c5e68 <_dbus_user_database_lock_system@plt+0xff2bf83c>
    7e6c:	stmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7e70:	eorvs	r3, r3, r1, lsl #22
    7e74:			; <UNDEFINED> instruction: 0xdc022b00
    7e78:			; <UNDEFINED> instruction: 0xf7ff4620
    7e7c:	blmi	4c68a0 <_dbus_user_database_lock_system@plt+0x4c0274>
    7e80:	bls	59768 <_dbus_user_database_lock_system@plt+0x5313c>
    7e84:	ldmdbmi	r1, {sl, sp}
    7e88:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    7e8c:	ldcl	7, cr15, [r0, #1012]	; 0x3f4
    7e90:	andlt	r4, r3, r0, lsr #12
    7e94:	blhi	c3190 <_dbus_user_database_lock_system@plt+0xbcb64>
    7e98:	svchi	0x00f0e8bd
    7e9c:			; <UNDEFINED> instruction: 0xf7fd4630
    7ea0:	blmi	282a38 <_dbus_user_database_lock_system@plt+0x27c40c>
    7ea4:	ldrtmi	r9, [r8], -r1, lsl #20
    7ea8:	ldmpl	r2, {r0, r3, r8, fp, lr}^
    7eac:			; <UNDEFINED> instruction: 0xf7fd4479
    7eb0:	strb	lr, [sl, r0, asr #27]
    7eb4:	andeq	fp, r2, r2, lsr #24
    7eb8:			; <UNDEFINED> instruction: 0xfffff5cf
    7ebc:			; <UNDEFINED> instruction: 0xfffff5b7
    7ec0:			; <UNDEFINED> instruction: 0xfffff5df
    7ec4:	andeq	r5, r1, r6, lsr #6
    7ec8:	andeq	r0, r0, r0, lsr r6
    7ecc:	andeq	r5, r1, sl, ror r2
    7ed0:	andeq	r5, r1, r8, asr r2
    7ed4:	mvnsmi	lr, #737280	; 0xb4000
    7ed8:	eorcs	r4, r0, r0, lsl #13
    7edc:	ldrmi	r4, [r7], -lr, lsl #12
    7ee0:			; <UNDEFINED> instruction: 0xf7fd461d
    7ee4:			; <UNDEFINED> instruction: 0xf8dfef6a
    7ee8:	ldrbtmi	r9, [r9], #168	; 0xa8
    7eec:	stmdacs	r0, {r2, r9, sl, lr}
    7ef0:	movwcs	sp, #4165	; 0x1045
    7ef4:	andvs	r4, r3, r1, lsr r6
    7ef8:	ldrtmi	r2, [sl], -r0, lsl #12
    7efc:			; <UNDEFINED> instruction: 0xf8c0462b
    7f00:	cmpvs	r6, r0, lsl r0
    7f04:			; <UNDEFINED> instruction: 0xff32f7ff
    7f08:	stmdavs	r3!, {r7, r8, fp, ip, sp, pc}
    7f0c:	eorvs	r3, r3, r1, lsl #22
    7f10:	svclt	0x00c82b00
    7f14:	cfstrsle	mvf2, [r2, #-0]
    7f18:	pop	{r5, r9, sl, lr}
    7f1c:			; <UNDEFINED> instruction: 0x462083f8
    7f20:			; <UNDEFINED> instruction: 0xf7ff2400
    7f24:			; <UNDEFINED> instruction: 0x4620fefd
    7f28:	mvnshi	lr, #12386304	; 0xbd0000
    7f2c:			; <UNDEFINED> instruction: 0x46314a19
    7f30:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    7f34:	b	fe445f30 <_dbus_user_database_lock_system@plt+0xfe43f904>
    7f38:			; <UNDEFINED> instruction: 0xb1b860a0
    7f3c:			; <UNDEFINED> instruction: 0x46304b16
    7f40:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7f44:			; <UNDEFINED> instruction: 0xf7fd4611
    7f48:	mvnvs	lr, r8, lsl #21
    7f4c:			; <UNDEFINED> instruction: 0xf014b170
    7f50:			; <UNDEFINED> instruction: 0x4606fe5f
    7f54:			; <UNDEFINED> instruction: 0x4601b150
    7f58:	stmibvs	r0!, {r0, r2, r3, r4, r5, r9, sp}^
    7f5c:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f60:	ldrtmi	r4, [r0], -r7, lsl #12
    7f64:	b	fe4c5f64 <_dbus_user_database_lock_system@plt+0xfe4bf938>
    7f68:	bicsle	r2, r5, r0, lsl #30
    7f6c:	strtmi	r4, [r8], -fp, lsl #22
    7f70:			; <UNDEFINED> instruction: 0xf859490b
    7f74:	ldrbtmi	r2, [r9], #-3
    7f78:	ldcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    7f7c:	blmi	201e98 <_dbus_user_database_lock_system@plt+0x1fb86c>
    7f80:	stmdbmi	r8, {r3, r5, r9, sl, lr}
    7f84:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7f88:			; <UNDEFINED> instruction: 0xf7fd4479
    7f8c:			; <UNDEFINED> instruction: 0xe7c3ed52
    7f90:			; <UNDEFINED> instruction: 0x0002bab6
    7f94:			; <UNDEFINED> instruction: 0xfffffd9b
    7f98:	andeq	r0, r0, r0, lsr #12
    7f9c:	andeq	r0, r0, r0, lsr r6
    7fa0:	andeq	r5, r1, lr, lsl #3
    7fa4:	andeq	r5, r1, ip, ror r1
    7fa8:	andcc	r6, r1, #131072	; 0x20000
    7fac:	ldrbmi	r6, [r0, -r2]!
    7fb0:	blcc	61fc4 <_dbus_user_database_lock_system@plt+0x5b998>
    7fb4:	blcs	1ffc8 <_dbus_user_database_lock_system@plt+0x1999c>
    7fb8:	ldrbmi	sp, [r0, -r0, lsl #26]!
    7fbc:	svclt	0x0000e6b0
    7fc0:	svcmi	0x00f0e92d
    7fc4:	ldrmi	fp, [r0], r5, lsl #1
    7fc8:	movwls	r4, #6723	; 0x1a43
    7fcc:	blmi	10d97e4 <_dbus_user_database_lock_system@plt+0x10d31b8>
    7fd0:	stmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    7fd4:			; <UNDEFINED> instruction: 0xf8df460d
    7fd8:	ldmpl	r3, {r3, r8, ip, pc}^
    7fdc:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    7fe0:			; <UNDEFINED> instruction: 0xf04f9303
    7fe4:			; <UNDEFINED> instruction: 0xf7fd0300
    7fe8:	mvnlt	lr, r6, asr lr
    7fec:			; <UNDEFINED> instruction: 0x46064a3d
    7ff0:	stmdbvs	r0!, {r0, r1, r3, r5, r9, sl, lr}
    7ff4:	tstcs	r0, sl, ror r4
    7ff8:	ldc2	0, cr15, [ip, #8]!
    7ffc:	andseq	pc, r4, r6, lsl #2
    8000:	svc	0x0050f7fd
    8004:	cmnlt	r8, r4, lsl #12
    8008:	bleq	244444 <_dbus_user_database_lock_system@plt+0x23de18>
    800c:	beq	84150 <_dbus_user_database_lock_system@plt+0x7db24>
    8010:	ldmdbvs	r3!, {r0, r2, r5, r7, fp, sp, lr}^
    8014:	stmdavs	r8!, {r2, r5, r6, fp, sp, lr}^
    8018:	mulsle	r6, ip, r2
    801c:			; <UNDEFINED> instruction: 0xf7feb110
    8020:	stmdblt	r8!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}^
    8024:	mvnsle	r2, r0, lsl #24
    8028:	bmi	bd0034 <_dbus_user_database_lock_system@plt+0xbc9a08>
    802c:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    8030:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8034:	subsmi	r9, sl, r3, lsl #22
    8038:	andlt	sp, r5, fp, asr #2
    803c:	svchi	0x00f0e8bd
    8040:	cmplt	fp, fp, lsr #17
    8044:	mvnle	r2, r0, lsl #24
    8048:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    804c:			; <UNDEFINED> instruction: 0xf7fed0ec
    8050:	stmdacs	r0, {r1, r6, r9, fp, sp, lr, pc}
    8054:	stmiavs	ip!, {r3, r5, r6, r7, ip, lr, pc}
    8058:	mvnle	r2, r0, lsl #24
    805c:			; <UNDEFINED> instruction: 0xf7fd6828
    8060:			; <UNDEFINED> instruction: 0x4607effc
    8064:	movwcs	fp, #408	; 0x198
    8068:	cmncs	r5, sl, asr r6
    806c:	andge	pc, r8, sp, asr #17
    8070:	stcl	7, cr15, [sl], #1012	; 0x3f4
    8074:	stmdavs	r9!, {r3, r5, r7, r8, ip, sp, pc}^
    8078:			; <UNDEFINED> instruction: 0x4640463a
    807c:	cdp2	0, 10, cr15, cr14, cr7, {0}
    8080:			; <UNDEFINED> instruction: 0x4638b1d8
    8084:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    8088:	bicle	r2, r1, r0, lsl #24
    808c:	blmi	601fc4 <_dbus_user_database_lock_system@plt+0x5fb998>
    8090:	stmdals	r1, {r0, r1, r2, r4, r8, fp, lr}
    8094:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8098:			; <UNDEFINED> instruction: 0xf7fd4479
    809c:	andcs	lr, r0, sl, asr #25
    80a0:	ldrtmi	lr, [r8], -r3, asr #15
    80a4:	mcr	7, 0, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    80a8:	ldmdbmi	r2, {r4, r8, r9, fp, lr}
    80ac:			; <UNDEFINED> instruction: 0xf8599801
    80b0:	ldrbtmi	r2, [r9], #-3
    80b4:	ldc	7, cr15, [ip], #1012	; 0x3f4
    80b8:			; <UNDEFINED> instruction: 0x4638e7f1
    80bc:	ldcl	7, cr15, [ip, #1012]!	; 0x3f4
    80c0:	stmdbmi	sp, {r1, r3, r8, r9, fp, lr}
    80c4:			; <UNDEFINED> instruction: 0xf8599801
    80c8:	ldrbtmi	r2, [r9], #-3
    80cc:	ldc	7, cr15, [r0], #1012	; 0x3f4
    80d0:			; <UNDEFINED> instruction: 0xf7fde7e5
    80d4:	svclt	0x0000efb6
    80d8:	ldrdeq	fp, [r2], -r0
    80dc:	andeq	r0, r0, ip, asr #12
    80e0:	andeq	fp, r2, r4, asr #19
    80e4:	ldrdeq	r5, [r1], -r0
    80e8:	andeq	fp, r2, r2, ror r9
    80ec:	andeq	r0, r0, r0, lsr r6
    80f0:	andeq	r5, r1, ip, rrx
    80f4:	andeq	r5, r1, r2, asr r0
    80f8:	andeq	r5, r1, sl, lsr r0
    80fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    8100:	bmi	11d9b48 <_dbus_user_database_lock_system@plt+0x11d351c>
    8104:	blmi	11f4334 <_dbus_user_database_lock_system@plt+0x11edd08>
    8108:	ldrbtmi	r4, [sl], #-1666	; 0xfffff97e
    810c:	strmi	r6, [r8], -r4, lsl #17
    8110:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
    8114:	movwls	r6, #38939	; 0x981b
    8118:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    811c:			; <UNDEFINED> instruction: 0xf934f00f
    8120:	strtmi	r4, [r0], -r1, lsl #12
    8124:	ldc	7, cr15, [r6, #1012]!	; 0x3f4
    8128:	rsble	r2, pc, r0, lsl #16
    812c:	andscc	r4, r4, r6, lsl #12
    8130:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    8134:	cmplt	r8, r4, lsl #12
    8138:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    813c:	ldmdbvs	r2!, {r0, r2, r5, r7, fp, sp, lr}^
    8140:	stmiavs	fp!, {r2, r5, r6, fp, sp, lr}
    8144:	mlasle	r6, r4, r2, r4
    8148:	teqle	r7, r0, lsl #22
    814c:	mvnsle	r2, r0, lsl #24
    8150:			; <UNDEFINED> instruction: 0xf7fd2008
    8154:	strmi	lr, [r4], -r8, ror #27
    8158:	stmdacs	r0, {r0, r1, ip, pc}
    815c:	andvs	sp, r6, r4, asr r0
    8160:	ldmvs	r8, {r0, r1, r4, r5, r6, fp, sp, lr}
    8164:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    8168:	rsbvs	r6, r0, r2, lsr #16
    816c:	movwcc	r6, #6163	; 0x1813
    8170:	stmdavs	r3!, {r0, r1, r4, sp, lr}^
    8174:	suble	r2, r4, r0, lsl #22
    8178:	strbmi	r4, [r0], -fp, lsr #22
    817c:	strtmi	r4, [r2], -fp, lsr #18
    8180:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8184:			; <UNDEFINED> instruction: 0xf93cf008
    8188:	eorsle	r2, sl, r0, lsl #16
    818c:			; <UNDEFINED> instruction: 0xf8da4638
    8190:			; <UNDEFINED> instruction: 0xf00f4008
    8194:			; <UNDEFINED> instruction: 0x4601f8f9
    8198:			; <UNDEFINED> instruction: 0xf7fe4620
    819c:	andcs	lr, r1, ip, asr #16
    81a0:	blmi	81aa34 <_dbus_user_database_lock_system@plt+0x814408>
    81a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    81a8:	blls	262218 <_dbus_user_database_lock_system@plt+0x25bbec>
    81ac:	teqle	r4, sl, asr r0
    81b0:	pop	{r1, r3, ip, sp, pc}
    81b4:	blcs	2a17c <_dbus_user_database_lock_system@plt+0x23b50>
    81b8:	strcs	sp, [r0], #-202	; 0xffffff36
    81bc:	tstlt	r8, r8, ror #16
    81c0:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81c4:	sbcle	r2, r1, r0, lsl #16
    81c8:			; <UNDEFINED> instruction: 0xf7fd4648
    81cc:	shsub16mi	lr, r8, r8
    81d0:			; <UNDEFINED> instruction: 0xf8cef00f
    81d4:	ldrdcc	lr, [r0, -r5]
    81d8:	andls	pc, r0, sp, asr #17
    81dc:	strbmi	r4, [r0], -r2, lsl #12
    81e0:	blx	164420c <_dbus_user_database_lock_system@plt+0x163dbe0>
    81e4:			; <UNDEFINED> instruction: 0xd1b12800
    81e8:	strbmi	r6, [sl], -fp, lsr #16
    81ec:	strbmi	r6, [r0], -r9, ror #16
    81f0:			; <UNDEFINED> instruction: 0xf8eaf008
    81f4:	strbmi	fp, [r8], -r0, ror #2
    81f8:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81fc:	orrsle	r2, sp, r0, lsl #24
    8200:	strtmi	lr, [r0], -r6, lsr #15
    8204:	ldc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
    8208:	strb	r2, [r9, r0]
    820c:	strb	r2, [r7, r1]
    8210:	ldrdne	lr, [r0], -r5
    8214:	blx	1744238 <_dbus_user_database_lock_system@plt+0x173dc0c>
    8218:			; <UNDEFINED> instruction: 0xf7fde7ed
    821c:	svclt	0x0000ef12
    8220:	muleq	r2, r6, r8
    8224:	andeq	r0, r0, ip, asr #12
    8228:			; <UNDEFINED> instruction: 0xfffffb6d
    822c:			; <UNDEFINED> instruction: 0xffffed7f
    8230:	strdeq	fp, [r2], -ip
    8234:	mvnsmi	lr, sp, lsr #18
    8238:	strmi	r4, [r8], -r7, lsl #12
    823c:			; <UNDEFINED> instruction: 0x461e4615
    8240:	stc	7, cr15, [r2], {253}	; 0xfd
    8244:	ldrdhi	pc, [r8], #-143	; 0xffffff71
    8248:			; <UNDEFINED> instruction: 0x460444f8
    824c:	strtmi	fp, [r8], -r8, ror #2
    8250:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    8254:	cmplt	r0, r5, lsl #12
    8258:			; <UNDEFINED> instruction: 0x462a69f8
    825c:			; <UNDEFINED> instruction: 0xf7fd4621
    8260:	tstlt	r8, r4, asr pc
    8264:	pop	{r0, sp}
    8268:	strcs	r8, [r0, #-496]	; 0xfffffe10
    826c:			; <UNDEFINED> instruction: 0xf7fd4620
    8270:			; <UNDEFINED> instruction: 0x4628e8fc
    8274:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8278:	stmdbmi	r7, {r1, r2, r8, r9, fp, lr}
    827c:			; <UNDEFINED> instruction: 0xf8584630
    8280:	ldrbtmi	r2, [r9], #-3
    8284:	bl	ff546280 <_dbus_user_database_lock_system@plt+0xff53fc54>
    8288:	ldmfd	sp!, {sp}
    828c:	svclt	0x000081f0
    8290:	andeq	fp, r2, r8, asr r7
    8294:	andeq	r0, r0, r0, lsr r6
    8298:	andeq	r4, r1, r2, lsl #29
    829c:	svcmi	0x00f0e92d
    82a0:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
    82a4:	strmi	r8, [r4], -r2, lsl #22
    82a8:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    82ac:	addslt	r4, r9, pc, lsl #12
    82b0:	andls	r6, r4, #0, 18
    82b4:	ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    82b8:	stmdalt	r4!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    82bc:			; <UNDEFINED> instruction: 0xf8dd447a
    82c0:	ldmpl	r3, {r3, r4, r7, sp, pc}^
    82c4:	tstls	r7, #1769472	; 0x1b0000
    82c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    82cc:	ldc2	0, cr15, [r6], #-8
    82d0:			; <UNDEFINED> instruction: 0xf8df6963
    82d4:	ldrbtmi	r2, [sl], #-2336	; 0xfffff6e0
    82d8:	addmi	r9, r3, #1342177280	; 0x50000000
    82dc:	adchi	pc, pc, r0, lsl #5
    82e0:			; <UNDEFINED> instruction: 0xf0026920
    82e4:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
    82e8:			; <UNDEFINED> instruction: 0xf8dfd055
    82ec:	strbmi	r1, [r0], -ip, lsl #18
    82f0:			; <UNDEFINED> instruction: 0xf7fe4479
    82f4:	stmdacs	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
    82f8:	mvfcssm	f5, #5.0
    82fc:	andls	sp, r6, r1, ror r0
    8300:			; <UNDEFINED> instruction: 0xf7fd200c
    8304:	pkhtbmi	lr, r1, sl, asr #26
    8308:			; <UNDEFINED> instruction: 0xf0002800
    830c:	addvs	r8, r6, r7, asr #8
    8310:			; <UNDEFINED> instruction: 0xf8c94658
    8314:			; <UNDEFINED> instruction: 0xf7fdb000
    8318:			; <UNDEFINED> instruction: 0xf8c9ea54
    831c:	tstlt	r7, r4
    8320:			; <UNDEFINED> instruction: 0xf7fe4638
    8324:	stmiavs	r0!, {r2, r4, r5, r6, fp, sp, lr, pc}
    8328:			; <UNDEFINED> instruction: 0xf7fd4641
    832c:			; <UNDEFINED> instruction: 0x4606ecb4
    8330:			; <UNDEFINED> instruction: 0xf0002800
    8334:	andscc	r8, r4, r1, ror #1
    8338:			; <UNDEFINED> instruction: 0xf7fd4649
    833c:	strmi	lr, [r5], -ip, lsr #16
    8340:			; <UNDEFINED> instruction: 0xf0002800
    8344:	ldmibvs	r1!, {r1, r5, r9, pc}
    8348:	ldmdavs	r7!, {r1, r4, r5, r9, sl, lr}^
    834c:			; <UNDEFINED> instruction: 0x61b13101
    8350:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8354:			; <UNDEFINED> instruction: 0xf8df697d
    8358:	ldrbtmi	r1, [fp], #-2216	; 0xfffff758
    835c:	stmdals	r4, {r0, r8, sl, ip, sp}
    8360:	cmnvs	sp, r9, ror r4
    8364:			; <UNDEFINED> instruction: 0xf84cf008
    8368:	rsbsle	r2, r5, r0, lsl #16
    836c:	strcs	r6, [r1, #-2099]	; 0xfffff7cd
    8370:	eorsvs	r4, r3, fp, lsr #8
    8374:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    8378:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    837c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8380:	blls	5e23f0 <_dbus_user_database_lock_system@plt+0x5dbdc4>
    8384:			; <UNDEFINED> instruction: 0xf040405a
    8388:	strtmi	r8, [r8], -fp, asr #7
    838c:	ldc	0, cr11, [sp], #100	; 0x64
    8390:	pop	{r1, r8, r9, fp, pc}
    8394:			; <UNDEFINED> instruction: 0x46418ff0
    8398:			; <UNDEFINED> instruction: 0xf7fd6860
    839c:			; <UNDEFINED> instruction: 0x4601ec7c
    83a0:	rsble	r2, r9, r0, lsl #16
    83a4:			; <UNDEFINED> instruction: 0x4653aa13
    83a8:			; <UNDEFINED> instruction: 0xf7ff4620
    83ac:	strmi	pc, [r5], -r7, lsr #21
    83b0:	sbcsle	r2, pc, r0, lsl #16
    83b4:	movwls	r9, #27411	; 0x6b13
    83b8:	blcs	2efd8 <_dbus_user_database_lock_system@plt+0x289ac>
    83bc:	sbcshi	pc, lr, #0
    83c0:	bls	1b49e0 <_dbus_user_database_lock_system@plt+0x1ae3b4>
    83c4:			; <UNDEFINED> instruction: 0xf8cd2300
    83c8:	movwls	sl, #12
    83cc:	andlt	lr, r1, #3358720	; 0x334000
    83d0:	stmdbls	r4, {r1, r3, r4, r5, r9, sl, lr}
    83d4:			; <UNDEFINED> instruction: 0xf0036920
    83d8:	stmdacs	r0, {r0, r6, r7, fp, ip, sp, lr, pc}
    83dc:	strcs	sp, [r0, #-400]	; 0xfffffe70
    83e0:	strls	lr, [r6], -r8, asr #15
    83e4:	strbmi	sl, [r1], -pc, lsl #26
    83e8:			; <UNDEFINED> instruction: 0xf7fd4628
    83ec:	stmdbvs	r0!, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    83f0:	blx	fe044402 <_dbus_user_database_lock_system@plt+0xfe03ddd6>
    83f4:			; <UNDEFINED> instruction: 0xf00e4629
    83f8:	stmdacs	r0, {r0, r1, r6, r9, fp, ip, sp, lr, pc}
    83fc:	ldrbmi	sp, [r8], -r0, lsl #1
    8400:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    8404:	stmdacs	r0, {r2, r9, sl, lr}
    8408:	mvnshi	pc, r0
    840c:	movwcs	sl, #2579	; 0xa13
    8410:	strcs	r2, [r2, #-373]	; 0xfffffe8b
    8414:			; <UNDEFINED> instruction: 0xf7fd9513
    8418:			; <UNDEFINED> instruction: 0x4605eb18
    841c:			; <UNDEFINED> instruction: 0xf0402800
    8420:			; <UNDEFINED> instruction: 0xf8df819d
    8424:	ldrbmi	r3, [r0], -r4, ror #15
    8428:			; <UNDEFINED> instruction: 0xf8df9a05
    842c:	ldmpl	r2, {r5, r6, r7, r8, r9, sl, ip}^
    8430:			; <UNDEFINED> instruction: 0xf7fd4479
    8434:			; <UNDEFINED> instruction: 0x4620eafe
    8438:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    843c:			; <UNDEFINED> instruction: 0xf8dfe79a
    8440:			; <UNDEFINED> instruction: 0x464327d0
    8444:			; <UNDEFINED> instruction: 0x17ccf8df
    8448:	andls	r2, r0, r0, lsl #10
    844c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8450:			; <UNDEFINED> instruction: 0xf7fd4650
    8454:	usada8	sp, r4, r9, lr
    8458:	sbfxcc	pc, pc, #17, #13
    845c:	bls	159da4 <_dbus_user_database_lock_system@plt+0x153778>
    8460:	sbfxne	pc, pc, #17, #21
    8464:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8468:	b	ff8c6464 <_dbus_user_database_lock_system@plt+0xff8bfe38>
    846c:	strcs	r6, [r0, #-2225]	; 0xfffff74f
    8470:			; <UNDEFINED> instruction: 0xf7fd68a0
    8474:	ldrb	lr, [sp, -r0, ror #29]!
    8478:	andseq	pc, r8, r4, lsl #2
    847c:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8480:	ldc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    8484:			; <UNDEFINED> instruction: 0x2794f8df
    8488:	bhi	443cb0 <_dbus_user_database_lock_system@plt+0x43d684>
    848c:	andslt	pc, ip, sp, asr #17
    8490:	sxtahmi	r4, fp, sl, ror #8
    8494:	ssatmi	r4, #19, r0, asr #13
    8498:			; <UNDEFINED> instruction: 0x46264617
    849c:	cmnlt	sp, r5, lsl #12
    84a0:	strbmi	r6, [r8], -r9, lsr #17
    84a4:			; <UNDEFINED> instruction: 0xf7fd9106
    84a8:	stmdbls	r6, {r1, r3, r9, sl, fp, sp, lr, pc}
    84ac:	ldrtmi	r4, [r0], -sl, asr #12
    84b0:	blx	ff7464b4 <_dbus_user_database_lock_system@plt+0xff73fe88>
    84b4:	orrslt	r4, r0, r4, lsl #12
    84b8:	ldmibvs	r3!, {r0, r2, r3, r5, r6, fp, sp, lr}
    84bc:			; <UNDEFINED> instruction: 0xd1ee429d
    84c0:	mrc	6, 0, r4, cr8, cr4, {1}
    84c4:	stmdavs	r0!, {r4, r9, fp, ip}^
    84c8:			; <UNDEFINED> instruction: 0xf8dd465f
    84cc:			; <UNDEFINED> instruction: 0xf7fdb01c
    84d0:	ldrbmi	lr, [r6], -r2, ror #23
    84d4:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx2
    84d8:	andls	r8, r6, r0, lsl sl
    84dc:	ldrtmi	lr, [r9], -ip, ror #14
    84e0:			; <UNDEFINED> instruction: 0xf7fd4648
    84e4:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    84e8:	teqhi	r4, r0	; <UNPREDICTABLE>
    84ec:	strbmi	r4, [r8], -r1, asr #12
    84f0:			; <UNDEFINED> instruction: 0xf7fd4625
    84f4:			; <UNDEFINED> instruction: 0xe73dee58
    84f8:			; <UNDEFINED> instruction: 0xf7fd2028
    84fc:	pkhtbmi	lr, r3, lr, asr #24
    8500:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8504:	msrhi	SPSR_fxc, #0
    8508:	strbmi	r2, [r0], -r1, lsl #6
    850c:	andmi	pc, r4, fp, asr #17
    8510:	andcc	pc, r0, fp, asr #17
    8514:	bl	646510 <_dbus_user_database_lock_system@plt+0x63fee4>
    8518:	andeq	pc, r8, fp, asr #17
    851c:			; <UNDEFINED> instruction: 0xf0002800
    8520:	blls	1a8e04 <_dbus_user_database_lock_system@plt+0x1a27d8>
    8524:	ldmvs	r8, {r0, r1, r6, r8, r9, ip, sp, pc}
    8528:	bl	3c6524 <_dbus_user_database_lock_system@plt+0x3bfef8>
    852c:	andeq	pc, ip, fp, asr #17
    8530:			; <UNDEFINED> instruction: 0xf0002800
    8534:	blls	1a8a70 <_dbus_user_database_lock_system@plt+0x1a2444>
    8538:	mvnlt	r6, r8, lsl r9
    853c:	bl	146538 <_dbus_user_database_lock_system@plt+0x13ff0c>
    8540:	andseq	pc, r0, fp, asr #17
    8544:			; <UNDEFINED> instruction: 0xf8dfb9c0
    8548:			; <UNDEFINED> instruction: 0x465016d8
    854c:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    8550:	bls	15973c <_dbus_user_database_lock_system@plt+0x153110>
    8554:			; <UNDEFINED> instruction: 0xf7fd58d2
    8558:			; <UNDEFINED> instruction: 0xf8dbea6c
    855c:	blcc	54564 <_dbus_user_database_lock_system@plt+0x4df38>
    8560:	andcc	pc, r0, fp, asr #17
    8564:			; <UNDEFINED> instruction: 0xdc022b00
    8568:			; <UNDEFINED> instruction: 0xf7ff4658
    856c:	strbmi	pc, [r8], -r7, ror #22	; <UNPREDICTABLE>
    8570:			; <UNDEFINED> instruction: 0xf7fe2500
    8574:			; <UNDEFINED> instruction: 0xe6fdfcb7
    8578:			; <UNDEFINED> instruction: 0xf0026920
    857c:			; <UNDEFINED> instruction: 0xf8dffad3
    8580:	movwcs	r1, #1700	; 0x6a4
    8584:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    8588:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    858c:	eoreq	pc, r0, fp, asr #17
    8590:			; <UNDEFINED> instruction: 0xf0002800
    8594:	stmdbvs	r0!, {r1, r2, r3, r5, r6, r7, r8, pc}
    8598:	blx	fed445a8 <_dbus_user_database_lock_system@plt+0xfed3df7c>
    859c:	ldrdne	pc, [r0], -fp	; <UNPREDICTABLE>
    85a0:	blx	ff1c45ee <_dbus_user_database_lock_system@plt+0xff1bdfc2>
    85a4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    85a8:	tsthi	r9, r0	; <UNPREDICTABLE>
    85ac:	mlacc	r4, fp, r8, pc	; <UNPREDICTABLE>
    85b0:	andseq	pc, r4, fp, lsl #2
    85b4:			; <UNDEFINED> instruction: 0xf0434649
    85b8:			; <UNDEFINED> instruction: 0xf88b0301
    85bc:			; <UNDEFINED> instruction: 0xf7fc3024
    85c0:	strmi	lr, [r5], -sl, ror #29
    85c4:			; <UNDEFINED> instruction: 0xf0002800
    85c8:			; <UNDEFINED> instruction: 0xf8db80ee
    85cc:	ldrbmi	r1, [sl], -r4
    85d0:			; <UNDEFINED> instruction: 0x3018f8db
    85d4:			; <UNDEFINED> instruction: 0xf8cb3301
    85d8:	stmdbvs	fp, {r3, r4, ip, sp}^
    85dc:	cmpvs	fp, r1, lsl #6
    85e0:	ldrdne	pc, [r8], -fp
    85e4:			; <UNDEFINED> instruction: 0xf7fd68a0
    85e8:			; <UNDEFINED> instruction: 0x4605ed90
    85ec:			; <UNDEFINED> instruction: 0xf0002800
    85f0:			; <UNDEFINED> instruction: 0xf8df81e9
    85f4:			; <UNDEFINED> instruction: 0x465a3634
    85f8:			; <UNDEFINED> instruction: 0x1630f8df
    85fc:	ldrbtmi	r9, [fp], #-2052	; 0xfffff7fc
    8600:			; <UNDEFINED> instruction: 0xf0074479
    8604:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8608:	svcge	0x0026f43f
    860c:	ldrdcc	pc, [r0], -fp
    8610:	movwcc	r6, #6432	; 0x1920
    8614:	andcc	pc, r0, fp, asr #17
    8618:	blx	19c4628 <_dbus_user_database_lock_system@plt+0x19bdffc>
    861c:			; <UNDEFINED> instruction: 0xf0002800
    8620:			; <UNDEFINED> instruction: 0xf8df80f1
    8624:	strbmi	r1, [r0], -ip, lsl #12
    8628:			; <UNDEFINED> instruction: 0xf7fd4479
    862c:	stmdacs	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    8630:	orrshi	pc, sp, r0
    8634:	ldmdbvs	fp, {r1, r2, r8, r9, fp, ip, pc}
    8638:			; <UNDEFINED> instruction: 0xf0002b00
    863c:			; <UNDEFINED> instruction: 0xf8df80e3
    8640:			; <UNDEFINED> instruction: 0xf8df25f4
    8644:			; <UNDEFINED> instruction: 0xf8df15f4
    8648:	ldrbtmi	r0, [sl], #-1524	; 0xfffffa0c
    864c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8650:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    8654:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8658:	andhi	pc, lr, #0
    865c:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    8660:			; <UNDEFINED> instruction: 0xf7fc4479
    8664:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    8668:	movhi	pc, r0
    866c:	ldrblt	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    8670:	ldrbtmi	r4, [fp], #1576	; 0x628
    8674:			; <UNDEFINED> instruction: 0xf7fd4659
    8678:	stmdacs	r0, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    867c:	orrshi	pc, r6, r0
    8680:	movwcs	r9, #2566	; 0xa06
    8684:			; <UNDEFINED> instruction: 0x46282173
    8688:			; <UNDEFINED> instruction: 0xf7fd3210
    868c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    8690:	orrhi	pc, ip, r0
    8694:			; <UNDEFINED> instruction: 0xf0076920
    8698:	strmi	pc, [r1], r7, asr #21
    869c:			; <UNDEFINED> instruction: 0xf0002800
    86a0:	ldrtmi	r8, [r8], -r1, asr #4
    86a4:			; <UNDEFINED> instruction: 0xff6ef006
    86a8:	andls	r4, r7, r9, asr r6
    86ac:	andls	sl, r4, r3, lsl r8
    86b0:	b	6466ac <_dbus_user_database_lock_system@plt+0x640080>
    86b4:	blls	1ee6cc <_dbus_user_database_lock_system@plt+0x1e80a0>
    86b8:	ldrmi	r4, [r8], -r1, lsl #12
    86bc:			; <UNDEFINED> instruction: 0xf8e0f00e
    86c0:	stmdacs	r0, {r0, r9, sl, lr}
    86c4:	andshi	pc, r3, #0
    86c8:	cdp2	0, 5, cr15, cr2, cr14, {0}
    86cc:	tstcs	r0, fp, lsr #12
    86d0:	beq	443ef8 <_dbus_user_database_lock_system@plt+0x43d8cc>
    86d4:	strbmi	r4, [r8], -r2, lsl #12
    86d8:	blx	2c46fe <_dbus_user_database_lock_system@plt+0x2be0d2>
    86dc:			; <UNDEFINED> instruction: 0xf0002800
    86e0:	stmdbvs	r3!, {r1, r2, r3, r9, pc}
    86e4:	movwls	r4, #22072	; 0x5638
    86e8:	ldmdbvs	sl, {r1, r2, r8, r9, fp, ip, pc}
    86ec:			; <UNDEFINED> instruction: 0xf0079204
    86f0:	strmi	pc, [r3], r5, lsr #20
    86f4:			; <UNDEFINED> instruction: 0xf0064638
    86f8:	bls	1481a4 <_dbus_user_database_lock_system@plt+0x141b78>
    86fc:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    8700:			; <UNDEFINED> instruction: 0xf8df2b00
    8704:	ldrbtmi	r2, [sl], #-1348	; 0xfffffabc
    8708:	ldrmi	r4, [r8], -r1, lsl #12
    870c:	strbmi	r9, [r3], -r2, lsl #2
    8710:			; <UNDEFINED> instruction: 0xf0022100
    8714:	vnmls.f32	s30, s16, s31
    8718:			; <UNDEFINED> instruction: 0x462b2a10
    871c:	strbmi	r2, [r8], -r0, lsl #2
    8720:	andge	pc, r0, sp, asr #17
    8724:			; <UNDEFINED> instruction: 0xffb6f008
    8728:	strtmi	r4, [r8], -r7, lsl #12
    872c:	b	ff146728 <_dbus_user_database_lock_system@plt+0xff1400fc>
    8730:			; <UNDEFINED> instruction: 0xf0402f00
    8734:	blls	1a8efc <_dbus_user_database_lock_system@plt+0x1a28d0>
    8738:			; <UNDEFINED> instruction: 0xf8df4639
    873c:	stmdbvs	r0!, {r4, r8, sl, sp}
    8740:	ldrbtmi	r6, [sl], #-2333	; 0xfffff6e3
    8744:	strls	r4, [r0, #-1603]	; 0xfffff9bd
    8748:	blx	544758 <_dbus_user_database_lock_system@plt+0x53e12c>
    874c:			; <UNDEFINED> instruction: 0xf0074648
    8750:	str	pc, [fp], r1, asr #23
    8754:			; <UNDEFINED> instruction: 0xf7fd4648
    8758:	ssat	lr, #14, r4, asr #28
    875c:	ldrtmi	r9, [r9], -r4, lsl #16
    8760:			; <UNDEFINED> instruction: 0xf0074622
    8764:			; <UNDEFINED> instruction: 0x4605fb3b
    8768:			; <UNDEFINED> instruction: 0xf7fd4620
    876c:	vstrcs	s28, [r0, #-664]	; 0xfffffd68
    8770:	mcrge	4, 0, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    8774:	ldrcc	pc, [r0], #2271	; 0x8df
    8778:	bls	15a0c0 <_dbus_user_database_lock_system@plt+0x153a94>
    877c:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8780:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8784:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8788:			; <UNDEFINED> instruction: 0xf8dfe5f4
    878c:	ldrbmi	r1, [r0], -r8, asr #9
    8790:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8794:	bls	159980 <_dbus_user_database_lock_system@plt+0x153354>
    8798:			; <UNDEFINED> instruction: 0xf7fd58d2
    879c:	strbmi	lr, [r8], -sl, asr #18
    87a0:	blx	fe8467a2 <_dbus_user_database_lock_system@plt+0xfe840176>
    87a4:			; <UNDEFINED> instruction: 0xf8dfe5e6
    87a8:			; <UNDEFINED> instruction: 0x465014b0
    87ac:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    87b0:	bls	15999c <_dbus_user_database_lock_system@plt+0x153370>
    87b4:			; <UNDEFINED> instruction: 0xf7fd58d2
    87b8:			; <UNDEFINED> instruction: 0xf8dbe93c
    87bc:	blcc	547c4 <_dbus_user_database_lock_system@plt+0x4e198>
    87c0:	andcc	pc, r0, fp, asr #17
    87c4:	vstmiale	sl!, {d18-d17}
    87c8:			; <UNDEFINED> instruction: 0xf7ff4658
    87cc:			; <UNDEFINED> instruction: 0xe7e6fa37
    87d0:	strne	pc, [r8], #2271	; 0x8df
    87d4:			; <UNDEFINED> instruction: 0xf8df4650
    87d8:	ldrbtmi	r3, [r9], #-1072	; 0xfffffbd0
    87dc:			; <UNDEFINED> instruction: 0xf8dfe6b9
    87e0:	ldrbmi	r1, [r0], -r0, lsl #9
    87e4:	strtcc	pc, [r0], #-2271	; 0xfffff721
    87e8:			; <UNDEFINED> instruction: 0xe7e24479
    87ec:	ldrcc	pc, [r8], #-2271	; 0xfffff721
    87f0:	bls	15a138 <_dbus_user_database_lock_system@plt+0x153b0c>
    87f4:			; <UNDEFINED> instruction: 0xf8df4625
    87f8:	ldmpl	r2, {r2, r3, r5, r6, sl, ip}^
    87fc:			; <UNDEFINED> instruction: 0xf7fd4479
    8800:	ldr	lr, [r7, #2328]!	; 0x918
    8804:			; <UNDEFINED> instruction: 0x4628ad13
    8808:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    880c:			; <UNDEFINED> instruction: 0xf0002800
    8810:	stmdbvs	r0!, {r2, r6, r7, pc}
    8814:			; <UNDEFINED> instruction: 0xf966f002
    8818:	strmi	r9, [r1], r6, lsl #22
    881c:			; <UNDEFINED> instruction: 0xf0002800
    8820:	ldmvs	fp, {r0, r2, r3, r4, r5, r6, r7, pc}^
    8824:			; <UNDEFINED> instruction: 0xf0002b00
    8828:			; <UNDEFINED> instruction: 0x46018118
    882c:			; <UNDEFINED> instruction: 0xf7fc4628
    8830:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8834:	sbcshi	pc, sl, r0
    8838:	strtne	pc, [ip], #-2271	; 0xfffff721
    883c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8840:	svc	0x00e0f7fc
    8844:			; <UNDEFINED> instruction: 0xf0002800
    8848:			; <UNDEFINED> instruction: 0x464180fc
    884c:			; <UNDEFINED> instruction: 0xf7fc4628
    8850:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8854:	tsthi	r9, r0	; <UNPREDICTABLE>
    8858:	bge	26e8ac <_dbus_user_database_lock_system@plt+0x268280>
    885c:	ldrbmi	sl, [r3], -sl, lsl #18
    8860:	stc2l	0, cr15, [r0, #68]	; 0x44
    8864:			; <UNDEFINED> instruction: 0xf0002800
    8868:	strtmi	r8, [r8], -r3, lsl #2
    886c:	mrc	7, 3, APSR_nzcv, cr4, cr12, {7}
    8870:	stmiavs	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, lr}^
    8874:	ldrbtmi	r4, [r9], #-1619	; 0xfffff9ad
    8878:			; <UNDEFINED> instruction: 0xf7ff4620
    887c:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    8880:	sbchi	pc, r8, r0
    8884:			; <UNDEFINED> instruction: 0xf0026920
    8888:	strmi	pc, [r5], -r9, lsr #18
    888c:	ldmibmi	r8!, {r3, r6, r7, r8, ip, sp, pc}^
    8890:	ldrbmi	r4, [r3], -r2, lsl #12
    8894:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8898:	stc2l	7, cr15, [ip], {255}	; 0xff
    889c:			; <UNDEFINED> instruction: 0xf0002800
    88a0:	ldmibmi	r4!, {r0, r3, r4, r5, r7, pc}^
    88a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    88a8:	mrc	7, 2, APSR_nzcv, cr0, cr13, {7}
    88ac:			; <UNDEFINED> instruction: 0xf0002800
    88b0:	ldmibmi	r1!, {r0, r1, r3, r7, r8, pc}^
    88b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    88b8:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    88bc:			; <UNDEFINED> instruction: 0xf0002800
    88c0:	stmibvs	r0!, {r3, r4, r5, r6, r8, pc}^
    88c4:			; <UNDEFINED> instruction: 0xf7fc213d
    88c8:	andls	lr, r4, r2, lsl #31
    88cc:			; <UNDEFINED> instruction: 0xf0002800
    88d0:	stmdbvs	r2!, {r0, r3, r4, r7, pc}
    88d4:	andls	r4, r6, #56, 12	; 0x3800000
    88d8:	svceq	0x0000f1b9
    88dc:	rscshi	pc, r5, r0
    88e0:			; <UNDEFINED> instruction: 0xf92cf007
    88e4:	ldrtmi	r4, [r8], -r3, lsl #12
    88e8:			; <UNDEFINED> instruction: 0xf006461f
    88ec:	bls	1c7fb0 <_dbus_user_database_lock_system@plt+0x1c1984>
    88f0:	strls	r2, [r0, -r0, lsl #2]
    88f4:	ldrmi	r4, [r0], -r3, lsl #12
    88f8:	movwls	r4, #6880	; 0x1ae0
    88fc:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    8900:			; <UNDEFINED> instruction: 0xf938f002
    8904:	ldrtmi	sl, [r8], -fp, lsl #30
    8908:	bl	ff646904 <_dbus_user_database_lock_system@plt+0xff6402d8>
    890c:			; <UNDEFINED> instruction: 0xf0026920
    8910:	bmi	ff706dc4 <_dbus_user_database_lock_system@plt+0xff700798>
    8914:	strbmi	r9, [r1], -r4, lsl #22
    8918:	smlsdxls	r3, sl, r4, r4
    891c:	strls	r9, [r2], #-513	; 0xfffffdff
    8920:	stmdacc	r0, {r0, r3, r9, fp, ip, pc}
    8924:	andcs	fp, r1, r8, lsl pc
    8928:			; <UNDEFINED> instruction: 0xf10b9000
    892c:			; <UNDEFINED> instruction: 0xf013001c
    8930:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    8934:	adcshi	pc, r5, r0
    8938:			; <UNDEFINED> instruction: 0xf7fd9809
    893c:	ldmibmi	r1, {r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    8940:			; <UNDEFINED> instruction: 0x001cf8db
    8944:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    8948:			; <UNDEFINED> instruction: 0xfff4f013
    894c:	blmi	ff391154 <_dbus_user_database_lock_system@plt+0xff38ab28>
    8950:			; <UNDEFINED> instruction: 0xf8cd49ce
    8954:	ldrbtmi	fp, [fp], #-0
    8958:			; <UNDEFINED> instruction: 0x001cf8db
    895c:	andls	r4, r1, #2030043136	; 0x79000000
    8960:	ldrbtmi	r4, [sl], #-2763	; 0xfffff535
    8964:	ldc2	0, cr15, [r6, #-76]	; 0xffffffb4
    8968:			; <UNDEFINED> instruction: 0xf0002800
    896c:	strcs	r8, [r1, #-231]	; 0xffffff19
    8970:	stmibmi	r8, {r8, sl, sp, lr, pc}^
    8974:	blmi	fe91a2bc <_dbus_user_database_lock_system@plt+0xfe913c90>
    8978:	strb	r4, [sl, #1145]!	; 0x479
    897c:	strbmi	r4, [r3], -r6, asr #21
    8980:	ldrbmi	r4, [r0], -r6, asr #19
    8984:	cfstrsls	mvf4, [r6, #-488]	; 0xfffffe18
    8988:			; <UNDEFINED> instruction: 0xf7fc4479
    898c:	ldrbt	lr, [r1], #3704	; 0xe78
    8990:	ldrbmi	r4, [r0], -r3, asr #19
    8994:	ldrbtmi	r4, [r9], #-2972	; 0xfffff464
    8998:	blmi	fe70210c <_dbus_user_database_lock_system@plt+0xfe6fbae0>
    899c:	bls	15a2e4 <_dbus_user_database_lock_system@plt+0x153cb8>
    89a0:	ldmpl	r2, {r6, r7, r8, fp, lr}^
    89a4:			; <UNDEFINED> instruction: 0xf7fd4479
    89a8:	ldrb	lr, [pc, #-2116]	; 816c <_dbus_user_database_lock_system@plt+0x1b40>
    89ac:			; <UNDEFINED> instruction: 0xf7fd4628
    89b0:	blmi	fe582fc8 <_dbus_user_database_lock_system@plt+0xfe57c99c>
    89b4:	ldrbmi	r9, [r0], -r5, lsl #20
    89b8:	ldmpl	r2, {r0, r1, r3, r4, r5, r7, r8, fp, lr}^
    89bc:			; <UNDEFINED> instruction: 0xf7fd4479
    89c0:	ldrb	lr, [r3, #-2104]	; 0xfffff7c8
    89c4:			; <UNDEFINED> instruction: 0x46504b90
    89c8:	ldmibmi	r8!, {r0, r2, r9, fp, ip, pc}
    89cc:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    89d0:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89d4:	ldrdcc	pc, [r0], -fp
    89d8:			; <UNDEFINED> instruction: 0xf8cb3b01
    89dc:	blcs	149e4 <_dbus_user_database_lock_system@plt+0xe3b8>
    89e0:	ldclge	7, cr15, [sp], #252	; 0xfc
    89e4:			; <UNDEFINED> instruction: 0xf7ff4658
    89e8:	strb	pc, [r3], #2345	; 0x929	; <UNPREDICTABLE>
    89ec:			; <UNDEFINED> instruction: 0xf7fc4628
    89f0:	blmi	fe1840c8 <_dbus_user_database_lock_system@plt+0xfe17da9c>
    89f4:	ldrbmi	r9, [r0], -r5, lsl #20
    89f8:	ldmpl	r2, {r0, r2, r3, r5, r7, r8, fp, lr}^
    89fc:			; <UNDEFINED> instruction: 0xf7fd4479
    8a00:	ldr	lr, [r3, #-2072]!	; 0xfffff7e8
    8a04:	ldrbmi	r4, [r0], -r0, lsl #23
    8a08:	stmibmi	sl!, {r0, r2, r9, fp, ip, pc}
    8a0c:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8a10:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a14:			; <UNDEFINED> instruction: 0xf7fd9809
    8a18:	str	lr, [r7, #-3386]!	; 0xfffff2c6
    8a1c:			; <UNDEFINED> instruction: 0x46286899
    8a20:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    8a24:			; <UNDEFINED> instruction: 0xf47f2800
    8a28:	qadd16mi	sl, r8, r7
    8a2c:	ldc	7, cr15, [r4, #1008]	; 0x3f0
    8a30:	bls	15b80c <_dbus_user_database_lock_system@plt+0x1551e0>
    8a34:	stmibmi	r0!, {r4, r6, r9, sl, lr}
    8a38:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8a3c:	svc	0x00f8f7fc
    8a40:			; <UNDEFINED> instruction: 0x4628e514
    8a44:	stc	7, cr15, [r8, #1008]	; 0x3f0
    8a48:	bls	15b80c <_dbus_user_database_lock_system@plt+0x1551e0>
    8a4c:	ldmibmi	fp, {r4, r6, r9, sl, lr}
    8a50:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8a54:	svc	0x00ecf7fc
    8a58:	strtmi	lr, [r8], -r8, lsl #10
    8a5c:	ldcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    8a60:	ldmibmi	r8, {r0, r1, r2, r4, r7, r9, fp, lr}
    8a64:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    8a68:			; <UNDEFINED> instruction: 0xf7fc4479
    8a6c:	ldrbt	lr, [sp], #3592	; 0xe08
    8a70:			; <UNDEFINED> instruction: 0xf7fc4628
    8a74:	ldrbt	lr, [r9], #3442	; 0xd72
    8a78:	ldrbmi	r4, [r0], -r3, ror #22
    8a7c:	ldmibmi	r2, {r0, r2, r9, fp, ip, pc}
    8a80:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8a84:	svc	0x00d4f7fc
    8a88:			; <UNDEFINED> instruction: 0x4628e4f0
    8a8c:	stcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    8a90:	bls	15b80c <_dbus_user_database_lock_system@plt+0x1551e0>
    8a94:	stmibmi	sp, {r4, r6, r9, sl, lr}
    8a98:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8a9c:	svc	0x00c8f7fc
    8aa0:	cfstrsls	mvf14, [ip, #-912]	; 0xfffffc70
    8aa4:	bmi	fe29a3b8 <_dbus_user_database_lock_system@plt+0xfe293d8c>
    8aa8:	stmdbvs	r0!, {r0, r9, sl, lr}
    8aac:	strls	r4, [r0, #-1146]	; 0xfffffb86
    8ab0:			; <UNDEFINED> instruction: 0xf860f002
    8ab4:			; <UNDEFINED> instruction: 0x46384651
    8ab8:	bl	1d46ab4 <_dbus_user_database_lock_system@plt+0x1d40488>
    8abc:			; <UNDEFINED> instruction: 0xf7fd9809
    8ac0:	stmdals	r4, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    8ac4:	stcl	7, cr15, [r2], #1012	; 0x3f4
    8ac8:			; <UNDEFINED> instruction: 0xf007e4d0
    8acc:			; <UNDEFINED> instruction: 0x4603f837
    8ad0:			; <UNDEFINED> instruction: 0x461f4638
    8ad4:	ldc2	0, cr15, [sl], #24
    8ad8:	strbmi	r9, [r9], -r6, lsl #20
    8adc:	strls	r4, [r0, -r3, asr #12]
    8ae0:	ldrmi	r9, [r0], -r1
    8ae4:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
    8ae8:			; <UNDEFINED> instruction: 0xf844f002
    8aec:	strmi	lr, [r2], -sl, lsl #14
    8af0:	strtmi	r9, [fp], -r4
    8af4:			; <UNDEFINED> instruction: 0xf0074648
    8af8:	stmdbls	r4, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    8afc:			; <UNDEFINED> instruction: 0x4628bb38
    8b00:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8b04:	bls	15b80c <_dbus_user_database_lock_system@plt+0x1551e0>
    8b08:	ldmdbmi	r3!, {r4, r6, r9, sl, lr}^
    8b0c:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8b10:	svc	0x008ef7fc
    8b14:	strbmi	lr, [r8], -sl, lsr #9
    8b18:			; <UNDEFINED> instruction: 0xf0072501
    8b1c:	strt	pc, [r9], #-2597	; 0xfffff5db
    8b20:	b	fe3c6b1c <_dbus_user_database_lock_system@plt+0xfe3c04f0>
    8b24:			; <UNDEFINED> instruction: 0xf7fd4628
    8b28:	blmi	e02e50 <_dbus_user_database_lock_system@plt+0xdfc824>
    8b2c:	ldrbmi	r9, [r0], -r5, lsl #20
    8b30:	ldmpl	r2, {r1, r3, r5, r6, r8, fp, lr}^
    8b34:			; <UNDEFINED> instruction: 0xf7fc4479
    8b38:	ldr	lr, [r7], #3964	; 0xf7c
    8b3c:			; <UNDEFINED> instruction: 0x46504b32
    8b40:	stmdbmi	r7!, {r0, r2, r9, fp, ip, pc}^
    8b44:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    8b48:	svc	0x0072f7fc
    8b4c:	stmdbvs	r3!, {r1, r2, r3, r7, sl, sp, lr, pc}
    8b50:	tstls	r7, r8, lsr r6
    8b54:	blls	1ad770 <_dbus_user_database_lock_system@plt+0x1a7144>
    8b58:	movwls	r6, #18715	; 0x491b
    8b5c:			; <UNDEFINED> instruction: 0xffeef006
    8b60:	ldrtmi	r4, [r8], -r2, lsl #12
    8b64:			; <UNDEFINED> instruction: 0xf0064617
    8b68:	blls	147d34 <_dbus_user_database_lock_system@plt+0x141708>
    8b6c:	stmib	sp, {r0, r1, r2, r8, fp, ip, pc}^
    8b70:	blls	156778 <_dbus_user_database_lock_system@plt+0x15014c>
    8b74:	strmi	r9, [r2], -r4, lsl #2
    8b78:	bmi	16ad388 <_dbus_user_database_lock_system@plt+0x16a6d5c>
    8b7c:			; <UNDEFINED> instruction: 0x46434618
    8b80:			; <UNDEFINED> instruction: 0xf001447a
    8b84:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8b88:	strbmi	r2, [sl], -r1, lsl #6
    8b8c:	stmib	sp, {r5, r9, sl, lr}^
    8b90:	strls	fp, [r0, #-2561]	; 0xfffff5ff
    8b94:	blx	fe0c6b9a <_dbus_user_database_lock_system@plt+0xfe0c056e>
    8b98:	strb	r4, [r6, #1543]	; 0x607
    8b9c:			; <UNDEFINED> instruction: 0x46504b1a
    8ba0:	strbmi	r9, [sp], -r5, lsl #20
    8ba4:	ldmpl	r2, {r4, r6, r8, fp, lr}^
    8ba8:			; <UNDEFINED> instruction: 0xf7fc4479
    8bac:			; <UNDEFINED> instruction: 0xf7ffef42
    8bb0:	stmdbmi	lr, {r0, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    8bb4:	stmiavs	r2!, {r0, r1, r4, r6, r9, sl, lr}^
    8bb8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8bbc:	blx	ec6bc2 <_dbus_user_database_lock_system@plt+0xec0596>
    8bc0:			; <UNDEFINED> instruction: 0xf47f2800
    8bc4:			; <UNDEFINED> instruction: 0xe725ae7e
    8bc8:	ldrbmi	r4, [r3], -r9, asr #18
    8bcc:	strtmi	r6, [r0], -r2, ror #17
    8bd0:			; <UNDEFINED> instruction: 0xf7ff4479
    8bd4:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    8bd8:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {3}
    8bdc:	stmdbmi	r5, {r1, r3, r4, r8, r9, sl, sp, lr, pc}^
    8be0:	blmi	25a528 <_dbus_user_database_lock_system@plt+0x253efc>
    8be4:	ldrbtmi	r4, [r9], #-1629	; 0xfffff9a3
    8be8:	svclt	0x0000e5d5
    8bec:	andeq	r0, r0, ip, asr #12
    8bf0:	andeq	fp, r2, r4, ror #13
    8bf4:	andeq	fp, r2, sl, asr #13
    8bf8:	muleq	r1, r8, r4
    8bfc:			; <UNDEFINED> instruction: 0xfffff983
    8c00:			; <UNDEFINED> instruction: 0xffffefc9
    8c04:	andeq	fp, r2, r4, lsr #12
    8c08:	andeq	r0, r0, r0, lsr r6
    8c0c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    8c10:	muleq	r1, ip, r2
    8c14:	andeq	r5, r1, lr, lsl #6
    8c18:	muleq	r1, lr, ip
    8c1c:	andeq	r4, r1, r4, ror ip
    8c20:			; <UNDEFINED> instruction: 0x00014bb4
    8c24:			; <UNDEFINED> instruction: 0xffffed17
    8c28:			; <UNDEFINED> instruction: 0xfffff6df
    8c2c:			; <UNDEFINED> instruction: 0xffffed29
    8c30:	andeq	r5, r1, r0, ror #2
    8c34:			; <UNDEFINED> instruction: 0x000151ba
    8c38:	andeq	r5, r1, ip, asr #3
    8c3c:	andeq	r5, r1, lr, ror #3
    8c40:	strdeq	r5, [r1], -r4
    8c44:	andeq	r5, r1, r6, lsl r1
    8c48:	andeq	r5, r1, r6, ror #2
    8c4c:	andeq	r5, r1, sl, asr #3
    8c50:	andeq	r4, r1, r2, lsl #19
    8c54:	andeq	r4, r1, r0, ror r9
    8c58:	andeq	r4, r1, r4, asr r9
    8c5c:	andeq	r4, r1, sl, lsr #18
    8c60:	andeq	r4, r1, ip, lsl r9
    8c64:	andeq	r4, r1, r8, lsl #18
    8c68:			; <UNDEFINED> instruction: 0x000158b2
    8c6c:	andeq	r5, r1, r2, lsr r1
    8c70:	andeq	r5, r1, sl, lsr #2
    8c74:	andeq	r5, r1, r2, lsr r1
    8c78:	andeq	r5, r1, r6, asr #2
    8c7c:	andeq	r5, r1, lr, lsl r1
    8c80:			; <UNDEFINED> instruction: 0xffffe919
    8c84:			; <UNDEFINED> instruction: 0xffffe6b7
    8c88:			; <UNDEFINED> instruction: 0xffffe5cb
    8c8c:			; <UNDEFINED> instruction: 0xffffe5fd
    8c90:			; <UNDEFINED> instruction: 0xffffe5db
    8c94:	andeq	r4, r1, ip, lsl #15
    8c98:	andeq	r4, r1, r0, lsr #28
    8c9c:	andeq	r4, r1, r0, asr lr
    8ca0:	andeq	r4, r1, lr, ror #14
    8ca4:	andeq	r4, r1, r0, ror #14
    8ca8:	andeq	r4, r1, r8, asr #14
    8cac:	andeq	r4, r1, r6, lsr r7
    8cb0:	andeq	r4, r1, r8, lsl #14
    8cb4:	strdeq	r4, [r1], -r6
    8cb8:	andeq	r4, r1, sl, asr #13
    8cbc:			; <UNDEFINED> instruction: 0x000146b2
    8cc0:	andeq	r4, r1, r2, ror #29
    8cc4:	andeq	r4, r1, r0, lsl pc
    8cc8:	andeq	r4, r1, r2, lsl #13
    8ccc:	andeq	r4, r1, sl, ror #12
    8cd0:	strdeq	r4, [r1], -r0
    8cd4:	andeq	r4, r1, r2, lsl #31
    8cd8:	strdeq	r4, [r1], -r6
    8cdc:	ldrdeq	r4, [r1], -r0
    8ce0:			; <UNDEFINED> instruction: 0x000145be
    8ce4:	andeq	r4, r1, r8, lsr sp
    8ce8:	andeq	r4, r1, ip, asr r5
    8cec:	andeq	r4, r1, sl, asr #28
    8cf0:	andeq	r4, r1, r0, lsl lr
    8cf4:	andeq	r4, r1, lr, lsl r5
    8cf8:	svcmi	0x00f0e92d
    8cfc:	bmi	a1a74c <_dbus_user_database_lock_system@plt+0xa14120>
    8d00:	blmi	a34f2c <_dbus_user_database_lock_system@plt+0xa2e900>
    8d04:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    8d08:	strmi	r6, [fp], r0, asr #16
    8d0c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d10:			; <UNDEFINED> instruction: 0xf04f9307
    8d14:			; <UNDEFINED> instruction: 0xf7fc0300
    8d18:	strmi	lr, [r1], lr, lsl #26
    8d1c:	addeq	r3, r0, r1
    8d20:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d24:	movwlt	r4, #1664	; 0x680
    8d28:	stmdavs	r0!, {r0, r8, sl, fp, sp, pc}^
    8d2c:	strbmi	r4, [r6], -r7, asr #12
    8d30:	strcs	r4, [r0], #-1577	; 0xfffff9d7
    8d34:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d38:	strtmi	lr, [r8], -r9
    8d3c:	ldcl	7, cr15, [r4], #1008	; 0x3f0
    8d40:			; <UNDEFINED> instruction: 0xf7fc6840
    8d44:			; <UNDEFINED> instruction: 0xf846ef02
    8d48:	biclt	r0, r8, r4, lsl #22
    8d4c:	strtmi	r3, [r8], -r1, lsl #8
    8d50:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    8d54:	mvnsle	r2, r0, lsl #16
    8d58:			; <UNDEFINED> instruction: 0xf1ba6030
    8d5c:	andle	r0, r1, r0, lsl #30
    8d60:	andls	pc, r0, sl, asr #17
    8d64:			; <UNDEFINED> instruction: 0xf8cb2001
    8d68:	bmi	3e8d70 <_dbus_user_database_lock_system@plt+0x3e2744>
    8d6c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    8d70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d74:	subsmi	r9, sl, r7, lsl #22
    8d78:	andlt	sp, r9, r0, lsl r1
    8d7c:	svchi	0x00f0e8bd
    8d80:	bl	235278 <_dbus_user_database_lock_system@plt+0x22ec4c>
    8d84:			; <UNDEFINED> instruction: 0xf8570484
    8d88:			; <UNDEFINED> instruction: 0xf7fc0b04
    8d8c:	adcmi	lr, r7, #112640	; 0x1b800
    8d90:			; <UNDEFINED> instruction: 0x4640d1f9
    8d94:	bl	1a46d8c <_dbus_user_database_lock_system@plt+0x1a40760>
    8d98:	strb	r2, [r6, r0]!
    8d9c:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8da0:	muleq	r2, sl, ip
    8da4:	andeq	r0, r0, ip, asr #12
    8da8:	andeq	sl, r2, r2, lsr ip
    8dac:	blmi	c5b674 <_dbus_user_database_lock_system@plt+0xc55048>
    8db0:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    8db4:			; <UNDEFINED> instruction: 0x460db095
    8db8:	ldmpl	r3, {r0, r3, r9, sl, fp, sp, pc}^
    8dbc:	strcs	r4, [r0, -r4, lsl #12]
    8dc0:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    8dc4:			; <UNDEFINED> instruction: 0xf04f9313
    8dc8:	strls	r0, [r8, -r0, lsl #6]
    8dcc:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8dd0:	rsbscs	sl, r3, #7168	; 0x1c00
    8dd4:	strtmi	r9, [r8], -r3, lsl #6
    8dd8:	ldrtmi	sl, [r1], -r6, lsl #22
    8ddc:	blge	22d9e8 <_dbus_user_database_lock_system@plt+0x2273bc>
    8de0:	andls	r9, r2, #4, 14	; 0x100000
    8de4:			; <UNDEFINED> instruction: 0xf7fd9200
    8de8:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8dec:	blls	23d2c8 <_dbus_user_database_lock_system@plt+0x236c9c>
    8df0:	stmdals	r7, {r0, r1, r3, r5, r8, r9, ip, sp, pc}
    8df4:	bmi	834230 <_dbus_user_database_lock_system@plt+0x82dc04>
    8df8:	andls	r2, r0, r0, lsl #2
    8dfc:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    8e00:	cdp2	0, 11, cr15, cr8, cr1, {0}
    8e04:	strtmi	r6, [r9], -r0, lsr #17
    8e08:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e0c:			; <UNDEFINED> instruction: 0xf7fc4628
    8e10:	rorlt	lr, r2, #26
    8e14:			; <UNDEFINED> instruction: 0xf7fc4628
    8e18:	strmi	lr, [r4], -r8, lsl #25
    8e1c:	stmdacs	r0, {r8, fp, sp, lr}
    8e20:	stmdbls	r8, {r2, r4, r5, r6, r7, ip, lr, pc}
    8e24:	bl	fe4c6e20 <_dbus_user_database_lock_system@plt+0xfe4c07f4>
    8e28:	mvnle	r2, r0, lsl #16
    8e2c:	ldrtmi	r4, [r1], -r0, lsr #12
    8e30:			; <UNDEFINED> instruction: 0xf8a2f7fe
    8e34:			; <UNDEFINED> instruction: 0xf7fc4628
    8e38:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    8e3c:	ldrtmi	sp, [r0], -sl, ror #3
    8e40:	b	ff7c6e3c <_dbus_user_database_lock_system@plt+0xff7c0810>
    8e44:	blmi	2db680 <_dbus_user_database_lock_system@plt+0x2d5054>
    8e48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e4c:	blls	4e2ebc <_dbus_user_database_lock_system@plt+0x4dc890>
    8e50:	qaddle	r4, sl, sl
    8e54:	andslt	r2, r5, r1
    8e58:	bmi	278620 <_dbus_user_database_lock_system@plt+0x271ff4>
    8e5c:	blls	1da724 <_dbus_user_database_lock_system@plt+0x1d40f8>
    8e60:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
    8e64:	stc	7, cr15, [sl], {252}	; 0xfc
    8e68:			; <UNDEFINED> instruction: 0xf7fde7c1
    8e6c:	svclt	0x0000e8ea
    8e70:	andeq	sl, r2, lr, ror #23
    8e74:	andeq	r0, r0, ip, asr #12
    8e78:	andeq	r4, r1, r4, asr #25
    8e7c:	andeq	sl, r2, r8, asr fp
    8e80:	andeq	r9, r1, sl, ror r7
    8e84:	ldrbmi	r6, [r0, -r0, asr #18]!
    8e88:			; <UNDEFINED> instruction: 0x460db570
    8e8c:			; <UNDEFINED> instruction: 0x46164912
    8e90:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    8e94:	ldc	7, cr15, [r6], #1008	; 0x3f0
    8e98:	andcs	fp, r0, r8, lsl #18
    8e9c:			; <UNDEFINED> instruction: 0x4629bd70
    8ea0:			; <UNDEFINED> instruction: 0xf7fc4620
    8ea4:	stmdacs	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
    8ea8:	stmdbmi	ip, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    8eac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8eb0:	stc	7, cr15, [r8], #1008	; 0x3f0
    8eb4:	rscsle	r2, r0, r0, lsl #16
    8eb8:			; <UNDEFINED> instruction: 0x46204631
    8ebc:	stc	7, cr15, [r2], #1008	; 0x3f0
    8ec0:	rscle	r2, sl, r0, lsl #16
    8ec4:	strtmi	r4, [r0], -r6, lsl #18
    8ec8:			; <UNDEFINED> instruction: 0xf7fc4479
    8ecc:	stmdacc	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    8ed0:	andcs	fp, r1, r8, lsl pc
    8ed4:	svclt	0x0000bd70
    8ed8:	andeq	r5, r1, lr, asr r2
    8edc:	andeq	r6, r1, sl, asr r6
    8ee0:			; <UNDEFINED> instruction: 0x00015db0
    8ee4:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    8ee8:	movwcs	fp, #7960	; 0x1f18
    8eec:	svclt	0x00182900
    8ef0:	strmi	r2, [ip], -r0, lsl #6
    8ef4:	stmdbmi	r8, {r0, r1, r5, r8, ip, sp, pc}
    8ef8:			; <UNDEFINED> instruction: 0xf7fd4479
    8efc:	cmplt	r0, r8, lsr #22
    8f00:	strtmi	r4, [r0], -r6, lsl #18
    8f04:			; <UNDEFINED> instruction: 0xf7fd4479
    8f08:	blx	fec43b98 <_dbus_user_database_lock_system@plt+0xfec3d56c>
    8f0c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    8f10:	andcs	fp, r1, r0, lsl sp
    8f14:	svclt	0x0000bd10
    8f18:	strdeq	r4, [r1], -r8
    8f1c:	andeq	r4, r1, ip, ror #23
    8f20:			; <UNDEFINED> instruction: 0x4605b530
    8f24:	strmi	fp, [r8], -r3, lsl #1
    8f28:			; <UNDEFINED> instruction: 0xf7fc460c
    8f2c:	andls	lr, r1, r6, lsr #27
    8f30:			; <UNDEFINED> instruction: 0xf7fd4620
    8f34:	bmi	183374 <_dbus_user_database_lock_system@plt+0x17cd48>
    8f38:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
    8f3c:	strtmi	r4, [r8], -r3, lsl #12
    8f40:	pop	{r0, r1, ip, sp, pc}
    8f44:			; <UNDEFINED> instruction: 0xf7fc4030
    8f48:	svclt	0x0000bb97
    8f4c:	andeq	r4, r1, r2, asr #23
    8f50:	ldrblt	r2, [r0, #-768]!	; 0xfffffd00
    8f54:	ldrmi	r4, [r6], -sp, lsl #12
    8f58:	andcs	r4, r6, #26214400	; 0x1900000
    8f5c:			; <UNDEFINED> instruction: 0xf7fc4604
    8f60:	stmdblt	r8, {r3, r8, sl, fp, sp, lr, pc}
    8f64:	ldcllt	0, cr2, [r0, #-0]
    8f68:	strtmi	r4, [r0], -r9, lsr #12
    8f6c:	mcrr	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    8f70:	rscsle	r2, r7, r0, lsl #16
    8f74:	strtmi	r2, [r0], -r0, lsl #2
    8f78:	bl	ff446f70 <_dbus_user_database_lock_system@plt+0xff440944>
    8f7c:	rscsle	r2, r1, r0, lsl #16
    8f80:	strtmi	r2, [r0], -r0, lsr #2
    8f84:	bl	ff2c6f7c <_dbus_user_database_lock_system@plt+0xff2c0950>
    8f88:	rscle	r2, fp, r0, lsl #16
    8f8c:			; <UNDEFINED> instruction: 0x4631b13e
    8f90:			; <UNDEFINED> instruction: 0xf7fc4620
    8f94:	stmdacc	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
    8f98:	andcs	fp, r1, r8, lsl pc
    8f9c:	mcrmi	13, 0, fp, cr1, cr0, {3}
    8fa0:			; <UNDEFINED> instruction: 0xe7f4447e
    8fa4:	andeq	r7, r1, r8, lsl #18
    8fa8:			; <UNDEFINED> instruction: 0x460db570
    8fac:	ldrmi	r4, [r6], -lr, lsl #18
    8fb0:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    8fb4:	stc	7, cr15, [r6], #-1008	; 0xfffffc10
    8fb8:	andcs	fp, r0, r8, lsl #18
    8fbc:			; <UNDEFINED> instruction: 0x4629bd70
    8fc0:			; <UNDEFINED> instruction: 0xf7fc4620
    8fc4:	stmdacs	r0, {r5, sl, fp, sp, lr, pc}
    8fc8:	stmdbmi	r8, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    8fcc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8fd0:	ldc	7, cr15, [r8], {252}	; 0xfc
    8fd4:	rscsle	r2, r0, r0, lsl #16
    8fd8:			; <UNDEFINED> instruction: 0x46204631
    8fdc:	bl	546fd8 <_dbus_user_database_lock_system@plt+0x5409ac>
    8fe0:	svclt	0x00183800
    8fe4:	ldcllt	0, cr2, [r0, #-4]!
    8fe8:	andeq	r5, r1, lr, lsr r1
    8fec:	andeq	r4, r1, r2, asr fp
    8ff0:			; <UNDEFINED> instruction: 0x460cb538
    8ff4:	strmi	r2, [r5], -r0, lsl #2
    8ff8:	bl	fe446ff0 <_dbus_user_database_lock_system@plt+0xfe4409c4>
    8ffc:	andcs	fp, r1, r0, asr #2
    9000:			; <UNDEFINED> instruction: 0x4621b134
    9004:			; <UNDEFINED> instruction: 0xf7fc4628
    9008:	stmdacc	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    900c:	andcs	fp, r1, r8, lsl pc
    9010:	svclt	0x0000bd38
    9014:			; <UNDEFINED> instruction: 0x461db538
    9018:			; <UNDEFINED> instruction: 0xf7ff4604
    901c:	stmdblt	r8, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9020:	ldclt	0, cr2, [r8, #-0]
    9024:	strtmi	r4, [r0], -r9, lsr #12
    9028:			; <UNDEFINED> instruction: 0xffe2f7ff
    902c:	rscsle	r2, r7, r0, lsl #16
    9030:	strtmi	r9, [r0], -r4, lsl #18
    9034:			; <UNDEFINED> instruction: 0xffdcf7ff
    9038:	rscsle	r2, r1, r0, lsl #16
    903c:	strtmi	r9, [r0], -r5, lsl #18
    9040:			; <UNDEFINED> instruction: 0xffd6f7ff
    9044:	rscle	r2, fp, r0, lsl #16
    9048:	strtmi	r9, [r0], -r6, lsl #18
    904c:			; <UNDEFINED> instruction: 0xffd0f7ff
    9050:	rscle	r2, r5, r0, lsl #16
    9054:	strtmi	r9, [r0], -r7, lsl #18
    9058:			; <UNDEFINED> instruction: 0xffcaf7ff
    905c:	svclt	0x00183800
    9060:	ldclt	0, cr2, [r8, #-4]!
    9064:	mvnsmi	lr, #737280	; 0xb4000
    9068:	bmi	a5a8c8 <_dbus_user_database_lock_system@plt+0xa5429c>
    906c:	blmi	a752a8 <_dbus_user_database_lock_system@plt+0xa6ec7c>
    9070:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    9074:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9078:			; <UNDEFINED> instruction: 0xf04f930b
    907c:	bllt	209c84 <_dbus_user_database_lock_system@plt+0x203658>
    9080:			; <UNDEFINED> instruction: 0x8094f8df
    9084:			; <UNDEFINED> instruction: 0xf00144f8
    9088:	mcrne	8, 0, pc, cr4, cr11, {4}	; <UNPREDICTABLE>
    908c:			; <UNDEFINED> instruction: 0xf10ddb05
    9090:			; <UNDEFINED> instruction: 0x4648091c
    9094:	stmia	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9098:	ldmdavs	r4!, {r6, r7, r8, fp, ip, sp, pc}
    909c:	bmi	7da9b0 <_dbus_user_database_lock_system@plt+0x7d4384>
    90a0:	andcs	r2, sp, r1, lsl #2
    90a4:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    90a8:			; <UNDEFINED> instruction: 0xf7fc9401
    90ac:	bmi	744da4 <_dbus_user_database_lock_system@plt+0x73e778>
    90b0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    90b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90b8:	subsmi	r9, sl, fp, lsl #22
    90bc:	andlt	sp, sp, r6, lsr #2
    90c0:	mvnshi	lr, #12386304	; 0xbd0000
    90c4:	ldrsbhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    90c8:			; <UNDEFINED> instruction: 0xe7dc44f8
    90cc:			; <UNDEFINED> instruction: 0x462b6837
    90d0:			; <UNDEFINED> instruction: 0x46424915
    90d4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    90d8:			; <UNDEFINED> instruction: 0xf7fc9700
    90dc:	ldmdblt	r8, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    90e0:			; <UNDEFINED> instruction: 0xf7fc4648
    90e4:			; <UNDEFINED> instruction: 0xe7d8ea3a
    90e8:	andls	r9, r5, #28672	; 0x7000
    90ec:	ldcl	7, cr15, [r6], #-1008	; 0xfffffc10
    90f0:	bls	151cf8 <_dbus_user_database_lock_system@plt+0x14b6cc>
    90f4:	cmpmi	r3, r0, asr #4	; <UNPREDICTABLE>
    90f8:	movwcc	lr, #2509	; 0x9cd
    90fc:	strtmi	r9, [r0], -r2
    9100:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9104:			; <UNDEFINED> instruction: 0xf7fc4648
    9108:	ldrb	lr, [r0, r8, lsr #20]
    910c:	svc	0x0098f7fc
    9110:	andeq	sl, r2, lr, lsr #18
    9114:	andeq	r0, r0, ip, asr #12
    9118:	andeq	r4, r1, r8, lsr #21
    911c:	andeq	r4, r1, lr, lsl #21
    9120:	andeq	sl, r2, lr, ror #17
    9124:	andeq	r4, r1, ip, asr sl
    9128:	andeq	r4, r1, lr, asr sl
    912c:			; <UNDEFINED> instruction: 0x4604b510
    9130:			; <UNDEFINED> instruction: 0xf7fc6840
    9134:	strtmi	lr, [r0], -r0, ror #24
    9138:			; <UNDEFINED> instruction: 0x4010e8bd
    913c:	ldmiblt	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9140:	blmi	c5ba08 <_dbus_user_database_lock_system@plt+0xc553dc>
    9144:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    9148:	addlt	r4, r7, r0, lsr lr
    914c:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    9150:	strcs	r4, [r1], #-1150	; 0xfffffb82
    9154:	movwls	r6, #22555	; 0x581b
    9158:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    915c:			; <UNDEFINED> instruction: 0xf7fd6035
    9160:	ldmdblt	r0, {r4, fp, sp, lr, pc}^
    9164:	blmi	a1ba14 <_dbus_user_database_lock_system@plt+0xa153e8>
    9168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    916c:	blls	1631dc <_dbus_user_database_lock_system@plt+0x15cbb0>
    9170:	qdaddle	r4, sl, r5
    9174:	andlt	r4, r7, r0, lsr #12
    9178:	svcge	0x0001bdf0
    917c:	eorsvs	r9, r5, r0, lsl #10
    9180:			; <UNDEFINED> instruction: 0xf7fd4638
    9184:			; <UNDEFINED> instruction: 0x4604e850
    9188:	rscle	r2, fp, r0, lsl #16
    918c:			; <UNDEFINED> instruction: 0xf7fc4668
    9190:	teqlt	r8, lr	; <illegal shifter operand>
    9194:	strtmi	r9, [ip], -r0, lsl #16
    9198:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    919c:			; <UNDEFINED> instruction: 0xf7fc4638
    91a0:			; <UNDEFINED> instruction: 0xe7dfe9dc
    91a4:	ldrtmi	r9, [r8], -r0, lsl #18
    91a8:	bl	b471a0 <_dbus_user_database_lock_system@plt+0xb40b74>
    91ac:	teqlt	r0, r4, lsl #12
    91b0:			; <UNDEFINED> instruction: 0x46384918
    91b4:			; <UNDEFINED> instruction: 0xf7fc4479
    91b8:	strmi	lr, [r4], -r6, lsr #22
    91bc:	stmdals	r0, {r4, r5, r8, fp, ip, sp, pc}
    91c0:	ldc	7, cr15, [r8], {252}	; 0xfc
    91c4:			; <UNDEFINED> instruction: 0xf7fc4638
    91c8:	strb	lr, [fp, r8, asr #19]
    91cc:	vst2.8	{d25-d26}, [pc], r1
    91d0:			; <UNDEFINED> instruction: 0xf7fc2100
    91d4:	mcrrne	14, 2, lr, r3, cr14
    91d8:	strcs	sp, [r1], #-10
    91dc:			; <UNDEFINED> instruction: 0xf7fc6034
    91e0:	stmdals	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    91e4:	stc	7, cr15, [r6], {252}	; 0xfc
    91e8:			; <UNDEFINED> instruction: 0xf7fc4638
    91ec:			; <UNDEFINED> instruction: 0xe7b9e9b6
    91f0:	strcs	r9, [r1], #-2048	; 0xfffff800
    91f4:	bl	fffc71ec <_dbus_user_database_lock_system@plt+0xfffc0bc0>
    91f8:			; <UNDEFINED> instruction: 0xf7fc4638
    91fc:	ldr	lr, [r1, lr, lsr #19]!
    9200:	svc	0x001ef7fc
    9204:	andeq	sl, r2, sl, asr r8
    9208:	andeq	r0, r0, ip, asr #12
    920c:	muleq	r2, r8, r0
    9210:	andeq	sl, r2, r8, lsr r8
    9214:	andeq	r4, r1, r8, lsr #19
    9218:	ldrlt	fp, [r8, #-504]!	; 0xfffffe08
    921c:	ldmdbmi	r8, {r0, r2, r3, r9, sl, lr}
    9220:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    9224:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9228:	stmdblt	r0!, {r0, r1, r9, sl, lr}
    922c:	andcs	r4, r1, r5, lsl sl
    9230:	andsvs	r4, r3, sl, ror r4
    9234:	ldmdbmi	r4, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9238:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    923c:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9240:	ldmdbmi	r2, {r3, r5, r6, r8, ip, sp, pc}
    9244:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9248:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    924c:	blmi	4377f4 <_dbus_user_database_lock_system@plt+0x4311c8>
    9250:	andcs	r2, r1, r2, lsl #4
    9254:	andsvs	r4, sl, fp, ror r4
    9258:	andcs	fp, r1, r8, lsr sp
    925c:	blmi	35b024 <_dbus_user_database_lock_system@plt+0x3549f8>
    9260:	ldrmi	r2, [r0], -r1, lsl #4
    9264:	andsvs	r4, sl, fp, ror r4
    9268:	bmi	2f8750 <_dbus_user_database_lock_system@plt+0x2f2124>
    926c:	stmdbmi	fp, {r3, r5, r9, sl, lr}
    9270:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    9274:			; <UNDEFINED> instruction: 0xf7fc4479
    9278:	andcs	lr, r0, r2, lsl #20
    927c:	svclt	0x0000bd38
    9280:	andeq	r4, r1, lr, asr #18
    9284:	ldrdeq	sl, [r2], -r0
    9288:	andeq	r4, r1, r2, asr #18
    928c:	andeq	r4, r1, lr, lsr r9
    9290:	andeq	sl, r2, ip, lsr #27
    9294:	muleq	r2, ip, sp
    9298:	andeq	r4, r1, lr, lsl r9
    929c:			; <UNDEFINED> instruction: 0x000142b0
    92a0:	mvnsmi	lr, sp, lsr #18
    92a4:	svcmi	0x002fb084
    92a8:	bmi	c1b76c <_dbus_user_database_lock_system@plt+0xc15140>
    92ac:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    92b0:	ldmdavs	ip!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    92b4:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    92b8:	ldmdavs	fp, {r1, r2, r3, r5, r8, sl, fp, lr}
    92bc:	andls	r6, r3, #1179648	; 0x120000
    92c0:	andeq	pc, r0, #79	; 0x4f
    92c4:	cmnlt	ip, sp, ror r4
    92c8:	ldmdavs	ip!, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}^
    92cc:	strcs	fp, [r1], #-452	; 0xfffffe3c
    92d0:	blmi	99bb7c <_dbus_user_database_lock_system@plt+0x995550>
    92d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    92d8:	blls	e3348 <_dbus_user_database_lock_system@plt+0xdcd1c>
    92dc:	teqle	r2, sl, asr r0
    92e0:	andlt	r4, r4, r0, lsr #12
    92e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    92e8:	mvnsle	r2, r2, lsl #22
    92ec:	stmdbmi	r4!, {r0, r1, r5, r9, fp, lr}
    92f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    92f4:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92f8:	strcs	lr, [r1], #-2026	; 0xfffff816
    92fc:			; <UNDEFINED> instruction: 0xe7e7603b
    9300:	strmi	sl, [r6], -r2, lsl #18
    9304:			; <UNDEFINED> instruction: 0xf7fca801
    9308:	andcc	lr, r1, r0, asr #29
    930c:	andcs	sp, ip, sp
    9310:	strhi	lr, [r1], #-2525	; 0xfffff623
    9314:	ldcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    9318:	lslslt	r4, r3, #12
    931c:	stmib	r0, {r0, r9, sp}^
    9320:	rsbsvs	r8, r8, r1, lsl #8
    9324:	andvs	r4, r2, r4, lsl r6
    9328:			; <UNDEFINED> instruction: 0xf7fde7d2
    932c:	stmdavs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    9330:	svc	0x000ef7fc
    9334:	ldmdbmi	r4, {r0, r1, r4, r9, fp, lr}
    9338:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    933c:	ldrtmi	r4, [r0], -r3, lsl #12
    9340:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9344:			; <UNDEFINED> instruction: 0xf7fce7c4
    9348:	bmi	444d40 <_dbus_user_database_lock_system@plt+0x43e714>
    934c:	ldmdbmi	r0, {r4, r5, r9, sl, lr}
    9350:	rsbsvs	r4, fp, ip, lsl r6
    9354:	stmiapl	sl!, {r0, r3, r4, r5, r6, sl, lr}
    9358:	bl	1ac7350 <_dbus_user_database_lock_system@plt+0x1ac0d24>
    935c:			; <UNDEFINED> instruction: 0xf7fc9801
    9360:	ldr	lr, [r5, sl, asr #22]!
    9364:	andeq	sl, r2, ip, lsr pc
    9368:	strdeq	sl, [r2], -r2
    936c:	andeq	r0, r0, ip, asr #12
    9370:	andeq	sl, r2, sl, asr #26
    9374:	ldrdeq	sl, [r2], -ip
    9378:	andeq	sl, r2, ip, asr #13
    937c:	andeq	r4, r1, r8, lsr #18
    9380:	andeq	r4, r1, r2, lsr r2
    9384:			; <UNDEFINED> instruction: 0x000148b4
    9388:	andeq	r4, r1, sl, ror #3
    938c:	andeq	r0, r0, r0, lsr r6
    9390:			; <UNDEFINED> instruction: 0x00013db0
    9394:	blmi	2367bc <_dbus_user_database_lock_system@plt+0x230190>
    9398:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    939c:	ldmdavs	r8, {r1, r6, r8, ip, sp, pc}^
    93a0:	blcc	633b4 <_dbus_user_database_lock_system@plt+0x5cd88>
    93a4:			; <UNDEFINED> instruction: 0xb1236003
    93a8:	andcs	r4, r0, #4, 22	; 0x1000
    93ac:	subsvs	r4, sl, fp, ror r4
    93b0:			; <UNDEFINED> instruction: 0xf7ffbd08
    93b4:			; <UNDEFINED> instruction: 0xe7f7febb
    93b8:	andeq	sl, r2, r0, asr lr
    93bc:	andeq	sl, r2, ip, lsr lr
    93c0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    93c4:			; <UNDEFINED> instruction: 0x47706818
    93c8:	andeq	sl, r2, r6, lsr #28
    93cc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    93d0:	tstlt	fp, fp, lsl r8
    93d4:	ldrbmi	r6, [r0, -r0, asr #16]!
    93d8:			; <UNDEFINED> instruction: 0x47704618
    93dc:	andeq	sl, r2, sl, lsl lr
    93e0:	addlt	r4, r2, r6, lsl #20
    93e4:	andls	r4, r1, sl, ror r4
    93e8:	tstlt	sl, r2, lsl r8
    93ec:	bcc	633fc <_dbus_user_database_lock_system@plt+0x5cdd0>
    93f0:	tstlt	sl, r2
    93f4:	ldrbmi	fp, [r0, -r2]!
    93f8:	ldr	fp, [r7], r2
    93fc:	andeq	sl, r2, r4, lsl #28
    9400:	addlt	r4, r2, r5, lsl #20
    9404:	andls	r4, r1, sl, ror r4
    9408:	tstlt	r2, r2, lsl r8
    940c:	andcc	r6, r1, #131072	; 0x20000
    9410:	andlt	r6, r2, r2
    9414:	svclt	0x00004770
    9418:	andeq	sl, r2, r4, ror #27
    941c:	push	{r0, r2, r4, r5, r8, r9, fp, lr}
    9420:			; <UNDEFINED> instruction: 0x460e41f0
    9424:	ldrbtmi	r4, [fp], #-2356	; 0xfffff6cc
    9428:	addlt	r4, r6, r4, lsr sl
    942c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    9430:	stmpl	sl, {r0, r1, r4, r5, r8, sl, fp, lr}
    9434:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
    9438:			; <UNDEFINED> instruction: 0xf04f9205
    943c:	biclt	r0, ip, r0, lsl #4
    9440:			; <UNDEFINED> instruction: 0xf7fda904
    9444:			; <UNDEFINED> instruction: 0x4604e896
    9448:	eorsle	r2, r4, r0, lsl #16
    944c:	bge	ef464 <_dbus_user_database_lock_system@plt+0xe8e38>
    9450:			; <UNDEFINED> instruction: 0xf7fca902
    9454:	andcc	lr, r1, r0, ror #23
    9458:	andcs	sp, ip, r8, lsl r0
    945c:			; <UNDEFINED> instruction: 0x8702e9dd
    9460:	stc	7, cr15, [sl], #1008	; 0x3f0
    9464:	stmdacs	r0, {r2, r9, sl, lr}
    9468:	movwcs	sp, #4152	; 0x1038
    946c:	andhi	pc, r4, r0, asr #17
    9470:	andvs	r6, r3, r7, lsl #1
    9474:	blmi	85bd08 <_dbus_user_database_lock_system@plt+0x8556dc>
    9478:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    947c:	blls	1634ec <_dbus_user_database_lock_system@plt+0x15cec0>
    9480:	qsuble	r4, sl, r9
    9484:	andlt	r4, r6, r0, lsr #12
    9488:	ldrhhi	lr, [r0, #141]!	; 0x8d
    948c:	stm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9490:	stmdavs	r0, {r0, r1, r2, r9, sl, lr}
    9494:	andsle	r2, r6, ip, lsl #16
    9498:	b	ffbc7490 <_dbus_user_database_lock_system@plt+0xffbc0e64>
    949c:	andls	r2, r1, r0, lsl #8
    94a0:			; <UNDEFINED> instruction: 0xf7fc6838
    94a4:	bmi	644e04 <_dbus_user_database_lock_system@plt+0x63e7d8>
    94a8:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
    94ac:	ldrtmi	r4, [r0], -r3, lsl #12
    94b0:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94b4:	bmi	583434 <_dbus_user_database_lock_system@plt+0x57ce08>
    94b8:	ldmdbmi	r5, {r4, r5, r9, sl, lr}
    94bc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    94c0:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94c4:	blmi	503424 <_dbus_user_database_lock_system@plt+0x4fcdf8>
    94c8:	ldmdbmi	r3, {r4, r5, r9, sl, lr}
    94cc:	stmiapl	sl!, {sl, sp}^
    94d0:			; <UNDEFINED> instruction: 0xf7fc4479
    94d4:	strb	lr, [sp, lr, lsr #21]
    94d8:	ldc	7, cr15, [r2, #1008]!	; 0x3f0
    94dc:	ldrtmi	r4, [r0], -sp, lsl #22
    94e0:	stmiapl	sl!, {r1, r2, r3, r8, fp, lr}^
    94e4:			; <UNDEFINED> instruction: 0xf7fc4479
    94e8:	stmdals	r2, {r2, r5, r7, r9, fp, sp, lr, pc}
    94ec:	b	fe0c74e4 <_dbus_user_database_lock_system@plt+0xfe0c0eb8>
    94f0:	svclt	0x0000e7c0
    94f4:	andeq	sl, r2, r2, asr #27
    94f8:	andeq	sl, r2, r4, ror r5
    94fc:	andeq	r0, r0, ip, asr #12
    9500:	andeq	sl, r2, ip, ror #10
    9504:	andeq	sl, r2, r8, lsr #10
    9508:	andeq	r4, r1, lr, asr #15
    950c:	andeq	r4, r1, r8, lsl #15
    9510:	andeq	r4, r1, r6, rrx
    9514:	andeq	r0, r0, r0, lsr r6
    9518:	andeq	r3, r1, r4, lsr ip
    951c:	andeq	r3, r1, r0, lsr #24
    9520:	svcmi	0x00f0e92d
    9524:	ldcmi	6, cr4, [r1], {144}	; 0x90
    9528:	bmi	fe45ada4 <_dbus_user_database_lock_system@plt+0xfe454778>
    952c:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
    9530:	ldrbtmi	r4, [sl], #-2960	; 0xfffff470
    9534:	stmdavs	r1!, {r0, r4, r7, ip, sp, pc}
    9538:	bleq	4567c <_dbus_user_database_lock_system@plt+0x3f050>
    953c:	strcs	r5, [r1], #-2259	; 0xfffff72d
    9540:	eorsge	pc, r4, #14614528	; 0xdf0000
    9544:	movwls	r6, #63515	; 0xf81b
    9548:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    954c:	ldrbtmi	r9, [sl], #3
    9550:	andslt	pc, r0, sp, asr #17
    9554:	stmdblt	r1!, {r0, r2, sl, ip, pc}^
    9558:	bmi	fe21ade0 <_dbus_user_database_lock_system@plt+0xfe2147b4>
    955c:	ldrbtmi	r4, [sl], #-2949	; 0xfffff47b
    9560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9564:	subsmi	r9, sl, pc, lsl #22
    9568:	rscshi	pc, lr, r0, asr #32
    956c:	pop	{r0, r4, ip, sp, pc}
    9570:			; <UNDEFINED> instruction: 0xf0068ff0
    9574:			; <UNDEFINED> instruction: 0x4606f83b
    9578:	ldrdeq	lr, [r1, -r0]
    957c:	ldc2	7, cr15, [r2], #1020	; 0x3fc
    9580:	cmnlt	r0, r1, lsl #13
    9584:	blmi	143cc0 <_dbus_user_database_lock_system@plt+0x13d694>
    9588:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    958c:	teqlt	r3, fp, lsl r8
    9590:	blcc	63664 <_dbus_user_database_lock_system@plt+0x5d038>
    9594:	ldmdblt	r3, {r0, r1, r4, r5, sp, lr}
    9598:			; <UNDEFINED> instruction: 0xf7ff4630
    959c:	stmdals	r4, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    95a0:			; <UNDEFINED> instruction: 0xf10de7db
    95a4:			; <UNDEFINED> instruction: 0x46580b1c
    95a8:	mrc	7, 1, APSR_nzcv, cr12, cr12, {7}
    95ac:	tstlt	sp, r0, asr #19
    95b0:			; <UNDEFINED> instruction: 0xf7fc4628
    95b4:	teqlt	r0, #2, 30
    95b8:	andcs	r4, r0, #116736	; 0x1c800
    95bc:	ldrbtmi	r9, [fp], #-516	; 0xfffffdfc
    95c0:	tstlt	fp, fp, lsl r8
    95c4:	blcc	63698 <_dbus_user_database_lock_system@plt+0x5d06c>
    95c8:			; <UNDEFINED> instruction: 0xb1ab6033
    95cc:	svceq	0x0000f1b9
    95d0:			; <UNDEFINED> instruction: 0xf10dd0e5
    95d4:	ldrbmi	r0, [r8], -ip, lsr #22
    95d8:	svc	0x00bef7fb
    95dc:	ldr	r9, [ip, r4, lsl #16]!
    95e0:			; <UNDEFINED> instruction: 0x463a6871
    95e4:			; <UNDEFINED> instruction: 0xf7ff4658
    95e8:	stmiblt	r8!, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    95ec:			; <UNDEFINED> instruction: 0xf7fb4658
    95f0:	stccs	15, cr14, [r0, #-720]	; 0xfffffd30
    95f4:			; <UNDEFINED> instruction: 0xe7dfd1dc
    95f8:			; <UNDEFINED> instruction: 0xf7ff4630
    95fc:			; <UNDEFINED> instruction: 0xf1b9fd97
    9600:	mvnle	r0, r0, lsl #30
    9604:	blmi	1843538 <_dbus_user_database_lock_system@plt+0x183cf0c>
    9608:	stmdbmi	r0!, {r3, r5, r9, sl, lr}^
    960c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    9610:			; <UNDEFINED> instruction: 0xf7fc4479
    9614:	strb	lr, [pc, lr, lsl #20]
    9618:	ldrbmi	r4, [r8], -r1, asr #12
    961c:	stc2l	7, cr15, [r8], #1020	; 0x3fc
    9620:	rscle	r2, r3, r0, lsl #16
    9624:	bge	17423c <_dbus_user_database_lock_system@plt+0x16dc10>
    9628:	andls	r2, r0, #64	; 0x40
    962c:	andne	lr, r7, #3620864	; 0x374000
    9630:	svc	0x005cf7fb
    9634:	ldrbmi	r4, [r8], -r3, lsl #12
    9638:			; <UNDEFINED> instruction: 0xf7fb469b
    963c:			; <UNDEFINED> instruction: 0xf1bbef8e
    9640:			; <UNDEFINED> instruction: 0xf0003fff
    9644:	ldmvs	r0!, {r2, r7, pc}
    9648:	ldmdbmi	r1, {r3, r5, r8, ip, sp, pc}^
    964c:			; <UNDEFINED> instruction: 0xf7fc4479
    9650:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    9654:	blls	13d834 <_dbus_user_database_lock_system@plt+0x137208>
    9658:	rsble	r2, r3, r0, lsl #22
    965c:	blcs	30278 <_dbus_user_database_lock_system@plt+0x29c4c>
    9660:	strcs	sp, [r0], #-146	; 0xffffff6e
    9664:	bleq	b45aa0 <_dbus_user_database_lock_system@plt+0xb3f474>
    9668:			; <UNDEFINED> instruction: 0xf7fc4658
    966c:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    9670:	svccs	0x0000d09d
    9674:	stmdbmi	r7, {r3, r5, r6, ip, lr, pc}^
    9678:			; <UNDEFINED> instruction: 0x4658463a
    967c:			; <UNDEFINED> instruction: 0xf7ff4479
    9680:	stmdacs	r0, {r0, r1, sl, fp, ip, sp, lr, pc}
    9684:	stmdbmi	r4, {r3, r6, ip, lr, pc}^
    9688:	ldrbmi	r4, [r8], -r2, asr #12
    968c:			; <UNDEFINED> instruction: 0xf7ff4479
    9690:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    9694:	cmplt	r4, r0, asr #32
    9698:			; <UNDEFINED> instruction: 0xf7fb4620
    969c:	ldmdbmi	pc!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    96a0:			; <UNDEFINED> instruction: 0x46024479
    96a4:			; <UNDEFINED> instruction: 0xf7ff4658
    96a8:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    96ac:	bmi	f3d784 <_dbus_user_database_lock_system@plt+0xf37158>
    96b0:	ldmdbmi	ip!, {r3, r4, r6, r9, sl, lr}
    96b4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    96b8:	blx	ff9c76be <_dbus_user_database_lock_system@plt+0xff9c1092>
    96bc:	blls	f6444 <_dbus_user_database_lock_system@plt+0xefe18>
    96c0:	stmdals	r3, {r0, r1, r5, r8, ip, sp, pc}
    96c4:			; <UNDEFINED> instruction: 0xf7fca906
    96c8:	stmiblt	r8!, {r6, r7, r8, r9, fp, sp, lr, pc}^
    96cc:			; <UNDEFINED> instruction: 0xb12a6872
    96d0:			; <UNDEFINED> instruction: 0x46584935
    96d4:			; <UNDEFINED> instruction: 0xf7ff4479
    96d8:	ldrdlt	pc, [r8, #183]!	; 0xb7
    96dc:			; <UNDEFINED> instruction: 0x465a4933
    96e0:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    96e4:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    96e8:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    96ec:	blcs	23760 <_dbus_user_database_lock_system@plt+0x1d134>
    96f0:	svcge	0x0071f43f
    96f4:	blcc	637c8 <_dbus_user_database_lock_system@plt+0x5d19c>
    96f8:	blcs	217cc <_dbus_user_database_lock_system@plt+0x1b1a0>
    96fc:	svcge	0x006bf47f
    9700:			; <UNDEFINED> instruction: 0xf7ff4630
    9704:			; <UNDEFINED> instruction: 0xe766fd13
    9708:	ldrbmi	r4, [r8], -sl, lsr #18
    970c:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    9710:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    9714:	bicsle	r2, r9, r0, lsl #16
    9718:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    971c:			; <UNDEFINED> instruction: 0xf47f2d00
    9720:	strb	sl, [r9, -r7, asr #30]
    9724:			; <UNDEFINED> instruction: 0xf0059803
    9728:	stmiblt	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    972c:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    9730:	strtmi	r4, [r8], -r2, lsr #20
    9734:	ldrbtmi	r4, [sl], #-2338	; 0xfffff6de
    9738:	andhi	pc, r0, sp, asr #17
    973c:			; <UNDEFINED> instruction: 0xf7fb4479
    9740:			; <UNDEFINED> instruction: 0xe78bef9e
    9744:	str	r9, [r9, r4, lsl #8]
    9748:	ldrbtmi	r4, [pc], #-3870	; 9750 <_dbus_user_database_lock_system@plt+0x3124>
    974c:			; <UNDEFINED> instruction: 0xf7fce793
    9750:	stmdavs	r4, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    9754:	strtmi	r4, [r1], -r8, lsr #12
    9758:	blx	ff8c775e <_dbus_user_database_lock_system@plt+0xff8c1132>
    975c:	stmdals	r3, {r1, r7, r8, r9, sl, sp, lr, pc}
    9760:			; <UNDEFINED> instruction: 0xf9ecf006
    9764:	strb	r4, [r3, r3, lsl #12]!
    9768:	stcl	7, cr15, [sl], #-1008	; 0xfffffc10
    976c:			; <UNDEFINED> instruction: 0x0002acba
    9770:	andeq	sl, r2, lr, ror #8
    9774:	andeq	r0, r0, ip, asr #12
    9778:	andeq	sl, r2, r2, asr r4
    977c:	andeq	sl, r2, r2, asr #8
    9780:	andeq	sl, r2, lr, asr ip
    9784:	andeq	sl, r2, sl, lsr #24
    9788:	andeq	r0, r0, r0, lsr r6
    978c:	strdeq	r3, [r1], -r4
    9790:	andeq	r4, r1, r4, lsl #13
    9794:	ldrdeq	r4, [r1], -r8
    9798:	andeq	r4, r1, ip, asr #13
    979c:	ldrdeq	r4, [r1], -r0
    97a0:	andeq	r4, r1, ip, lsr #13
    97a4:			; <UNDEFINED> instruction: 0x000146b2
    97a8:	andeq	r4, r1, r4, lsr #13
    97ac:	andeq	r4, r1, lr, ror r6
    97b0:	strdeq	sl, [r2], -lr
    97b4:	andeq	r8, r1, r6, lsl r7
    97b8:	andeq	r4, r1, lr, lsl #11
    97bc:	andeq	r4, r1, r6, lsr #11
    97c0:	strdeq	r4, [r1], -r0
    97c4:	andeq	r4, r1, lr, ror r5
    97c8:	svcmi	0x00f0e92d
    97cc:	ldrmi	fp, [r5], -r5, lsr #1
    97d0:			; <UNDEFINED> instruction: 0x263cf8df
    97d4:	strmi	r9, [r6], -sp, lsl #6
    97d8:			; <UNDEFINED> instruction: 0x3638f8df
    97dc:			; <UNDEFINED> instruction: 0x960f447a
    97e0:	stmdals	lr!, {r0, r8, r9, sl, sp}
    97e4:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    97e8:			; <UNDEFINED> instruction: 0x862cf8df
    97ec:			; <UNDEFINED> instruction: 0x9323681b
    97f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    97f4:	stmib	sp, {r8, r9, sp}^
    97f8:	ldrbtmi	r3, [r8], #790	; 0x316
    97fc:	stmib	sp, {r0, r1, r2, r3, r5, r8, r9, fp, ip, pc}^
    9800:	tstls	r0, #24, 14	; 0x600000
    9804:	movwls	r9, #43824	; 0xab30
    9808:	movwls	r9, #47921	; 0xbb31
    980c:	movwls	r9, #52018	; 0xcb32
    9810:	movwls	r9, #60211	; 0xeb33
    9814:	tstls	r3, #52, 22	; 0xd000
    9818:	teqls	r5, #3620864	; 0x374000
    981c:			; <UNDEFINED> instruction: 0xf7fb9309
    9820:			; <UNDEFINED> instruction: 0xf8d8ee54
    9824:			; <UNDEFINED> instruction: 0xf8df3000
    9828:	ldrbtmi	r2, [sl], #-1524	; 0xfffffa0c
    982c:	andsls	r9, r1, r2, lsl r2
    9830:	stmdblt	fp!, {r3, r4, r5, r9, sl, lr}^
    9834:	strbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9838:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    983c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9840:	blls	8e38b0 <_dbus_user_database_lock_system@plt+0x8dd284>
    9844:			; <UNDEFINED> instruction: 0xf040405a
    9848:	eorlt	r8, r5, r0, ror #5
    984c:	svchi	0x00f0e8bd
    9850:			; <UNDEFINED> instruction: 0xf0054630
    9854:	strmi	pc, [r7], -fp, asr #29
    9858:			; <UNDEFINED> instruction: 0xf0002c00
    985c:			; <UNDEFINED> instruction: 0x462080de
    9860:	cdp2	0, 12, cr15, cr4, cr5, {0}
    9864:			; <UNDEFINED> instruction: 0xf1b84680
    9868:			; <UNDEFINED> instruction: 0xf0000f00
    986c:			; <UNDEFINED> instruction: 0xf8d880ff
    9870:			; <UNDEFINED> instruction: 0xf8d83004
    9874:	tstls	r4, #8
    9878:			; <UNDEFINED> instruction: 0xf0402d00
    987c:	ldmib	r7, {r1, r3, r4, r6, r7, pc}^
    9880:			; <UNDEFINED> instruction: 0xf7ff0101
    9884:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    9888:	teqhi	r7, r0	; <UNPREDICTABLE>
    988c:	ldrls	r2, [r8, #-769]	; 0xfffffcff
    9890:			; <UNDEFINED> instruction: 0xf1b99316
    9894:			; <UNDEFINED> instruction: 0xf0000f00
    9898:	movwcs	r8, #4344	; 0x10f8
    989c:	movwcs	r9, #791	; 0x317
    98a0:	ldmvs	r8!, {r0, r3, r4, r8, r9, ip, pc}
    98a4:			; <UNDEFINED> instruction: 0xf8dfb148
    98a8:	ldrbtmi	r1, [r9], #-1404	; 0xfffffa84
    98ac:			; <UNDEFINED> instruction: 0xf7fc9115
    98b0:	ldmdbls	r5, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    98b4:			; <UNDEFINED> instruction: 0xf0002800
    98b8:			; <UNDEFINED> instruction: 0xf8dd81b6
    98bc:			; <UNDEFINED> instruction: 0xf1ba9058
    98c0:	andle	r0, r8, r0, lsl #30
    98c4:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    98c8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    98cc:	mrc	7, 1, APSR_nzcv, cr14, cr12, {7}
    98d0:			; <UNDEFINED> instruction: 0xf0002800
    98d4:			; <UNDEFINED> instruction: 0xf1b981bd
    98d8:	andle	r0, r2, r0, lsl #30
    98dc:	blcs	30540 <_dbus_user_database_lock_system@plt+0x29f14>
    98e0:	stfcsd	f5, [r0], {54}	; 0x36
    98e4:	orrshi	pc, fp, r0
    98e8:			; <UNDEFINED> instruction: 0xf0054620
    98ec:	strmi	pc, [r1], pc, lsr #27
    98f0:	ldrtmi	r9, [r0], -pc, lsl #28
    98f4:			; <UNDEFINED> instruction: 0xf922f006
    98f8:	ldrtmi	r4, [r0], -r2, lsl #13
    98fc:	stc2	0, cr15, [r6, #20]!
    9900:	stmdbls	sl, {r1, r3, r8, r9, fp, ip, pc}
    9904:	blcs	1b114 <_dbus_user_database_lock_system@plt+0x14ae8>
    9908:	bichi	pc, r8, r0
    990c:			; <UNDEFINED> instruction: 0xf8dd9b0b
    9910:	blcs	399c8 <_dbus_user_database_lock_system@plt+0x3339c>
    9914:			; <UNDEFINED> instruction: 0x81bef000
    9918:	stmdals	ip, {r2, r3, r8, r9, fp, ip, pc}
    991c:			; <UNDEFINED> instruction: 0xf0002b00
    9920:	blls	3aa028 <_dbus_user_database_lock_system@plt+0x3a39fc>
    9924:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    9928:			; <UNDEFINED> instruction: 0x1c02e9cd
    992c:	andge	lr, r0, #3358720	; 0x334000
    9930:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9934:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    9938:	ldrbtmi	r9, [r9], #-774	; 0xfffffcfa
    993c:	ldrbtmi	r9, [sl], #-4
    9940:	stmdals	r9, {r0, r4, r8, r9, fp, ip, pc}
    9944:	andsls	pc, ip, sp, asr #17
    9948:	ands	pc, r4, sp, asr #17
    994c:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    9950:	tstcs	r8, #3620864	; 0x374000
    9954:			; <UNDEFINED> instruction: 0xf0004313
    9958:	blls	ba9dd8 <_dbus_user_database_lock_system@plt+0xba37ac>
    995c:	blcs	5856c <_dbus_user_database_lock_system@plt+0x51f40>
    9960:	tsthi	r9, r0, asr #4	; <UNPREDICTABLE>
    9964:	beq	45aa8 <_dbus_user_database_lock_system@plt+0x3f47c>
    9968:			; <UNDEFINED> instruction: 0xf10d46d1
    996c:			; <UNDEFINED> instruction: 0x46580b7c
    9970:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    9974:			; <UNDEFINED> instruction: 0xf0002800
    9978:	blls	369ce8 <_dbus_user_database_lock_system@plt+0x3636bc>
    997c:			; <UNDEFINED> instruction: 0xf0002b00
    9980:			; <UNDEFINED> instruction: 0xf8df819c
    9984:			; <UNDEFINED> instruction: 0x465814b0
    9988:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
    998c:	blx	1f47990 <_dbus_user_database_lock_system@plt+0x1f41364>
    9990:			; <UNDEFINED> instruction: 0xf0002800
    9994:	blls	429ea4 <_dbus_user_database_lock_system@plt+0x423878>
    9998:			; <UNDEFINED> instruction: 0xf8dfb14b
    999c:			; <UNDEFINED> instruction: 0x4658149c
    99a0:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
    99a4:	blx	1c479a8 <_dbus_user_database_lock_system@plt+0x1c4137c>
    99a8:			; <UNDEFINED> instruction: 0xf0002800
    99ac:	blls	2a9e8c <_dbus_user_database_lock_system@plt+0x2a3860>
    99b0:			; <UNDEFINED> instruction: 0xf8dfb14b
    99b4:	ldrbmi	r1, [r8], -r8, lsl #9
    99b8:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
    99bc:	blx	19479c0 <_dbus_user_database_lock_system@plt+0x1941394>
    99c0:			; <UNDEFINED> instruction: 0xf0002800
    99c4:	blls	2e9e74 <_dbus_user_database_lock_system@plt+0x2e3848>
    99c8:			; <UNDEFINED> instruction: 0xf8dfb14b
    99cc:			; <UNDEFINED> instruction: 0x46581474
    99d0:	ldrbtmi	r9, [r9], #-2571	; 0xfffff5f5
    99d4:	blx	16479d8 <_dbus_user_database_lock_system@plt+0x16413ac>
    99d8:			; <UNDEFINED> instruction: 0xf0002800
    99dc:	blls	329e5c <_dbus_user_database_lock_system@plt+0x323830>
    99e0:			; <UNDEFINED> instruction: 0xf8dfb14b
    99e4:	ldrbmi	r1, [r8], -r0, ror #8
    99e8:	ldrbtmi	r9, [r9], #-2572	; 0xfffff5f4
    99ec:	blx	13479f0 <_dbus_user_database_lock_system@plt+0x13413c4>
    99f0:			; <UNDEFINED> instruction: 0xf0002800
    99f4:	blls	629e44 <_dbus_user_database_lock_system@plt+0x623818>
    99f8:	blcs	30e80 <_dbus_user_database_lock_system@plt+0x2a854>
    99fc:	msrhi	SPSR_c, r0, asr #32
    9a00:	blcs	3066c <_dbus_user_database_lock_system@plt+0x2a040>
    9a04:	sbchi	pc, lr, r0, asr #32
    9a08:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9a0c:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    9a10:	blcs	23a84 <_dbus_user_database_lock_system@plt+0x1d458>
    9a14:	addshi	pc, sl, r0, asr #32
    9a18:			; <UNDEFINED> instruction: 0xf1b9e0ad
    9a1c:	eorle	r0, r9, r0, lsl #30
    9a20:	strtmi	r4, [r0], r8, asr #12
    9a24:	blx	bc7a28 <_dbus_user_database_lock_system@plt+0xbc13fc>
    9a28:	andsls	r4, r4, r2, lsr #13
    9a2c:			; <UNDEFINED> instruction: 0xf43f2d00
    9a30:	andcs	sl, r1, r6, lsr #30
    9a34:	andseq	lr, r6, sp, asr #19
    9a38:			; <UNDEFINED> instruction: 0xf0402f00
    9a3c:			; <UNDEFINED> instruction: 0xf1b880ac
    9a40:			; <UNDEFINED> instruction: 0xf43f0f00
    9a44:			; <UNDEFINED> instruction: 0xf8dfaef7
    9a48:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    9a4c:	blcs	23ac0 <_dbus_user_database_lock_system@plt+0x1d494>
    9a50:	addshi	pc, r4, r0
    9a54:	ldrdcc	pc, [r0], -r8
    9a58:			; <UNDEFINED> instruction: 0xf8c83b01
    9a5c:	blcs	15a64 <_dbus_user_database_lock_system@plt+0xf438>
    9a60:	addhi	pc, ip, r0, asr #32
    9a64:			; <UNDEFINED> instruction: 0xf7ff4640
    9a68:	add	pc, r7, r1, ror #22
    9a6c:			; <UNDEFINED> instruction: 0xf8cd46c2
    9a70:	smlsd	r1, r0, r0, r8
    9a74:	stmdacc	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    9a78:			; <UNDEFINED> instruction: 0xf43f2b00
    9a7c:			; <UNDEFINED> instruction: 0xf8d8aef4
    9a80:	movwcc	r3, #4096	; 0x1000
    9a84:	andcc	pc, r0, r8, asr #17
    9a88:	ldmdals	r4, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    9a8c:			; <UNDEFINED> instruction: 0xf7ff4651
    9a90:	stmdacs	r0, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
    9a94:	svcge	0x0001f47f
    9a98:	bleq	1b45ed4 <_dbus_user_database_lock_system@plt+0x1b3f8a8>
    9a9c:			; <UNDEFINED> instruction: 0xf7fc4658
    9aa0:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    9aa4:	blls	2fdbb8 <_dbus_user_database_lock_system@plt+0x2f758c>
    9aa8:	bls	29b410 <_dbus_user_database_lock_system@plt+0x294de4>
    9aac:	movwls	r9, #14608	; 0x3910
    9ab0:	tstls	r1, r2, lsl #4
    9ab4:	blls	4e3cb4 <_dbus_user_database_lock_system@plt+0x4dd688>
    9ab8:	ldmdbls	r4, {r0, r2, r3, r9, fp, ip, pc}
    9abc:			; <UNDEFINED> instruction: 0xf7ff9600
    9ac0:	stmdacs	r0, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    9ac4:	blge	5fdb8c <_dbus_user_database_lock_system@plt+0x5f7560>
    9ac8:	andcs	sl, r4, r9, lsl sl
    9acc:	ldmib	sp, {r9, ip, pc}^
    9ad0:			; <UNDEFINED> instruction: 0xf7fb121b
    9ad4:	strmi	lr, [r3], -ip, lsl #26
    9ad8:			; <UNDEFINED> instruction: 0x469b4658
    9adc:	ldc	7, cr15, [ip, #-1004]!	; 0xfffffc14
    9ae0:	svccc	0x00fff1bb
    9ae4:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {3}
    9ae8:	ldcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    9aec:	ldrdge	pc, [r0], -r0
    9af0:	ldrbmi	r9, [r1], -r9, lsl #16
    9af4:	blx	547af8 <_dbus_user_database_lock_system@plt+0x5414cc>
    9af8:			; <UNDEFINED> instruction: 0xf10de737
    9afc:	ldrbmi	r0, [r8], -ip, ror #22
    9b00:	bl	fe447af8 <_dbus_user_database_lock_system@plt+0xfe4414cc>
    9b04:	mrcls	1, 0, fp, cr0, cr8, {4}
    9b08:	bls	2e3cf4 <_dbus_user_database_lock_system@plt+0x2dd6c8>
    9b0c:	strls	r9, [r1], -sl, lsl #16
    9b10:	andls	r9, r3, #20, 28	; 0x140
    9b14:	ldrbmi	r9, [r8], -r2
    9b18:	bls	370758 <_dbus_user_database_lock_system@plt+0x36a12c>
    9b1c:			; <UNDEFINED> instruction: 0xf7ff9600
    9b20:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    9b24:	addshi	pc, fp, r0, asr #32
    9b28:			; <UNDEFINED> instruction: 0xf7fb4658
    9b2c:	blls	284f8c <_dbus_user_database_lock_system@plt+0x27e960>
    9b30:	ldrmi	fp, [r8], -fp, lsr #2
    9b34:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    9b38:			; <UNDEFINED> instruction: 0xf0002800
    9b3c:	blmi	ff129e18 <_dbus_user_database_lock_system@plt+0xff1237ec>
    9b40:	stmib	sp, {r9, sp}^
    9b44:	ldrbtmi	r2, [fp], #-534	; 0xfffffdea
    9b48:	orrlt	r6, fp, fp, lsl r8
    9b4c:	blcc	63c40 <_dbus_user_database_lock_system@plt+0x5d614>
    9b50:	mvnlt	r6, fp, lsr r0
    9b54:	svceq	0x0000f1b8
    9b58:	blmi	fefbdb88 <_dbus_user_database_lock_system@plt+0xfefb755c>
    9b5c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9b60:			; <UNDEFINED> instruction: 0xf8d8b133
    9b64:	blcc	55b6c <_dbus_user_database_lock_system@plt+0x4f540>
    9b68:	andcc	pc, r0, r8, asr #17
    9b6c:	rsble	r2, fp, r0, lsl #22
    9b70:			; <UNDEFINED> instruction: 0xf10db125
    9b74:			; <UNDEFINED> instruction: 0x46580b7c
    9b78:	stcl	7, cr15, [lr], #1004	; 0x3ec
    9b7c:	stmdacs	r0, {r1, r2, r4, fp, ip, pc}
    9b80:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {1}
    9b84:	stmdacc	r0, {r0, r1, r2, r4, fp, ip, pc}
    9b88:	andcs	fp, r1, r8, lsl pc
    9b8c:			; <UNDEFINED> instruction: 0x4638e652
    9b90:	blx	ff347b94 <_dbus_user_database_lock_system@plt+0xff341568>
    9b94:	blmi	fec43b14 <_dbus_user_database_lock_system@plt+0xfec3d4e8>
    9b98:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    9b9c:	blcs	23c10 <_dbus_user_database_lock_system@plt+0x1d5e4>
    9ba0:	ubfx	sp, r4, #3, #12
    9ba4:	ldrbmi	r4, [r8], -r9, lsr #12
    9ba8:	ldcl	7, cr15, [ip, #1004]	; 0x3ec
    9bac:	teqlt	r3, r3, lsl fp
    9bb0:	ldrbmi	r4, [r8], -sl, lsr #19
    9bb4:	ldrbtmi	r9, [r9], #-2579	; 0xfffff5ed
    9bb8:			; <UNDEFINED> instruction: 0xf966f7ff
    9bbc:	bmi	fea36964 <_dbus_user_database_lock_system@plt+0xfea30338>
    9bc0:	stmibmi	r8!, {r3, r4, r6, r9, sl, lr}
    9bc4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9bc8:			; <UNDEFINED> instruction: 0xf95ef7ff
    9bcc:	teqlt	r4, r8, lsr #6
    9bd0:			; <UNDEFINED> instruction: 0x4620a91a
    9bd4:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bd8:			; <UNDEFINED> instruction: 0xf0402800
    9bdc:	blls	529fec <_dbus_user_database_lock_system@plt+0x5239c0>
    9be0:	stmibmi	r1!, {r0, r1, r4, r5, r8, ip, sp, pc}
    9be4:	bls	51b54c <_dbus_user_database_lock_system@plt+0x514f20>
    9be8:			; <UNDEFINED> instruction: 0xf7ff4479
    9bec:	asrlt	pc, sp, #18	; <UNPREDICTABLE>
    9bf0:	teqlt	r3, pc, lsl #22
    9bf4:	ldmdbge	sl, {r0, r1, r2, r3, fp, ip, pc}
    9bf8:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bfc:			; <UNDEFINED> instruction: 0xf0402800
    9c00:	ldmdavs	sl!, {r1, r3, r4, r5, r6, r7, pc}^
    9c04:			; <UNDEFINED> instruction: 0xf0002a00
    9c08:	ldmibmi	r8, {r1, r2, r4, r5, r7, pc}
    9c0c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    9c10:			; <UNDEFINED> instruction: 0xf93af7ff
    9c14:			; <UNDEFINED> instruction: 0xf0402800
    9c18:	strcs	r8, [r1, #-174]	; 0xffffff52
    9c1c:			; <UNDEFINED> instruction: 0xf8dfe787
    9c20:	ldrbtmi	r9, [r9], #592	; 0x250
    9c24:			; <UNDEFINED> instruction: 0xf04fe664
    9c28:			; <UNDEFINED> instruction: 0xf8cd0901
    9c2c:			; <UNDEFINED> instruction: 0xf1ba9058
    9c30:			; <UNDEFINED> instruction: 0xf43f0f00
    9c34:			; <UNDEFINED> instruction: 0x4650ae53
    9c38:	stc	7, cr15, [r8], {252}	; 0xfc
    9c3c:			; <UNDEFINED> instruction: 0xf47f2800
    9c40:			; <UNDEFINED> instruction: 0xf8cdae4d
    9c44:	pkhtb	r9, r3, ip, asr #32
    9c48:			; <UNDEFINED> instruction: 0xf7ff4640
    9c4c:	str	pc, [pc, pc, ror #20]
    9c50:	tstls	r7, #67108864	; 0x4000000
    9c54:	svceq	0x0000f1b9
    9c58:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {3}
    9c5c:	blge	5c3568 <_dbus_user_database_lock_system@plt+0x5bcf3c>
    9c60:	andcs	sl, r2, r8, lsl sl
    9c64:	ldmib	sp, {r9, ip, pc}^
    9c68:			; <UNDEFINED> instruction: 0xf7fb121b
    9c6c:	strmi	lr, [r3], -r0, asr #24
    9c70:			; <UNDEFINED> instruction: 0x469b4658
    9c74:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    9c78:	svccc	0x00fff1bb
    9c7c:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    9c80:	stc	7, cr15, [sl], {252}	; 0xfc
    9c84:			; <UNDEFINED> instruction: 0xf8d046aa
    9c88:	stmdals	r9, {ip, pc}
    9c8c:			; <UNDEFINED> instruction: 0xf7ff4649
    9c90:	strbt	pc, [sl], -r7, asr #18	; <UNPREDICTABLE>
    9c94:	ldrsbgt	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    9c98:			; <UNDEFINED> instruction: 0xe63d44fc
    9c9c:	ldrbtmi	r4, [r9], #-2422	; 0xfffff68a
    9ca0:	ldmdami	r6!, {r2, r4, r5, r9, sl, sp, lr, pc}^
    9ca4:			; <UNDEFINED> instruction: 0xe63c4478
    9ca8:	bls	49ca84 <_dbus_user_database_lock_system@plt+0x496458>
    9cac:	stmdals	r9, {r0, r2, r4, r5, r6, r8, fp, lr}
    9cb0:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    9cb4:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    9cb8:	blmi	1d039c4 <_dbus_user_database_lock_system@plt+0x1cfd398>
    9cbc:	movwls	r4, #54395	; 0xd47b
    9cc0:	bmi	1cc3644 <_dbus_user_database_lock_system@plt+0x1cbd018>
    9cc4:	ldmdbmi	r2!, {r3, r4, r6, r9, sl, lr}^
    9cc8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9ccc:			; <UNDEFINED> instruction: 0xf8dcf7ff
    9cd0:	adcle	r2, r2, r0, lsl #16
    9cd4:	teqlt	fp, lr, lsl #22
    9cd8:	ldrbmi	r4, [r8], -lr, ror #18
    9cdc:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
    9ce0:			; <UNDEFINED> instruction: 0xf8d2f7ff
    9ce4:	addsle	r2, r8, r0, lsl #16
    9ce8:			; <UNDEFINED> instruction: 0xb12b9b0f
    9cec:	ldmdbge	sl, {r0, r1, r2, r3, fp, ip, pc}
    9cf0:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9cf4:	cmnle	r2, r0, lsl #16
    9cf8:	teqlt	r2, sl, ror r8
    9cfc:	ldrbmi	r4, [r8], -r6, ror #18
    9d00:			; <UNDEFINED> instruction: 0xf7ff4479
    9d04:	stmdacs	r0, {r0, r6, r7, fp, ip, sp, lr, pc}
    9d08:	smlawblt	ip, r7, r0, sp
    9d0c:			; <UNDEFINED> instruction: 0x4620a91a
    9d10:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d14:	cmple	fp, r0, lsl #16
    9d18:	cmplt	r3, r4, lsl fp
    9d1c:			; <UNDEFINED> instruction: 0x4658495f
    9d20:	ldrbtmi	r9, [r9], #-2580	; 0xfffff5ec
    9d24:			; <UNDEFINED> instruction: 0xf8b0f7ff
    9d28:			; <UNDEFINED> instruction: 0xf43f2800
    9d2c:			; <UNDEFINED> instruction: 0xf1b9af76
    9d30:	tstle	r4, r0, lsl #30
    9d34:	svceq	0x0000f1ba
    9d38:	ldrbmi	sp, [r0], -fp
    9d3c:	bl	1547d30 <_dbus_user_database_lock_system@plt+0x1541704>
    9d40:	ldrbtmi	r4, [r9], #-2391	; 0xfffff6a9
    9d44:	ldrbmi	r4, [r8], -r2, lsl #12
    9d48:			; <UNDEFINED> instruction: 0xf89ef7ff
    9d4c:			; <UNDEFINED> instruction: 0xf43f2800
    9d50:	ldmdbls	r1, {r2, r5, r6, r8, r9, sl, fp, sp, pc}
    9d54:	ldmdals	r6, {r1, r3, r4, r6, r9, sl, lr}
    9d58:			; <UNDEFINED> instruction: 0xf984f7ff
    9d5c:			; <UNDEFINED> instruction: 0x4648e650
    9d60:	bl	10c7d54 <_dbus_user_database_lock_system@plt+0x10c1728>
    9d64:	ldrbtmi	r4, [r9], #-2383	; 0xfffff6b1
    9d68:	ldrbmi	r4, [r8], -r2, lsl #12
    9d6c:			; <UNDEFINED> instruction: 0xf88cf7ff
    9d70:	bicsle	r2, pc, r0, lsl #16
    9d74:			; <UNDEFINED> instruction: 0xf1bae751
    9d78:	tstle	r4, r0, lsl #30
    9d7c:	svceq	0x0000f1b9
    9d80:	strbmi	sp, [r8], -fp
    9d84:	bl	c47d78 <_dbus_user_database_lock_system@plt+0xc4174c>
    9d88:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    9d8c:	ldrbmi	r4, [r8], -r2, lsl #12
    9d90:			; <UNDEFINED> instruction: 0xf87af7ff
    9d94:			; <UNDEFINED> instruction: 0xf43f2800
    9d98:	ldmdbls	r1, {r6, r8, r9, sl, fp, sp, pc}
    9d9c:	ldmdals	r7, {r1, r3, r4, r6, r9, sl, lr}
    9da0:			; <UNDEFINED> instruction: 0xf960f7ff
    9da4:			; <UNDEFINED> instruction: 0x4650e630
    9da8:	bl	7c7d9c <_dbus_user_database_lock_system@plt+0x7c1770>
    9dac:	ldrbtmi	r4, [r9], #-2367	; 0xfffff6c1
    9db0:	ldrbmi	r4, [r8], -r2, lsl #12
    9db4:			; <UNDEFINED> instruction: 0xf868f7ff
    9db8:	bicsle	r2, pc, r0, lsl #16
    9dbc:	ldmdbmi	ip!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    9dc0:	bls	69b728 <_dbus_user_database_lock_system@plt+0x6950fc>
    9dc4:			; <UNDEFINED> instruction: 0xf7ff4479
    9dc8:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    9dcc:			; <UNDEFINED> instruction: 0xe724d194
    9dd0:			; <UNDEFINED> instruction: 0x46584938
    9dd4:	ldrbtmi	r9, [r9], #-2586	; 0xfffff5e6
    9dd8:			; <UNDEFINED> instruction: 0xf8e6f7ff
    9ddc:	orrsle	r2, fp, r0, lsl #16
    9de0:	ldmdbmi	r5!, {r0, r1, r3, r4, r8, r9, sl, sp, lr, pc}
    9de4:	bls	69b74c <_dbus_user_database_lock_system@plt+0x695120>
    9de8:			; <UNDEFINED> instruction: 0xf7ff4479
    9dec:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9df0:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
    9df4:	ldmdbmi	r1!, {r0, r4, r8, r9, sl, sp, lr, pc}
    9df8:	bls	69b760 <_dbus_user_database_lock_system@plt+0x695134>
    9dfc:			; <UNDEFINED> instruction: 0xf7ff4479
    9e00:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    9e04:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
    9e08:			; <UNDEFINED> instruction: 0xf7fce707
    9e0c:	svclt	0x0000e91a
    9e10:	andeq	sl, r2, r4, asr #3
    9e14:	andeq	r0, r0, ip, asr #12
    9e18:	andeq	sl, r2, lr, ror #19
    9e1c:	andeq	sl, r2, r6, ror r1
    9e20:	andeq	sl, r2, r4, ror #2
    9e24:	andeq	r4, r1, r6, lsr #8
    9e28:	andeq	r4, r1, r6, lsl #8
    9e2c:	strdeq	r4, [r1], -r2
    9e30:	andeq	r4, r1, sl, asr #8
    9e34:	andeq	r4, r1, sl, asr #7
    9e38:	andeq	r4, r1, r6, lsl #23
    9e3c:	andeq	r4, r1, lr, lsr #23
    9e40:	andeq	r4, r1, r6, lsl #23
    9e44:	andeq	r4, r1, r6, ror #8
    9e48:	ldrdeq	sl, [r2], -sl	; <UNPREDICTABLE>
    9e4c:	muleq	r2, lr, r7
    9e50:	andeq	sl, r2, r2, lsr #13
    9e54:	andeq	sl, r2, ip, lsl #13
    9e58:	andeq	sl, r2, lr, asr #12
    9e5c:	andeq	r4, r1, r2, lsr #3
    9e60:	andeq	r4, r1, r4, asr #5
    9e64:	andeq	r4, r1, r2, lsr #3
    9e68:	muleq	r1, r0, r1
    9e6c:	andeq	r4, r1, r2, ror #4
    9e70:	andeq	r4, r1, r2, lsr r1
    9e74:	andeq	r4, r1, r8, ror #1
    9e78:	andeq	r4, r1, r2, ror #1
    9e7c:	ldrdeq	r4, [r1], -ip
    9e80:	andeq	r0, r0, r0, lsr r6
    9e84:	andeq	r3, r1, r2, asr r4
    9e88:	andeq	r4, r1, ip
    9e8c:	muleq	r1, r4, r1
    9e90:	muleq	r1, lr, r0
    9e94:	andeq	r4, r1, sl, ror r0
    9e98:	andeq	r4, r1, r8, ror r0
    9e9c:	andeq	r4, r1, lr, asr #2
    9ea0:	andeq	r4, r1, sl, lsr r1
    9ea4:	andeq	r4, r1, sl
    9ea8:	strdeq	r4, [r1], -r2
    9eac:	andeq	r3, r1, r2, asr #31
    9eb0:	andeq	r8, r1, r0, rrx
    9eb4:	andeq	r4, r1, lr, lsl #1
    9eb8:	andeq	r8, r1, ip, lsr r0
    9ebc:	andeq	r4, r1, r8, rrx
    9ec0:	push	{r4, r7, r8, r9, fp, lr}
    9ec4:			; <UNDEFINED> instruction: 0x460f4ff0
    9ec8:	ldrbtmi	r4, [fp], #-2447	; 0xfffff671
    9ecc:	bmi	fe3db72c <_dbus_user_database_lock_system@plt+0xfe3d5100>
    9ed0:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    9ed4:			; <UNDEFINED> instruction: 0xf8dfb08f
    9ed8:	stmpl	sl, {r3, r4, r5, r9, ip, sp, pc}
    9edc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9ee0:	strcs	r4, [r1], #-1275	; 0xfffffb05
    9ee4:	andls	r6, sp, #1179648	; 0x120000
    9ee8:	andeq	pc, r0, #79	; 0x4f
    9eec:	andls	pc, r8, sp, asr #17
    9ef0:	stmdblt	r3!, {r0, r1, sl, ip, pc}^
    9ef4:	bmi	fe1db77c <_dbus_user_database_lock_system@plt+0xfe1d5150>
    9ef8:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
    9efc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9f00:	subsmi	r9, sl, sp, lsl #22
    9f04:	rscshi	pc, ip, r0, asr #32
    9f08:	pop	{r0, r1, r2, r3, ip, sp, pc}
    9f0c:			; <UNDEFINED> instruction: 0x46808ff0
    9f10:	blx	1b45f2e <_dbus_user_database_lock_system@plt+0x1b3f902>
    9f14:	ldmib	r0, {r0, r2, r9, sl, lr}^
    9f18:			; <UNDEFINED> instruction: 0xf7fe0101
    9f1c:	strmi	pc, [r2], r3, ror #31
    9f20:	stmib	sp, {r4, r5, r6, r8, ip, sp, pc}^
    9f24:	blmi	1f1c334 <_dbus_user_database_lock_system@plt+0x1f15d08>
    9f28:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9f2c:	stmdavs	fp!, {r0, r1, r4, r5, r8, ip, sp, pc}
    9f30:	eorvs	r3, fp, r1, lsl #22
    9f34:			; <UNDEFINED> instruction: 0x4628b913
    9f38:			; <UNDEFINED> instruction: 0xf8f8f7ff
    9f3c:	ldrb	r9, [sl, r2, lsl #16]
    9f40:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    9f44:			; <UNDEFINED> instruction: 0xf7fc4648
    9f48:	ldmiblt	r8, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    9f4c:	ldrtmi	fp, [r0], -lr, lsr #2
    9f50:	b	cc7f48 <_dbus_user_database_lock_system@plt+0xcc191c>
    9f54:			; <UNDEFINED> instruction: 0xf0002800
    9f58:	blmi	1c2a1f0 <_dbus_user_database_lock_system@plt+0x1c23bc4>
    9f5c:	andls	r2, r2, #0, 4
    9f60:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9f64:	stmdavs	fp!, {r0, r1, r3, r5, r8, ip, sp, pc}
    9f68:	eorvs	r3, fp, r1, lsl #22
    9f6c:			; <UNDEFINED> instruction: 0xf0002b00
    9f70:			; <UNDEFINED> instruction: 0xf1ba8090
    9f74:	rscle	r0, r1, r0, lsl #30
    9f78:	strtmi	sl, [r0], -r9, lsl #24
    9f7c:	b	ffb47f70 <_dbus_user_database_lock_system@plt+0xffb41944>
    9f80:	ldr	r9, [r8, r2, lsl #16]!
    9f84:	ldrtmi	r6, [sl], -r9, ror #16
    9f88:			; <UNDEFINED> instruction: 0xf7fe4648
    9f8c:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9f90:	addshi	pc, r0, r0
    9f94:	bge	f4ba4 <_dbus_user_database_lock_system@plt+0xee578>
    9f98:	andls	r2, r0, #32
    9f9c:	andne	lr, r5, #3620864	; 0x374000
    9fa0:	b	fe947f94 <_dbus_user_database_lock_system@plt+0xfe941968>
    9fa4:	strbmi	r4, [r8], -r3, lsl #12
    9fa8:			; <UNDEFINED> instruction: 0xf7fb4699
    9fac:			; <UNDEFINED> instruction: 0xf1b9ead6
    9fb0:			; <UNDEFINED> instruction: 0xf0003fff
    9fb4:	stmiavs	r8!, {r0, r1, r2, r4, r7, pc}
    9fb8:	subsle	r2, r8, r0, lsl #16
    9fbc:	ldrbtmi	r4, [r9], #-2392	; 0xfffff6a8
    9fc0:	b	ff147fb8 <_dbus_user_database_lock_system@plt+0xff14198c>
    9fc4:	cmple	r2, r0, lsl #16
    9fc8:	blls	eefd8 <_dbus_user_database_lock_system@plt+0xe89ac>
    9fcc:	adcle	r2, sl, r0, lsl #22
    9fd0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9fd4:	strtmi	sl, [r0], -r9, lsl #24
    9fd8:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fdc:	adcsle	r2, r5, r0, lsl #16
    9fe0:	rsbsle	r2, ip, r0, lsl #30
    9fe4:	ldrtmi	r4, [sl], -pc, asr #18
    9fe8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9fec:			; <UNDEFINED> instruction: 0xff4cf7fe
    9ff0:	rsble	r2, lr, r0, lsl #16
    9ff4:	svceq	0x0000f1b9
    9ff8:	strbmi	sp, [r8], -sl
    9ffc:	ldmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a000:	ldrbtmi	r4, [r9], #-2377	; 0xfffff6b7
    a004:	strtmi	r4, [r0], -r2, lsl #12
    a008:			; <UNDEFINED> instruction: 0xff3ef7fe
    a00c:	rsble	r2, r0, r0, lsl #16
    a010:	strtmi	r4, [r0], -r6, asr #20
    a014:	ldrbtmi	r4, [sl], #-2374	; 0xfffff6ba
    a018:			; <UNDEFINED> instruction: 0xf7fe4479
    a01c:	stmdacs	r0, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    a020:			; <UNDEFINED> instruction: 0xf1b8d057
    a024:	andle	r0, r5, r0, lsl #30
    a028:	strbmi	sl, [r0], -r4, lsl #18
    a02c:	svc	0x000cf7fb
    a030:	cmple	r6, r0, lsl #16
    a034:	teqlt	r2, sl, ror #16
    a038:			; <UNDEFINED> instruction: 0x4620493e
    a03c:			; <UNDEFINED> instruction: 0xf7fe4479
    a040:	stmdacs	r0, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    a044:	ldmdbmi	ip!, {r0, r2, r6, ip, lr, pc}
    a048:	stmdals	r2, {r1, r5, r9, sl, lr}
    a04c:			; <UNDEFINED> instruction: 0xf7ff4479
    a050:	blmi	ec807c <_dbus_user_database_lock_system@plt+0xec1a50>
    a054:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a058:	addle	r2, lr, r0, lsl #22
    a05c:	blcc	64110 <_dbus_user_database_lock_system@plt+0x5dae4>
    a060:	blcs	22114 <_dbus_user_database_lock_system@plt+0x1bae8>
    a064:	strtmi	sp, [r8], -r9, lsl #3
    a068:			; <UNDEFINED> instruction: 0xf860f7ff
    a06c:	blls	c3e88 <_dbus_user_database_lock_system@plt+0xbd85c>
    a070:			; <UNDEFINED> instruction: 0xd1aa2b00
    a074:			; <UNDEFINED> instruction: 0xf0054640
    a078:	stmdacs	r0, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    a07c:	blmi	c3e570 <_dbus_user_database_lock_system@plt+0xc37f44>
    a080:	bmi	c1b274 <_dbus_user_database_lock_system@plt+0xc14c48>
    a084:	ldmdbmi	r0!, {r4, r5, r9, sl, lr}
    a088:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    a08c:	b	ffdc8080 <_dbus_user_database_lock_system@plt+0xffdc1a54>
    a090:			; <UNDEFINED> instruction: 0x4628e79b
    a094:			; <UNDEFINED> instruction: 0xf84af7ff
    a098:	svceq	0x0000f1ba
    a09c:	svcge	0x006cf47f
    a0a0:	blmi	ac3dd8 <_dbus_user_database_lock_system@plt+0xabd7ac>
    a0a4:	stmdbmi	sl!, {r4, r5, r9, sl, lr}
    a0a8:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    a0ac:			; <UNDEFINED> instruction: 0xf7fb4479
    a0b0:	ldrb	lr, [r2, -r0, asr #25]
    a0b4:			; <UNDEFINED> instruction: 0xf7fb4648
    a0b8:			; <UNDEFINED> instruction: 0x2e00ea50
    a0bc:	svcge	0x0047f47f
    a0c0:	stmdbmi	r4!, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}
    a0c4:	bls	11b94c <_dbus_user_database_lock_system@plt+0x115320>
    a0c8:			; <UNDEFINED> instruction: 0xf7fe4479
    a0cc:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    a0d0:			; <UNDEFINED> instruction: 0xf04fd1b0
    a0d4:	vmlacs.f32	s0, s0, s2
    a0d8:	svcge	0x0039f47f
    a0dc:	svcmi	0x001ee73d
    a0e0:			; <UNDEFINED> instruction: 0xe77f447f
    a0e4:	b	16480dc <_dbus_user_database_lock_system@plt+0x1641ab0>
    a0e8:	ldrdls	pc, [r0], -r0
    a0ec:			; <UNDEFINED> instruction: 0x46494630
    a0f0:			; <UNDEFINED> instruction: 0xff16f7fe
    a0f4:	strbmi	lr, [r0], -lr, ror #14
    a0f8:	stc2	0, cr15, [r0, #-20]!	; 0xffffffec
    a0fc:	strb	r4, [r0, r3, lsl #12]
    a100:	svc	0x009ef7fb
    a104:	andeq	sl, r2, lr, lsl r3
    a108:	ldrdeq	r9, [r2], -r0
    a10c:	andeq	r0, r0, ip, asr #12
    a110:	andeq	r9, r2, r0, asr #21
    a114:	andeq	r9, r2, r6, lsr #21
    a118:	andeq	sl, r2, r0, asr #5
    a11c:	andeq	sl, r2, r8, lsl #5
    a120:	andeq	r3, r1, r2, lsl sp
    a124:	andeq	r3, r1, sl, ror #26
    a128:	andeq	r3, r1, lr, ror #26
    a12c:			; <UNDEFINED> instruction: 0x00013ebe
    a130:	andeq	r3, r1, r0, asr sp
    a134:	andeq	r3, r1, ip, lsr sp
    a138:	andeq	r3, r1, r8, lsl #29
    a13c:	muleq	r2, r4, r1
    a140:	andeq	r3, r1, ip, lsr ip
    a144:	andeq	r3, r1, r8, lsl #28
    a148:	andeq	r3, r1, r2, lsr #25
    a14c:	andeq	r0, r0, r0, lsr r6
    a150:	andeq	r3, r1, r8, asr r0
    a154:	andeq	r7, r1, ip, asr sp
    a158:	andeq	r3, r1, r8, ror #23
    a15c:	strcs	fp, [r3], #-1392	; 0xfffffa90
    a160:			; <UNDEFINED> instruction: 0xf7fc4605
    a164:			; <UNDEFINED> instruction: 0x4620e83a
    a168:			; <UNDEFINED> instruction: 0xf7fc3401
    a16c:			; <UNDEFINED> instruction: 0x2c2ae900
    a170:			; <UNDEFINED> instruction: 0x211dd1f9
    a174:			; <UNDEFINED> instruction: 0xf7fc2001
    a178:	stmdblt	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
    a17c:			; <UNDEFINED> instruction: 0xf7fbbd70
    a180:	bmi	385228 <_dbus_user_database_lock_system@plt+0x37ebfc>
    a184:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a188:	ble	ffde21d0 <_dbus_user_database_lock_system@plt+0xffddbba4>
    a18c:	b	148184 <_dbus_user_database_lock_system@plt+0x141b58>
    a190:			; <UNDEFINED> instruction: 0xf1a06800
    a194:			; <UNDEFINED> instruction: 0xf023035d
    a198:	blcs	adb0 <_dbus_user_database_lock_system@plt+0x4784>
    a19c:	ldmdacs	r6, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a1a0:			; <UNDEFINED> instruction: 0xf7fbd0ec
    a1a4:	bmi	186104 <_dbus_user_database_lock_system@plt+0x17fad8>
    a1a8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    a1ac:	strtmi	r4, [r8], -r3, lsl #12
    a1b0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a1b4:	ldcllt	0, cr15, [lr], {0}
    a1b8:	andeq	r9, r2, r0, lsl #29
    a1bc:	andeq	r3, r1, r6, lsr sp
    a1c0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    a1c4:	b	102422c <_dbus_user_database_lock_system@plt+0x101dc00>
    a1c8:	ldrbmi	r7, [r0, -r0, ror #1]!
    a1cc:	andeq	r9, r2, r2, asr #28
    a1d0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    a1d4:			; <UNDEFINED> instruction: 0xf7fc6818
    a1d8:	svclt	0x0000b86d
    a1dc:	andeq	r9, r2, r2, lsr lr
    a1e0:	blmi	13dcb20 <_dbus_user_database_lock_system@plt+0x13d64f4>
    a1e4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    a1e8:	strmi	fp, [r5], -sp, lsl #1
    a1ec:	strmi	sl, [lr], -r7, lsl #16
    a1f0:	strtmi	r9, [r9], -r2
    a1f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a1f8:			; <UNDEFINED> instruction: 0xf04f930b
    a1fc:			; <UNDEFINED> instruction: 0xf7fb0300
    a200:	stmdals	r2, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    a204:	stmdbge	r5, {r1, r2, r9, fp, sp, pc}
    a208:	blx	17c6256 <_dbus_user_database_lock_system@plt+0x17bfc2a>
    a20c:			; <UNDEFINED> instruction: 0xf7fbb358
    a210:	strmi	lr, [r4], -r4, lsr #21
    a214:	strcs	fp, [r1], #-344	; 0xfffffea8
    a218:	blmi	105cb28 <_dbus_user_database_lock_system@plt+0x10564fc>
    a21c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a220:	blls	2e4290 <_dbus_user_database_lock_system@plt+0x2ddc64>
    a224:	qdsuble	r4, sl, ip
    a228:	andlt	r4, sp, r0, lsr #12
    a22c:			; <UNDEFINED> instruction: 0x211dbdf0
    a230:			; <UNDEFINED> instruction: 0xf7fc2002
    a234:	strmi	lr, [r5], -lr, asr #17
    a238:			; <UNDEFINED> instruction: 0xf7fc2030
    a23c:	stmiblt	r5!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}^
    a240:	ldrdeq	lr, [r5, -sp]
    a244:			; <UNDEFINED> instruction: 0xf7fb2201
    a248:	strmi	lr, [r5], -r6, lsr #23
    a24c:	rscle	r2, r2, r0, lsl #16
    a250:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a254:	strmi	r3, [r7], -r7, lsl #10
    a258:	stccs	8, cr6, [r3, #-0]
    a25c:	ldm	pc, {r0, r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a260:	cmpcc	r2, r5	; <UNPREDICTABLE>
    a264:	bmi	c0eaf8 <_dbus_user_database_lock_system@plt+0xc084cc>
    a268:	ldmdbmi	r0!, {r2, r9, sl, lr}
    a26c:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    a270:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    a274:	b	c8268 <_dbus_user_database_lock_system@plt+0xc1c3c>
    a278:	andscs	lr, sp, #54001664	; 0x3380000
    a27c:	andcs	r2, r1, r3, lsl #2
    a280:	b	ff4c8274 <_dbus_user_database_lock_system@plt+0xff4c1c48>
    a284:			; <UNDEFINED> instruction: 0xf7fbe7dc
    a288:	blls	1c5270 <_dbus_user_database_lock_system@plt+0x1bec44>
    a28c:	andls	r9, r2, r3, lsl #6
    a290:			; <UNDEFINED> instruction: 0xf7fb6838
    a294:	bmi	9c6014 <_dbus_user_database_lock_system@plt+0x9bf9e8>
    a298:	movwne	lr, #10717	; 0x29dd
    a29c:	andls	r4, r0, sl, ror r4
    a2a0:			; <UNDEFINED> instruction: 0xf7fb4630
    a2a4:	ldr	lr, [r7, ip, ror #19]!
    a2a8:	bl	ff9c829c <_dbus_user_database_lock_system@plt+0xff9c1c70>
    a2ac:	ldmdavs	r8!, {r1, ip, pc}
    a2b0:	svc	0x004ef7fb
    a2b4:	stmdbls	r2, {r0, r1, r2, r3, r4, r9, fp, lr}
    a2b8:			; <UNDEFINED> instruction: 0x4603447a
    a2bc:			; <UNDEFINED> instruction: 0xf7fb4630
    a2c0:	sbfx	lr, lr, #19, #10
    a2c4:	bl	ff6482b8 <_dbus_user_database_lock_system@plt+0xff641c8c>
    a2c8:	movwls	r9, #15109	; 0x3b05
    a2cc:	ldmdavs	r8!, {r1, ip, pc}
    a2d0:	svc	0x003ef7fb
    a2d4:	ldmib	sp, {r3, r4, r9, fp, lr}^
    a2d8:	ldrbtmi	r1, [sl], #-770	; 0xfffffcfe
    a2dc:	ldrtmi	r9, [r0], -r0
    a2e0:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a2e4:			; <UNDEFINED> instruction: 0xf7fbe798
    a2e8:	andls	lr, r2, r8, asr #23
    a2ec:			; <UNDEFINED> instruction: 0xf7fb6838
    a2f0:	bmi	4c5fb8 <_dbus_user_database_lock_system@plt+0x4bf98c>
    a2f4:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
    a2f8:	ldrtmi	r4, [r0], -r3, lsl #12
    a2fc:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a300:			; <UNDEFINED> instruction: 0xf7fbe78a
    a304:			; <UNDEFINED> instruction: 0xf7fbee9e
    a308:	bmi	385fa0 <_dbus_user_database_lock_system@plt+0x37f974>
    a30c:	ldrbtmi	r4, [sl], #-2317	; 0xfffff6f3
    a310:			; <UNDEFINED> instruction: 0x46034479
    a314:			; <UNDEFINED> instruction: 0xf7fb4630
    a318:			; <UNDEFINED> instruction: 0xe77de9b2
    a31c:			; <UNDEFINED> instruction: 0x000297ba
    a320:	andeq	r0, r0, ip, asr #12
    a324:	andeq	r9, r2, r4, lsl #15
    a328:	andeq	r3, r1, sl, lsr #25
    a32c:			; <UNDEFINED> instruction: 0x000132b2
    a330:	andeq	r3, r1, r4, asr #25
    a334:	andeq	r3, r1, r8, asr #25
    a338:	andeq	r3, r1, lr, asr #25
    a33c:	ldrdeq	r3, [r1], -r2
    a340:	andeq	r3, r1, lr, lsr #24
    a344:	andeq	r3, r1, r4, lsl r2
    a348:	stmlt	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a34c:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    a350:			; <UNDEFINED> instruction: 0x4604447b
    a354:	ldmdavs	r9, {r3, r9, sl, lr}
    a358:	ldc	7, cr15, [sl], {251}	; 0xfb
    a35c:	pop	{r0, r5, r9, sl, lr}
    a360:	stmdavs	r3, {r4, lr}
    a364:			; <UNDEFINED> instruction: 0xf00f6b18
    a368:	svclt	0x0000bd09
    a36c:			; <UNDEFINED> instruction: 0x00029cb8
    a370:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    a374:			; <UNDEFINED> instruction: 0x4604447b
    a378:	ldmdavs	r9, {r3, r9, sl, lr}
    a37c:	stc	7, cr15, [r8], {251}	; 0xfb
    a380:	pop	{r0, r5, r9, sl, lr}
    a384:	stmdavs	r3, {r4, lr}
    a388:			; <UNDEFINED> instruction: 0xf00f6b18
    a38c:	svclt	0x0000bcd1
    a390:	muleq	r2, r4, ip
    a394:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    a398:			; <UNDEFINED> instruction: 0x4604447b
    a39c:	ldmdavs	r9, {r3, r9, sl, lr}
    a3a0:	bl	ffdc8394 <_dbus_user_database_lock_system@plt+0xffdc1d68>
    a3a4:	pop	{r0, r5, r9, sl, lr}
    a3a8:	stmdavs	r3, {r4, lr}
    a3ac:			; <UNDEFINED> instruction: 0xf00f6b18
    a3b0:	svclt	0x0000bc6d
    a3b4:	andeq	r9, r2, r0, ror ip
    a3b8:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    a3bc:			; <UNDEFINED> instruction: 0x4604447b
    a3c0:	ldmdavs	r9, {r3, r9, sl, lr}
    a3c4:	bl	ff9483b8 <_dbus_user_database_lock_system@plt+0xff941d8c>
    a3c8:	pop	{r0, r5, r9, sl, lr}
    a3cc:	stmdavs	r3, {r4, lr}
    a3d0:			; <UNDEFINED> instruction: 0xf00f6b18
    a3d4:	svclt	0x0000bc69
    a3d8:	andeq	r9, r2, ip, asr #24
    a3dc:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    a3e0:			; <UNDEFINED> instruction: 0x4604447b
    a3e4:	ldmdavs	r9, {r3, r9, sl, lr}
    a3e8:	bl	ff4c83dc <_dbus_user_database_lock_system@plt+0xff4c1db0>
    a3ec:	pop	{r0, r5, r9, sl, lr}
    a3f0:	stmdavs	r3, {r4, lr}
    a3f4:			; <UNDEFINED> instruction: 0xf00f6b18
    a3f8:	svclt	0x0000bbe1
    a3fc:	andeq	r9, r2, r8, lsr #24
    a400:			; <UNDEFINED> instruction: 0x4614b538
    a404:			; <UNDEFINED> instruction: 0x460d6b90
    a408:	cdp2	0, 4, cr15, cr14, cr4, {0}
    a40c:	stfvsp	f3, [r1], #768	; 0x300
    a410:			; <UNDEFINED> instruction: 0xf7fb4628
    a414:			; <UNDEFINED> instruction: 0x6de1e908
    a418:			; <UNDEFINED> instruction: 0xf7fb4628
    a41c:	stcvs	12, cr14, [r1, #-576]!	; 0xfffffdc0
    a420:			; <UNDEFINED> instruction: 0xf7fb4628
    a424:	mcrvs	13, 1, lr, cr1, cr0, {5}
    a428:			; <UNDEFINED> instruction: 0xf7fb4628
    a42c:			; <UNDEFINED> instruction: 0xf894ec82
    a430:			; <UNDEFINED> instruction: 0x46281094
    a434:	biceq	pc, r0, r1, asr #7
    a438:	ldrhtmi	lr, [r8], -sp
    a43c:	stmdblt	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a440:			; <UNDEFINED> instruction: 0xf7fb4628
    a444:	strb	lr, [r2, r2, lsr #21]!
    a448:	svcmi	0x00f0e92d
    a44c:	ldrmi	fp, [r9], r9, lsl #1
    a450:	andls	r4, r1, #105472	; 0x19c00
    a454:	bmi	19f5c68 <_dbus_user_database_lock_system@plt+0x19ef63c>
    a458:	ldrtmi	r4, [r0], -r5, lsl #12
    a45c:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
    a460:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a464:			; <UNDEFINED> instruction: 0xf04f9307
    a468:			; <UNDEFINED> instruction: 0xf7fb0300
    a46c:	blmi	18c5fe4 <_dbus_user_database_lock_system@plt+0x18bf9b8>
    a470:	movwls	r4, #1147	; 0x47b
    a474:			; <UNDEFINED> instruction: 0xf0002800
    a478:			; <UNDEFINED> instruction: 0x46408097
    a47c:	cmpeq	ip, r5, lsl #2	; <UNPREDICTABLE>
    a480:			; <UNDEFINED> instruction: 0xf9e0f004
    a484:	tstlt	r8, r8, ror #24
    a488:			; <UNDEFINED> instruction: 0xff1cf00a
    a48c:			; <UNDEFINED> instruction: 0xf0044640
    a490:	blvs	fec08be4 <_dbus_user_database_lock_system@plt+0xfec025b8>
    a494:	teqlt	pc, r8, ror #8
    a498:			; <UNDEFINED> instruction: 0x46494638
    a49c:	blx	9c64ba <_dbus_user_database_lock_system@plt+0x9bfe8e>
    a4a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    a4a4:	addhi	pc, sl, r0
    a4a8:	eorseq	pc, r4, r5, lsl #2
    a4ac:	svc	0x003af7fb
    a4b0:	cmnlt	r0, #4, 12	; 0x400000
    a4b4:	ldrdge	pc, [r4, #-143]	; 0xffffff71
    a4b8:			; <UNDEFINED> instruction: 0xe01644fa
    a4bc:	bcs	30cd4 <_dbus_user_database_lock_system@plt+0x2a6a8>
    a4c0:	ldrbmi	sp, [r1], -r5, lsl #26
    a4c4:			; <UNDEFINED> instruction: 0xf7fb4630
    a4c8:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    a4cc:			; <UNDEFINED> instruction: 0x4659d052
    a4d0:			; <UNDEFINED> instruction: 0xf7fb4630
    a4d4:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
    a4d8:	ldrbmi	sp, [r8], -ip, asr #32
    a4dc:	svc	0x00c4f7fa
    a4e0:	adcmi	r6, r3, #109568	; 0x1ac00
    a4e4:	stmdavs	r4!, {r0, r1, r4, ip, lr, pc}
    a4e8:	stmiavs	r0!, {r2, r3, r7, r8, ip, sp, pc}
    a4ec:	b	fe6c84e0 <_dbus_user_database_lock_system@plt+0xfe6c1eb4>
    a4f0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a4f4:	stmdbmi	r2, {r1, r5, r6, r7, r8, ip, lr, pc}^
    a4f8:	blmi	109be20 <_dbus_user_database_lock_system@plt+0x10957f4>
    a4fc:	bls	1b6e8 <_dbus_user_database_lock_system@plt+0x150bc>
    a500:			; <UNDEFINED> instruction: 0xf7fb58d2
    a504:			; <UNDEFINED> instruction: 0x4630ea96
    a508:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a50c:	blls	82614 <_dbus_user_database_lock_system@plt+0x7bfe8>
    a510:	cmple	ip, r0, lsl #22
    a514:	msreq	CPSR_, r5, lsl #2
    a518:			; <UNDEFINED> instruction: 0xf7fb4630
    a51c:	stmdacs	r0, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    a520:			; <UNDEFINED> instruction: 0x4640d050
    a524:			; <UNDEFINED> instruction: 0xf968f004
    a528:	strbmi	r4, [r0], -r3, lsl #12
    a52c:			; <UNDEFINED> instruction: 0xf0044698
    a530:	strmi	pc, [r4], -r1, lsl #19
    a534:	bl	248528 <_dbus_user_database_lock_system@plt+0x241efc>
    a538:	svclt	0x00183c00
    a53c:	stmdacs	r0, {r0, sl, sp}
    a540:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    a544:	stccs	6, cr4, [r0], {130}	; 0x82
    a548:	stmibvs	r8!, {r0, r2, r6, r8, ip, lr, pc}^
    a54c:	svc	0x008cf7fa
    a550:	strbmi	r6, [fp], -r8, ror #23
    a554:	ldrtmi	r4, [r1], -r2, asr #12
    a558:	andsge	pc, ip, r5, asr #17
    a55c:	eorsle	r2, pc, r0, lsl #16
    a560:	stc2	7, cr15, [r4], {253}	; 0xfd
    a564:	blvs	ffa372ac <_dbus_user_database_lock_system@plt+0xffa30c80>
    a568:	ldrtmi	fp, [r0], -r0, asr #6
    a56c:			; <UNDEFINED> instruction: 0xf7fa2701
    a570:	strd	lr, [sp], -r4
    a574:	strbmi	r9, [r8], -r0, lsl #22
    a578:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
    a57c:	ldrbtmi	r5, [r9], #-2202	; 0xfffff766
    a580:	b	15c8574 <_dbus_user_database_lock_system@plt+0x15c1f48>
    a584:			; <UNDEFINED> instruction: 0xf7fa4630
    a588:	ldrbmi	lr, [r8], -r8, ror #31
    a58c:	svc	0x006cf7fa
    a590:	blmi	5dce10 <_dbus_user_database_lock_system@plt+0x5d67e4>
    a594:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a598:	blls	1e4608 <_dbus_user_database_lock_system@plt+0x1ddfdc>
    a59c:	qsuble	r4, sl, r4
    a5a0:	andlt	r4, r9, r8, lsr r6
    a5a4:	svchi	0x00f0e8bd
    a5a8:			; <UNDEFINED> instruction: 0x46074b16
    a5ac:	strbmi	r9, [r8], -r0, lsl #20
    a5b0:	ldmpl	r2, {r0, r1, r2, r4, r8, fp, lr}^
    a5b4:			; <UNDEFINED> instruction: 0xf7fb4479
    a5b8:			; <UNDEFINED> instruction: 0xe7e9ea3c
    a5bc:			; <UNDEFINED> instruction: 0xf7fa4630
    a5c0:	strb	lr, [r5, ip, asr #31]!
    a5c4:			; <UNDEFINED> instruction: 0x46484913
    a5c8:	ldrbtmi	r4, [r9], #-2830	; 0xfffff4f2
    a5cc:	bvs	a44430 <_dbus_user_database_lock_system@plt+0xa3de04>
    a5d0:	svc	0x004af7fa
    a5d4:	ldmdbmi	r0, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    a5d8:	blmi	29bf00 <_dbus_user_database_lock_system@plt+0x2958d4>
    a5dc:			; <UNDEFINED> instruction: 0xe78e4479
    a5e0:			; <UNDEFINED> instruction: 0xf7fd4628
    a5e4:	mvnvs	pc, #30464	; 0x7700
    a5e8:			; <UNDEFINED> instruction: 0xf7fbe7be
    a5ec:	svclt	0x0000ed2a
    a5f0:	andeq	r0, r0, ip, asr #12
    a5f4:	andeq	r9, r2, r2, asr #10
    a5f8:	andeq	r9, r2, r0, lsr r5
    a5fc:	andeq	r3, r1, r8, lsr fp
    a600:	andeq	r2, r1, r8, lsl #24
    a604:	andeq	r0, r0, r0, lsr r6
    a608:	andeq	r2, r1, r6, lsl #23
    a60c:	andeq	r9, r2, ip, lsl #8
    a610:	andeq	r2, r1, r0, asr fp
    a614:	andeq	r2, r1, sl, lsr fp
    a618:	andeq	r2, r1, r8, lsr #22
    a61c:	mvnsmi	lr, #737280	; 0xb4000
    a620:	addlt	r4, r3, r7, lsl #12
    a624:	strmi	r2, [sp], -r4
    a628:			; <UNDEFINED> instruction: 0x461e4690
    a62c:	bl	ff148620 <_dbus_user_database_lock_system@plt+0xff141ff4>
    a630:	ldrdls	pc, [r4], pc	; <UNPREDICTABLE>
    a634:			; <UNDEFINED> instruction: 0x460444f9
    a638:	stmdbmi	r8!, {r3, r6, r8, ip, sp, pc}
    a63c:	blmi	a1be4c <_dbus_user_database_lock_system@plt+0xa15820>
    a640:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a644:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    a648:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a64c:			; <UNDEFINED> instruction: 0x4620b970
    a650:	svc	0x000af7fa
    a654:	stmdbmi	r4!, {r0, r1, r5, r8, r9, fp, lr}
    a658:			; <UNDEFINED> instruction: 0xf8594630
    a65c:	ldrbtmi	r2, [r9], #-3
    a660:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a664:	andlt	r2, r3, r0
    a668:	mvnshi	lr, #12386304	; 0xbd0000
    a66c:	strtmi	r4, [r8], -r1, asr #12
    a670:			; <UNDEFINED> instruction: 0xf7fb6027
    a674:	tstlt	r0, #60, 30	; 0xf0
    a678:			; <UNDEFINED> instruction: 0x463a491c
    a67c:	strtmi	r2, [r8], -r0, lsl #6
    a680:	strcs	r4, [r0], #-1145	; 0xfffffb87
    a684:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    a688:	bmi	69d2f4 <_dbus_user_database_lock_system@plt+0x696cc8>
    a68c:	ldmdbmi	sl, {r3, r5, r9, sl, lr}
    a690:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    a694:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    a698:			; <UNDEFINED> instruction: 0xf7fb9401
    a69c:	cmnlt	r0, ip, asr #29
    a6a0:			; <UNDEFINED> instruction: 0x46234a16
    a6a4:			; <UNDEFINED> instruction: 0x46284916
    a6a8:	strls	r4, [r1], #-1146	; 0xfffffb86
    a6ac:	strls	r4, [r0, #-1145]	; 0xfffffb87
    a6b0:	b	4c86a4 <_dbus_user_database_lock_system@plt+0x4c2078>
    a6b4:	andcs	fp, r1, r8, lsl r1
    a6b8:	pop	{r0, r1, ip, sp, pc}
    a6bc:	blmi	26b684 <_dbus_user_database_lock_system@plt+0x265058>
    a6c0:	ldmdbmi	r0, {r4, r5, r9, sl, lr}
    a6c4:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a6c8:			; <UNDEFINED> instruction: 0xf7fb4479
    a6cc:			; <UNDEFINED> instruction: 0x2000e9b2
    a6d0:	pop	{r0, r1, ip, sp, pc}
    a6d4:	svclt	0x000083f0
    a6d8:	andeq	r9, r2, ip, ror #6
    a6dc:	andeq	r9, r2, r6, asr #19
    a6e0:			; <UNDEFINED> instruction: 0xfffffd01
    a6e4:	andeq	r0, r0, r0, lsr r6
    a6e8:	andeq	r2, r1, r6, lsr #21
    a6ec:			; <UNDEFINED> instruction: 0xfffffd7d
    a6f0:			; <UNDEFINED> instruction: 0xfffffd01
    a6f4:			; <UNDEFINED> instruction: 0xfffffd23
    a6f8:			; <UNDEFINED> instruction: 0xfffffd43
    a6fc:			; <UNDEFINED> instruction: 0xfffffca1
    a700:			; <UNDEFINED> instruction: 0xfffffcc1
    a704:	andeq	r2, r1, ip, lsr sl
    a708:	mvnsmi	lr, #737280	; 0xb4000
    a70c:	bmi	81bf70 <_dbus_user_database_lock_system@plt+0x815944>
    a710:	blmi	836924 <_dbus_user_database_lock_system@plt+0x8302f8>
    a714:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    a718:	strmi	r4, [ip], -r8, lsl #12
    a71c:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a720:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    a724:	movwls	r6, #6171	; 0x181b
    a728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a72c:	movwls	r2, #768	; 0x300
    a730:			; <UNDEFINED> instruction: 0xf892f004
    a734:	ldcvs	6, cr4, [r0], #-20	; 0xffffffec
    a738:			; <UNDEFINED> instruction: 0xf00c4629
    a73c:	orrlt	pc, r8, sp, lsr #18
    a740:	strbtmi	r4, [r9], r8, lsr #12
    a744:	b	ff5c8738 <_dbus_user_database_lock_system@plt+0xff5c210c>
    a748:	strbmi	r4, [r9], -r0, lsr #12
    a74c:			; <UNDEFINED> instruction: 0xf88cf004
    a750:	ldrtmi	fp, [r0], -r0, asr #2
    a754:			; <UNDEFINED> instruction: 0xf0064649
    a758:	strbmi	pc, [r8], -r5, lsr #30	; <UNPREDICTABLE>
    a75c:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    a760:	and	r2, r8, r1
    a764:	ldrtmi	r4, [r8], -sp, lsl #22
    a768:			; <UNDEFINED> instruction: 0xf858490d
    a76c:	ldrbtmi	r2, [r9], #-3
    a770:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a774:	bmi	2d277c <_dbus_user_database_lock_system@plt+0x2cc150>
    a778:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    a77c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a780:	subsmi	r9, sl, r1, lsl #22
    a784:	andlt	sp, r3, r2, lsl #2
    a788:	mvnshi	lr, #12386304	; 0xbd0000
    a78c:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    a790:	andeq	r9, r2, sl, lsl #5
    a794:	andeq	r0, r0, ip, asr #12
    a798:	andeq	r9, r2, lr, ror r2
    a79c:	andeq	r0, r0, r0, lsr r6
    a7a0:	muleq	r1, r6, r9
    a7a4:	andeq	r9, r2, r6, lsr #4
    a7a8:	svcmi	0x00f0e92d
    a7ac:			; <UNDEFINED> instruction: 0x4617b097
    a7b0:	movwls	r4, #43614	; 0xaa5e
    a7b4:	ldmib	sp, {r0, r4, sl, fp, sp, pc}^
    a7b8:	ldrbtmi	r5, [sl], #-2852	; 0xfffff4dc
    a7bc:			; <UNDEFINED> instruction: 0xf0854b5c
    a7c0:			; <UNDEFINED> instruction: 0xf8dd0501
    a7c4:			; <UNDEFINED> instruction: 0xf0058088
    a7c8:	ldmpl	r3, {r0, r8, sl}^
    a7cc:	svceq	0x0000f1bb
    a7d0:	strtmi	fp, [ip], ip, lsl #30
    a7d4:	stceq	0, cr15, [r0], {79}	; 0x4f
    a7d8:	ldmib	sp, {r0, r9, sp}^
    a7dc:	ldmdavs	fp, {r5, r8, fp, ip, lr}
    a7e0:			; <UNDEFINED> instruction: 0xf04f9315
    a7e4:	movwcs	r0, #768	; 0x300
    a7e8:	tstls	r1, #163	; 0xa3
    a7ec:	rscvs	r6, r3, r3, rrx
    a7f0:	subcs	pc, ip, sp, lsl #17
    a7f4:	svceq	0x0000f1bc
    a7f8:	pkhtbmi	sp, r2, ip, asr #2
    a7fc:			; <UNDEFINED> instruction: 0xf1b9460e
    a800:	rsble	r0, r2, r0, lsl #30
    a804:			; <UNDEFINED> instruction: 0xf0054648
    a808:			; <UNDEFINED> instruction: 0x4602f999
    a80c:	andls	r4, sp, #72, 12	; 0x4800000
    a810:	cdp2	0, 1, cr15, cr12, cr4, {0}
    a814:			; <UNDEFINED> instruction: 0xf1b8900e
    a818:	subsle	r0, pc, r0, lsl #30
    a81c:			; <UNDEFINED> instruction: 0xf0044640
    a820:	andls	pc, pc, r5, lsl lr	; <UNPREDICTABLE>
    a824:			; <UNDEFINED> instruction: 0xf7fb4628
    a828:			; <UNDEFINED> instruction: 0xf7faedce
    a82c:	strmi	lr, [r2], -lr, asr #28
    a830:	andls	r4, fp, #40, 12	; 0x2800000
    a834:	stc	7, cr15, [r2, #1004]	; 0x3ec
    a838:	stmdacs	r0, {r7, r9, sl, lr}
    a83c:			; <UNDEFINED> instruction: 0x4628d052
    a840:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a844:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a848:			; <UNDEFINED> instruction: 0x4628d055
    a84c:	mcr	7, 3, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    a850:	stmdacs	r0, {r1, r9, sl, lr}
    a854:			; <UNDEFINED> instruction: 0x4628d058
    a858:			; <UNDEFINED> instruction: 0xf7fb920c
    a85c:	bls	34602c <_dbus_user_database_lock_system@plt+0x33fa00>
    a860:	subsle	r2, sl, r0, lsl #16
    a864:	andls	lr, r5, #3358720	; 0x334000
    a868:	bls	39c134 <_dbus_user_database_lock_system@plt+0x395b08>
    a86c:	andls	r9, r8, pc, lsl #22
    a870:	bls	36f084 <_dbus_user_database_lock_system@plt+0x368a58>
    a874:	movwls	r9, #38947	; 0x9823
    a878:	andls	r4, r2, #61865984	; 0x3b00000
    a87c:	andls	r9, r7, fp, lsl #20
    a880:			; <UNDEFINED> instruction: 0xf8cd4620
    a884:	andls	r8, r1, #16
    a888:	andls	r9, r0, #40960	; 0xa000
    a88c:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
    a890:	mrc	7, 7, APSR_nzcv, cr4, cr10, {7}
    a894:	cmplt	fp, r4, lsr #22
    a898:	ldrdcs	pc, [r0], -sl
    a89c:	bcs	314ec <_dbus_user_database_lock_system@plt+0x2aec0>
    a8a0:	stmdbmi	r5!, {r1, r2, r3, r4, r5, ip, lr, pc}
    a8a4:	ldrbtmi	r2, [r9], #-2
    a8a8:	ldcl	7, cr15, [r8], #1004	; 0x3ec
    a8ac:			; <UNDEFINED> instruction: 0x46204659
    a8b0:	ldcl	7, cr15, [r8], #-1004	; 0xfffffc14
    a8b4:	blmi	79d140 <_dbus_user_database_lock_system@plt+0x796b14>
    a8b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a8bc:	blls	56492c <_dbus_user_database_lock_system@plt+0x55e300>
    a8c0:	teqle	r0, sl, asr r0
    a8c4:	pop	{r0, r1, r2, r4, ip, sp, pc}
    a8c8:	blmi	76e890 <_dbus_user_database_lock_system@plt+0x768264>
    a8cc:	movwls	r4, #58491	; 0xe47b
    a8d0:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    a8d4:			; <UNDEFINED> instruction: 0xf1b8930d
    a8d8:	orrsle	r0, pc, r0, lsl #30
    a8dc:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    a8e0:	ldr	r9, [pc, pc, lsl #6]
    a8e4:			; <UNDEFINED> instruction: 0xf8df4628
    a8e8:			; <UNDEFINED> instruction: 0xf7fb8064
    a8ec:	ldrbtmi	lr, [r8], #2240	; 0x8c0
    a8f0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a8f4:	strtmi	sp, [r8], -r9, lsr #3
    a8f8:	ldrsbls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a8fc:	mrc	7, 0, APSR_nzcv, cr4, cr10, {7}
    a900:			; <UNDEFINED> instruction: 0x460244f9
    a904:			; <UNDEFINED> instruction: 0xd1a62800
    a908:			; <UNDEFINED> instruction: 0x46284a12
    a90c:	andls	r4, ip, #2046820352	; 0x7a000000
    a910:	ldc	7, cr15, [r6, #1004]	; 0x3ec
    a914:	stmdacs	r0, {r2, r3, r9, fp, ip, pc}
    a918:	stmdami	pc, {r2, r5, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    a91c:			; <UNDEFINED> instruction: 0xe7a14478
    a920:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
    a924:			; <UNDEFINED> instruction: 0xf7fbe7bd
    a928:	svclt	0x0000eb8c
    a92c:	andeq	r9, r2, r6, ror #3
    a930:	andeq	r0, r0, ip, asr #12
    a934:	andeq	r3, r1, lr, ror #14
    a938:	ldrdeq	r3, [r1], -lr
    a93c:	andeq	r9, r2, r8, ror #1
    a940:	andeq	r3, r1, r8, lsr #14
    a944:	andeq	r3, r1, lr, lsr #9
    a948:	andeq	r3, r1, r6, ror r4
    a94c:	muleq	r1, r2, r4
    a950:	andeq	r3, r1, r0, lsl #9
    a954:	andeq	r3, r1, r4, ror r4
    a958:	andeq	r2, r1, r8, lsr pc
    a95c:	andeq	r5, r1, r6, lsl #31
    a960:			; <UNDEFINED> instruction: 0xf7fa3004
    a964:	svclt	0x0000bf11
    a968:	mvnsmi	lr, sp, lsr #18
    a96c:	addlt	r4, r2, r6, lsl #12
    a970:			; <UNDEFINED> instruction: 0xf7fb3034
    a974:			; <UNDEFINED> instruction: 0xf04fea98
    a978:	strmi	r0, [r4], -r0, lsl #16
    a97c:	stmiavs	r5!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}
    a980:			; <UNDEFINED> instruction: 0xb1bd4628
    a984:	mrc	7, 0, APSR_nzcv, cr4, cr11, {7}
    a988:	ldrmi	r2, [sl], -r0, lsl #6
    a98c:			; <UNDEFINED> instruction: 0x46074619
    a990:	cmnlt	pc, r8, lsr #12
    a994:	stmdavs	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    a998:	stcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    a99c:	ldrmi	r2, [sl], -r0, lsl #6
    a9a0:			; <UNDEFINED> instruction: 0x46284619
    a9a4:	andhi	pc, r4, sp, asr #17
    a9a8:			; <UNDEFINED> instruction: 0xf7fb9600
    a9ac:			; <UNDEFINED> instruction: 0x4628e896
    a9b0:	bl	fe4c89a4 <_dbus_user_database_lock_system@plt+0xfe4c2378>
    a9b4:	blvs	1ce4b4c <_dbus_user_database_lock_system@plt+0x1cde520>
    a9b8:			; <UNDEFINED> instruction: 0xd1df429c
    a9bc:	pop	{r1, ip, sp, pc}
    a9c0:	svclt	0x000081f0
    a9c4:	blmi	f5d2bc <_dbus_user_database_lock_system@plt+0xf56c90>
    a9c8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    a9cc:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    a9d0:	ldmdavs	fp, {r3, r7, ip, sp, pc}
    a9d4:			; <UNDEFINED> instruction: 0xf04f9307
    a9d8:			; <UNDEFINED> instruction: 0xf7ff0300
    a9dc:	blvs	fea4a8f8 <_dbus_user_database_lock_system@plt+0xfea442cc>
    a9e0:			; <UNDEFINED> instruction: 0xf005b118
    a9e4:	movwcs	pc, #3115	; 0xc2b	; <UNPREDICTABLE>
    a9e8:	stcvs	3, cr6, [r8], #-684	; 0xfffffd54
    a9ec:			; <UNDEFINED> instruction: 0xf00bb118
    a9f0:	movwcs	pc, #3905	; 0xf41	; <UNPREDICTABLE>
    a9f4:	blvs	ffa23aa8 <_dbus_user_database_lock_system@plt+0xffa1d47c>
    a9f8:			; <UNDEFINED> instruction: 0xf7fdb118
    a9fc:	movwcs	pc, #2777	; 0xad9	; <UNPREDICTABLE>
    aa00:			; <UNDEFINED> instruction: 0xf10563eb
    aa04:			; <UNDEFINED> instruction: 0x46300634
    aa08:	b	13489fc <_dbus_user_database_lock_system@plt+0x13423d0>
    aa0c:	teqlt	r4, r4, lsl #12
    aa10:			; <UNDEFINED> instruction: 0xf7fb68a0
    aa14:	stmdavs	r4!, {r2, r3, r7, r8, r9, fp, sp, lr, pc}^
    aa18:	addsmi	r6, ip, #109568	; 0x1ac00
    aa1c:			; <UNDEFINED> instruction: 0x4630d1f7
    aa20:	stc	7, cr15, [sl], #1004	; 0x3ec
    aa24:	tstlt	r8, r8, ror #24
    aa28:	mcrr2	0, 0, pc, ip, cr10	; <UNPREDICTABLE>
    aa2c:	strbtvs	r2, [fp], #-768	; 0xfffffd00
    aa30:	tstlt	r8, r8, lsr #22
    aa34:			; <UNDEFINED> instruction: 0xf8bcf00f
    aa38:			; <UNDEFINED> instruction: 0x632b2300
    aa3c:	tstlt	r8, r8, lsr #25
    aa40:			; <UNDEFINED> instruction: 0xff64f00d
    aa44:	strtvs	r2, [fp], #768	; 0x300
    aa48:			; <UNDEFINED> instruction: 0xf7fa6968
    aa4c:	bvs	ffa45e8c <_dbus_user_database_lock_system@plt+0xffa3f860>
    aa50:	stc	7, cr15, [sl, #-1000]	; 0xfffffc18
    aa54:			; <UNDEFINED> instruction: 0xf7fa69a8
    aa58:	bvs	a45e80 <_dbus_user_database_lock_system@plt+0xa3f854>
    aa5c:	stc	7, cr15, [r4, #-1000]	; 0xfffffc18
    aa60:			; <UNDEFINED> instruction: 0xf7fa6aa8
    aa64:	stmibvs	r8!, {r1, r8, sl, fp, sp, lr, pc}^
    aa68:	ldcl	7, cr15, [lr], #1000	; 0x3e8
    aa6c:	cmplt	r1, r9, ror #20
    aa70:	andls	sl, r1, r3, lsl #16
    aa74:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa78:	tstcs	r0, r1, lsl #16
    aa7c:	stmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa80:			; <UNDEFINED> instruction: 0xf7fa6a68
    aa84:			; <UNDEFINED> instruction: 0xf8d5ecf2
    aa88:	swplt	r0, r0, [r8]
    aa8c:	blx	1f46ad4 <_dbus_user_database_lock_system@plt+0x1f404a8>
    aa90:			; <UNDEFINED> instruction: 0xf7fa4628
    aa94:	stmdami	sl, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    aa98:			; <UNDEFINED> instruction: 0xf7fb4478
    aa9c:	bmi	284f6c <_dbus_user_database_lock_system@plt+0x27e940>
    aaa0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    aaa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aaa8:	subsmi	r9, sl, r7, lsl #22
    aaac:	andlt	sp, r8, r1, lsl #2
    aab0:			; <UNDEFINED> instruction: 0xf7fbbd70
    aab4:	svclt	0x0000eac6
    aab8:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    aabc:	andeq	r0, r0, ip, asr #12
    aac0:	andeq	r9, r2, r0, ror r5
    aac4:	strdeq	r8, [r2], -lr
    aac8:	andcc	r6, r1, #131072	; 0x20000
    aacc:	ldrbmi	r6, [r0, -r2]!
    aad0:	blcc	64ae4 <_dbus_user_database_lock_system@plt+0x5e4b8>
    aad4:	tstlt	r3, r3
    aad8:			; <UNDEFINED> instruction: 0xe7734770
    aadc:	ldrbmi	r6, [r0, -r0, lsl #19]!
    aae0:	ldrbmi	r6, [r0, -r0, lsl #20]!
    aae4:	ldrbmi	r6, [r0, -r0, asr #19]!
    aae8:	umullseq	pc, r4, r0, r8	; <UNPREDICTABLE>
    aaec:	andne	pc, r0, r0, asr #7
    aaf0:	svclt	0x00004770
    aaf4:	ldrbmi	r6, [r0, -r0, lsl #24]!
    aaf8:	ldrbmi	r6, [r0, -r0, lsl #23]!
    aafc:	ldrbmi	r6, [r0, -r0, asr #23]!
    ab00:	ldrbmi	r6, [r0, -r0, lsl #25]!
    ab04:	ldrbmi	r6, [r0, -r0, lsl #22]!
    ab08:			; <UNDEFINED> instruction: 0xf00a6c40
    ab0c:	svclt	0x0000bbe1
    ab10:			; <UNDEFINED> instruction: 0xf00a6c40
    ab14:	svclt	0x0000bc19
    ab18:	ldrbmi	r6, [r0, -r0, asr #24]!
    ab1c:			; <UNDEFINED> instruction: 0xf00a6c40
    ab20:	svclt	0x0000bd37
    ab24:	ldrbmi	r6, [r0, -r0, asr #28]!
    ab28:	ldrbmi	r6, [r0, -r0, lsl #29]!
    ab2c:	ldrbmi	r6, [r0, -r0, asr #29]!
    ab30:	ldrbmi	r6, [r0, -r0, lsl #30]!
    ab34:	ldrbmi	r6, [r0, -r0, asr #30]!
    ab38:	ldrbmi	r6, [r0, -r0, lsl #31]!
    ab3c:	ldrbmi	r6, [r0, -r0, asr #31]!
    ab40:	ldrdeq	pc, [r0], r0
    ab44:	svclt	0x00004770
    ab48:	ldrdeq	pc, [r4], r0
    ab4c:	svclt	0x00004770
    ab50:	ldrdeq	pc, [r8], r0
    ab54:	svclt	0x00004770
    ab58:	ldrdeq	pc, [ip], r0
    ab5c:	svclt	0x00004770
    ab60:			; <UNDEFINED> instruction: 0x0090f8d0
    ab64:	svclt	0x00004770
    ab68:	umullseq	pc, r4, r0, r8	; <UNPREDICTABLE>
    ab6c:	subeq	pc, r0, r0, asr #7
    ab70:	svclt	0x00004770
    ab74:	ldrblt	fp, [r0, #1036]!	; 0x40c
    ab78:	addlt	r4, r7, r4, lsl #12
    ab7c:	ldmdami	pc, {r0, r1, r6, r7, r9, fp, sp, lr}	; <UNPREDICTABLE>
    ab80:	strmi	sl, [lr], -ip, lsl #20
    ab84:	ldrbtmi	r4, [r8], #-2334	; 0xfffff6e2
    ab88:	blvc	148cd8 <_dbus_user_database_lock_system@plt+0x1426ac>
    ab8c:	stmdavs	r9, {r0, r6, fp, ip, lr}
    ab90:			; <UNDEFINED> instruction: 0xf04f9105
    ab94:	andls	r0, r0, #0, 2
    ab98:	stfged	f3, [r1, #-844]	; 0xfffffcb4
    ab9c:			; <UNDEFINED> instruction: 0xf7fb4628
    aba0:	stmdblt	r0!, {r1, r6, r8, r9, fp, sp, lr, pc}^
    aba4:	blmi	59d408 <_dbus_user_database_lock_system@plt+0x596ddc>
    aba8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    abac:	blls	164c1c <_dbus_user_database_lock_system@plt+0x15e5f0>
    abb0:	qsuble	r4, sl, r0
    abb4:	pop	{r0, r1, r2, ip, sp, pc}
    abb8:	strdlt	r4, [r2], -r0
    abbc:	bvs	ff85c984 <_dbus_user_database_lock_system@plt+0xff856358>
    abc0:			; <UNDEFINED> instruction: 0xf7fa4628
    abc4:	stmdblt	r0, {r5, r9, sl, fp, sp, lr, pc}^
    abc8:			; <UNDEFINED> instruction: 0xf7fa4628
    abcc:	strb	lr, [r9, r6, asr #25]!
    abd0:			; <UNDEFINED> instruction: 0x46304639
    abd4:	stc	7, cr15, [sl, #1000]	; 0x3e8
    abd8:	bls	44b70 <_dbus_user_database_lock_system@plt+0x3e544>
    abdc:			; <UNDEFINED> instruction: 0x46284639
    abe0:	ldc	7, cr15, [sl, #-1000]	; 0xfffffc18
    abe4:	rscle	r2, pc, r0, lsl #16
    abe8:	ldrtmi	r4, [r0], -r7, lsl #18
    abec:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    abf0:	bl	1548be4 <_dbus_user_database_lock_system@plt+0x15425b8>
    abf4:			; <UNDEFINED> instruction: 0xf7fbe7e8
    abf8:	svclt	0x0000ea24
    abfc:	andeq	r8, r2, sl, lsl lr
    ac00:	andeq	r0, r0, ip, asr #12
    ac04:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    ac08:	andeq	r7, r1, lr, ror #19
    ac0c:	svcmi	0x00f0e92d
    ac10:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    ac14:	strmi	r8, [r6], -r2, lsl #22
    ac18:			; <UNDEFINED> instruction: 0x273cf8df
    ac1c:			; <UNDEFINED> instruction: 0xf8df460d
    ac20:	ldrbtmi	r0, [sl], #-1852	; 0xfffff8c4
    ac24:			; <UNDEFINED> instruction: 0x9738f8df
    ac28:	ldrbtmi	fp, [r8], #-155	; 0xffffff65
    ac2c:	movwls	r4, #13561	; 0x34f9
    ac30:			; <UNDEFINED> instruction: 0x3730f8df
    ac34:	stmdalt	r6!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    ac38:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac3c:			; <UNDEFINED> instruction: 0xf04f9319
    ac40:			; <UNDEFINED> instruction: 0xf7fb0300
    ac44:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
    ac48:			; <UNDEFINED> instruction: 0x81b4f000
    ac4c:			; <UNDEFINED> instruction: 0xf7fb209c
    ac50:			; <UNDEFINED> instruction: 0x4604e8b4
    ac54:			; <UNDEFINED> instruction: 0xf0002800
    ac58:			; <UNDEFINED> instruction: 0xf04f8360
    ac5c:	strbmi	r0, [r1], -r1, lsl #20
    ac60:	blge	148d68 <_dbus_user_database_lock_system@plt+0x14273c>
    ac64:	bl	ffcc8c58 <_dbus_user_database_lock_system@plt+0xffcc262c>
    ac68:	stmdavs	r3!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
    ac6c:	eorvs	r3, r3, r1, lsl #22
    ac70:			; <UNDEFINED> instruction: 0xf0002b00
    ac74:			; <UNDEFINED> instruction: 0xf8df8087
    ac78:	strcs	r0, [r0], #-1776	; 0xfffff910
    ac7c:	stmdavs	r3, {r3, r4, r5, r6, sl, lr}
    ac80:	ble	1b15888 <_dbus_user_database_lock_system@plt+0x1b0f25c>
    ac84:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    ac88:			; <UNDEFINED> instruction: 0x36d8f8df
    ac8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ac90:	blls	664d00 <_dbus_user_database_lock_system@plt+0x65e6d4>
    ac94:			; <UNDEFINED> instruction: 0xf040405a
    ac98:			; <UNDEFINED> instruction: 0x4620833e
    ac9c:	ldc	0, cr11, [sp], #108	; 0x6c
    aca0:	pop	{r1, r8, r9, fp, pc}
    aca4:			; <UNDEFINED> instruction: 0xf1048ff0
    aca8:			; <UNDEFINED> instruction: 0x46300114
    acac:	svc	0x0020f7fa
    acb0:	subsle	r2, r7, r0, lsl #16
    acb4:			; <UNDEFINED> instruction: 0xff4ef00e
    acb8:	stmdacs	r0, {r5, r8, r9, sp, lr}
    acbc:			; <UNDEFINED> instruction: 0x4620d052
    acc0:	addsge	pc, r8, r4, asr #17
    acc4:	stc2	0, cr15, [r4, #44]!	; 0x2c
    acc8:	stmdacs	r0, {r5, sl, sp, lr}
    accc:	ldrtmi	sp, [r0], -sl, asr #32
    acd0:	andcs	r4, r0, #70254592	; 0x4300000
    acd4:			; <UNDEFINED> instruction: 0xf0004651
    acd8:			; <UNDEFINED> instruction: 0x4606ff33
    acdc:	sbcle	r2, r4, r0, lsl #16
    ace0:	nopeq	{21}
    ace4:	orrhi	pc, r9, r0
    ace8:	umullscc	pc, r4, r4, r8	; <UNPREDICTABLE>
    acec:			; <UNDEFINED> instruction: 0xf0430628
    acf0:	svclt	0x00480302
    acf4:			; <UNDEFINED> instruction: 0xf8842102
    acf8:			; <UNDEFINED> instruction: 0xf1403094
    acfc:			; <UNDEFINED> instruction: 0xf8df8195
    ad00:	ldrbtmi	r0, [r8], #-1648	; 0xfffff990
    ad04:	svc	0x0050f7fa
    ad08:	umullscc	pc, r4, r4, r8	; <UNPREDICTABLE>
    ad0c:	andne	pc, r0, #335544323	; 0x14000003
    ad10:	movwne	pc, #17250	; 0x4362	; <UNPREDICTABLE>
    ad14:	addscc	pc, r4, r4, lsl #17
    ad18:	ldrle	r0, [r7, #-1835]!	; 0xfffff8d5
    ad1c:			; <UNDEFINED> instruction: 0xf0034630
    ad20:	strmi	pc, [r2], r7, lsl #27
    ad24:	blge	377b6c <_dbus_user_database_lock_system@plt+0x371540>
    ad28:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx1
    ad2c:			; <UNDEFINED> instruction: 0x46183a10
    ad30:	mrc	7, 6, APSR_nzcv, cr8, cr10, {7}
    ad34:			; <UNDEFINED> instruction: 0xee18a911
    ad38:	andcs	r0, r0, #16, 20	; 0x10000
    ad3c:			; <UNDEFINED> instruction: 0xf96af010
    ad40:			; <UNDEFINED> instruction: 0xf8dfb330
    ad44:			; <UNDEFINED> instruction: 0x46402630
    ad48:			; <UNDEFINED> instruction: 0x162cf8df
    ad4c:	ldrbtmi	r4, [sl], #-1619	; 0xfffff9ad
    ad50:			; <UNDEFINED> instruction: 0xf7fa4479
    ad54:	mulcs	r0, r4, ip
    ad58:	bl	fe648d4c <_dbus_user_database_lock_system@plt+0xfe642720>
    ad5c:			; <UNDEFINED> instruction: 0xf7fae149
    ad60:			; <UNDEFINED> instruction: 0xe78fefd0
    ad64:			; <UNDEFINED> instruction: 0x3614f8df
    ad68:			; <UNDEFINED> instruction: 0xf8df4640
    ad6c:			; <UNDEFINED> instruction: 0xf8591614
    ad70:	ldrbtmi	r2, [r9], #-3
    ad74:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    ad78:	blcc	64e0c <_dbus_user_database_lock_system@plt+0x5e7e0>
    ad7c:	blcs	22e10 <_dbus_user_database_lock_system@plt+0x1c7e4>
    ad80:	svcge	0x0079f47f
    ad84:			; <UNDEFINED> instruction: 0xf7ff4620
    ad88:			; <UNDEFINED> instruction: 0xe774fe1d
    ad8c:	beq	46ed0 <_dbus_user_database_lock_system@plt+0x408a4>
    ad90:			; <UNDEFINED> instruction: 0xf7fa4650
    ad94:	rsbvs	lr, r0, #3488	; 0xda0
    ad98:			; <UNDEFINED> instruction: 0xf0034630
    ad9c:			; <UNDEFINED> instruction: 0xf7fafd27
    ada0:	ldrdvs	lr, [r0, r4]!
    ada4:			; <UNDEFINED> instruction: 0xf0034630
    ada8:	tstlt	r8, r1, lsr #26	; <UNPREDICTABLE>
    adac:	blcs	25440 <_dbus_user_database_lock_system@plt+0x1ee14>
    adb0:	tsthi	r2, r0	; <UNPREDICTABLE>
    adb4:			; <UNDEFINED> instruction: 0xf0034630
    adb8:	msrlt	CPSR_f, r7, lsl sp
    adbc:	mcr	7, 6, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    adc0:	stmdacs	r0, {r5, r7, r9, sp, lr}
    adc4:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    adc8:	beq	947204 <_dbus_user_database_lock_system@plt+0x940bd8>
    adcc:			; <UNDEFINED> instruction: 0xf7fb4650
    add0:	stmdacs	r0, {r1, r3, r5, r9, fp, sp, lr, pc}
    add4:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    add8:	orrslt	r6, fp, r3, lsr #19
    addc:	strne	pc, [r4, #2271]!	; 0x8df
    ade0:	movwls	r4, #17944	; 0x4618
    ade4:			; <UNDEFINED> instruction: 0xf7fb4479
    ade8:	blls	145cb8 <_dbus_user_database_lock_system@plt+0x13f68c>
    adec:			; <UNDEFINED> instruction: 0xf0002800
    adf0:			; <UNDEFINED> instruction: 0xf8df80eb
    adf4:			; <UNDEFINED> instruction: 0x46181594
    adf8:			; <UNDEFINED> instruction: 0xf7fb4479
    adfc:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    ae00:	cmphi	r4, r0	; <UNPREDICTABLE>
    ae04:	msreq	CPSR_fs, r4, lsl #2
    ae08:			; <UNDEFINED> instruction: 0xf7fa4650
    ae0c:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    ae10:	rschi	pc, r2, r0
    ae14:			; <UNDEFINED> instruction: 0xf7fa4650
    ae18:	ldrtmi	lr, [r0], -r0, lsr #23
    ae1c:	stc2l	0, cr15, [sl], #12
    ae20:			; <UNDEFINED> instruction: 0xf7fa9004
    ae24:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    ae28:			; <UNDEFINED> instruction: 0xf04fbfd8
    ae2c:	vpmax.u8	d0, d0, d0
    ae30:			; <UNDEFINED> instruction: 0xf1bb80fd
    ae34:			; <UNDEFINED> instruction: 0xf0000f00
    ae38:			; <UNDEFINED> instruction: 0xf8db81af
    ae3c:	strbmi	r0, [r1], -r0
    ae40:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae44:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    ae48:	cmphi	sl, r0	; <UNPREDICTABLE>
    ae4c:	strbmi	r4, [r3], -r1, lsl #12
    ae50:			; <UNDEFINED> instruction: 0x46204652
    ae54:	blx	ff8c8e5a <_dbus_user_database_lock_system@plt+0xff8c282e>
    ae58:			; <UNDEFINED> instruction: 0xf0002800
    ae5c:			; <UNDEFINED> instruction: 0xf1048151
    ae60:			; <UNDEFINED> instruction: 0x46590034
    ae64:	b	fe5c8e54 <_dbus_user_database_lock_system@plt+0xfe5c2828>
    ae68:			; <UNDEFINED> instruction: 0xf0002800
    ae6c:			; <UNDEFINED> instruction: 0x463080b7
    ae70:	stc2l	0, cr15, [r6], {3}
    ae74:	umullscc	pc, r4, r4, r8	; <UNPREDICTABLE>
    ae78:	ldrtmi	r4, [r0], -r2, lsl #12
    ae7c:	movweq	pc, #866	; 0x362	; <UNPREDICTABLE>
    ae80:	addscc	pc, r4, r4, lsl #17
    ae84:	stc2l	0, cr15, [r8], {3}
    ae88:	umullscc	pc, r4, r4, r8	; <UNPREDICTABLE>
    ae8c:	ldrtmi	r4, [r0], -r2, lsl #12
    ae90:	orreq	pc, r2, #-2013265919	; 0x88000001
    ae94:	addscc	pc, r4, r4, lsl #17
    ae98:	stc2l	0, cr15, [r4], {3}
    ae9c:	umullscc	pc, r4, r4, r8	; <UNPREDICTABLE>
    aea0:	ldrbmi	r4, [r0], -r2, lsl #12
    aea4:	biceq	pc, r3, #-2013265919	; 0x88000001
    aea8:	addscc	pc, r4, r4, lsl #17
    aeac:	b	ffbc8ea0 <_dbus_user_database_lock_system@plt+0xffbc2874>
    aeb0:	andcs	r4, r0, #70254592	; 0x4300000
    aeb4:			; <UNDEFINED> instruction: 0x46204631
    aeb8:	blx	ff1c8ebc <_dbus_user_database_lock_system@plt+0xff1c2890>
    aebc:			; <UNDEFINED> instruction: 0xf0002800
    aec0:			; <UNDEFINED> instruction: 0xf8df8098
    aec4:	ldrbtmi	r0, [r8], #-1224	; 0xfffffb38
    aec8:	b	ffb48ebc <_dbus_user_database_lock_system@plt+0xffb42890>
    aecc:	ldrtmi	fp, [r8], -pc, lsr #2
    aed0:	ldcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    aed4:			; <UNDEFINED> instruction: 0xf0402800
    aed8:			; <UNDEFINED> instruction: 0x46208117
    aedc:			; <UNDEFINED> instruction: 0xfff6f003
    aee0:	stmdacs	r0, {r5, r7, r8, r9, sp, lr}
    aee4:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    aee8:	ldc2l	0, cr15, [r4], {13}
    aeec:	stmdacs	r0, {r5, r7, sl, sp, lr}
    aef0:	teqhi	fp, r0	; <UNPREDICTABLE>
    aef4:			; <UNDEFINED> instruction: 0xb1206aa0
    aef8:			; <UNDEFINED> instruction: 0xff22f00f
    aefc:			; <UNDEFINED> instruction: 0xf0002800
    af00:	bvs	19eb618 <_dbus_user_database_lock_system@plt+0x19e4fec>
    af04:	ldrtmi	fp, [r9], -r7, lsr #2
    af08:			; <UNDEFINED> instruction: 0xf7faa811
    af0c:	bvs	1a066c4 <_dbus_user_database_lock_system@plt+0x1a00098>
    af10:			; <UNDEFINED> instruction: 0xf1000768
    af14:			; <UNDEFINED> instruction: 0xf89480c6
    af18:	bfieq	r3, r4, #1, #25
    af1c:	sbchi	pc, r1, r0, asr #2
    af20:	svcge	0x0011b107
    af24:			; <UNDEFINED> instruction: 0xf3c39903
    af28:	ldrtmi	r0, [r8], -r0, lsl #7
    af2c:			; <UNDEFINED> instruction: 0xf00f4642
    af30:	stmdacs	r0, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    af34:	blls	ff0b0 <_dbus_user_database_lock_system@plt+0xf8a84>
    af38:	stmdals	r3, {r0, r1, r3, r5, r8, ip, sp, pc}
    af3c:	stcl	7, cr15, [r2, #-1000]	; 0xfffffc18
    af40:			; <UNDEFINED> instruction: 0xf0402800
    af44:			; <UNDEFINED> instruction: 0xf8d481ab
    af48:	svcge	0x00112090
    af4c:	tstls	r1, #0, 6
    af50:	movwcc	lr, #6599	; 0x19c7
    af54:	movwcs	r6, #4347	; 0x10fb
    af58:	subcc	pc, ip, sp, lsl #17
    af5c:			; <UNDEFINED> instruction: 0xf0002a00
    af60:	bvs	fe82b52c <_dbus_user_database_lock_system@plt+0xfe824f00>
    af64:	strbmi	fp, [r1], -r0, lsr #2
    af68:			; <UNDEFINED> instruction: 0xf93af7ff
    af6c:	suble	r2, r0, r0, lsl #16
    af70:			; <UNDEFINED> instruction: 0xf7ff4620
    af74:			; <UNDEFINED> instruction: 0xf00af8f3
    af78:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    af7c:	mvnhi	pc, r0
    af80:			; <UNDEFINED> instruction: 0xf7fe4640
    af84:	movlt	pc, #2310144	; 0x234000
    af88:	blx	6c8f88 <_dbus_user_database_lock_system@plt+0x6c295c>
    af8c:			; <UNDEFINED> instruction: 0xf894b120
    af90:			; <UNDEFINED> instruction: 0x079b3094
    af94:			; <UNDEFINED> instruction: 0x81a2f100
    af98:	ldrtmi	r4, [r1], -r2, asr #12
    af9c:			; <UNDEFINED> instruction: 0xf7ff4620
    afa0:	teqlt	r0, #183296	; 0x2cc00	; <UNPREDICTABLE>
    afa4:			; <UNDEFINED> instruction: 0xf0024630
    afa8:	ldmmi	r9!, {r0, r6, r8, fp, ip, sp, lr, pc}^
    afac:			; <UNDEFINED> instruction: 0xf7fa4478
    afb0:	strbt	lr, [r7], -r8, lsr #29
    afb4:			; <UNDEFINED> instruction: 0x46044bf1
    afb8:			; <UNDEFINED> instruction: 0x464049f6
    afbc:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    afc0:			; <UNDEFINED> instruction: 0xf7fa4479
    afc4:			; <UNDEFINED> instruction: 0xe65ded36
    afc8:			; <UNDEFINED> instruction: 0x465049f3
    afcc:			; <UNDEFINED> instruction: 0xf7fa4479
    afd0:	stmdacs	r0, {r1, r3, r4, sl, fp, sp, lr, pc}
    afd4:	svcge	0x0016f47f
    afd8:	beq	4711c <_dbus_user_database_lock_system@plt+0x40af0>
    afdc:	strbmi	r4, [r0], -r7, ror #23
    afe0:			; <UNDEFINED> instruction: 0xf85949ee
    afe4:	ldrbtmi	r2, [r9], #-3
    afe8:	stc	7, cr15, [r2, #-1000]!	; 0xfffffc18
    afec:			; <UNDEFINED> instruction: 0xf7fb4650
    aff0:	ldrtmi	lr, [r0], -lr, asr #20
    aff4:			; <UNDEFINED> instruction: 0xf91af002
    aff8:			; <UNDEFINED> instruction: 0x0669e637
    affc:			; <UNDEFINED> instruction: 0xf894d507
    b000:			; <UNDEFINED> instruction: 0x46512094
    b004:	subeq	pc, r1, #-1946157055	; 0x8c000001
    b008:	addscs	pc, r4, r4, lsl #17
    b00c:			; <UNDEFINED> instruction: 0xf003e677
    b010:			; <UNDEFINED> instruction: 0xf894fbfd
    b014:	vqadd.u32	d19, d16, d4
    b018:			; <UNDEFINED> instruction: 0xf8840341
    b01c:			; <UNDEFINED> instruction: 0x079a3094
    b020:	tstcs	r1, r8, asr pc
    b024:	mcrge	5, 3, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    b028:	strbt	r2, [r8], -r3, lsl #2
    b02c:	addeq	r3, r0, r1
    b030:	mcr	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    b034:	stmdacs	r0, {r1, r7, r9, sl, lr}
    b038:	stmdals	r4, {r1, r2, r3, r6, r7, ip, lr, pc}
    b03c:	svc	0x0032f7fa
    b040:			; <UNDEFINED> instruction: 0xf43f2800
    b044:			; <UNDEFINED> instruction: 0xf1aaaef6
    b048:	stmdbge	sp, {r2, r9}
    b04c:	andslt	pc, ip, sp, asr #17
    b050:	bvs	446878 <_dbus_user_database_lock_system@plt+0x44024c>
    b054:			; <UNDEFINED> instruction: 0xb010f8dd
    b058:	stmib	sp, {r1, r2, r9, sl, lr}^
    b05c:	ldrmi	r5, [r7], -r5, lsl #14
    b060:	strtmi	r4, [r8], -sp, lsl #12
    b064:			; <UNDEFINED> instruction: 0xf7fa68b1
    b068:			; <UNDEFINED> instruction: 0x4628ed3e
    b06c:	mrrc	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    b070:			; <UNDEFINED> instruction: 0xf0002800
    b074:	ldmvs	r0!, {r0, r1, r4, r6, r7, pc}
    b078:	stcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    b07c:	svceq	0x0004f847
    b080:			; <UNDEFINED> instruction: 0xf0002800
    b084:	ldmdavs	r6!, {r2, r3, r4, r5, r7, pc}^
    b088:	ldrdcc	pc, [r0], -fp
    b08c:	mulle	r1, lr, r2
    b090:	mvnle	r2, r0, lsl #28
    b094:	bvs	4468fc <_dbus_user_database_lock_system@plt+0x4402d0>
    b098:			; <UNDEFINED> instruction: 0x5705e9dd
    b09c:			; <UNDEFINED> instruction: 0xb01cf8dd
    b0a0:	streq	lr, [sl, r7, asr #13]!
    b0a4:			; <UNDEFINED> instruction: 0xf894d56a
    b0a8:			; <UNDEFINED> instruction: 0xe7393094
    b0ac:	svc	0x00b6f7fa
    b0b0:	stmdacs	r0, {r2, ip, pc}
    b0b4:	ldmibmi	sl!, {r4, r7, ip, lr, pc}
    b0b8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    b0bc:	bl	fe8c90ac <_dbus_user_database_lock_system@plt+0xfe8c2a80>
    b0c0:	strmi	r9, [r2], -r4, lsl #22
    b0c4:			; <UNDEFINED> instruction: 0xf0002800
    b0c8:			; <UNDEFINED> instruction: 0x46188095
    b0cc:	movwls	r4, #18001	; 0x4651
    b0d0:	svc	0x00e0f7fa
    b0d4:	strmi	r9, [r2], -r4, lsl #22
    b0d8:			; <UNDEFINED> instruction: 0xf0002800
    b0dc:	ldmibmi	r1!, {r0, r1, r3, r7, pc}
    b0e0:	movwls	r4, #18000	; 0x4650
    b0e4:			; <UNDEFINED> instruction: 0xf7fa4479
    b0e8:	blls	145f28 <_dbus_user_database_lock_system@plt+0x13f8fc>
    b0ec:	ldrmi	r4, [r8], -r2, lsl #12
    b0f0:			; <UNDEFINED> instruction: 0xf0002a00
    b0f4:			; <UNDEFINED> instruction: 0xf7fa80de
    b0f8:			; <UNDEFINED> instruction: 0xe683ea36
    b0fc:	bvs	446964 <_dbus_user_database_lock_system@plt+0x440338>
    b100:			; <UNDEFINED> instruction: 0xf7fb4650
    b104:	ldrb	lr, [r4, -r4, asr #19]!
    b108:	beq	1147544 <_dbus_user_database_lock_system@plt+0x1140f18>
    b10c:	ldrdlt	pc, [r0], -r4	; <UNPREDICTABLE>
    b110:			; <UNDEFINED> instruction: 0xf7fb4650
    b114:	stmdacs	r0, {r3, r7, fp, sp, lr, pc}
    b118:	adchi	pc, lr, r0
    b11c:			; <UNDEFINED> instruction: 0x46504659
    b120:	bl	1c49110 <_dbus_user_database_lock_system@plt+0x1c42ae4>
    b124:	rsble	r2, sp, r0, lsl #16
    b128:			; <UNDEFINED> instruction: 0x4650499f
    b12c:			; <UNDEFINED> instruction: 0xf7fa4479
    b130:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    b134:			; <UNDEFINED> instruction: 0xf8ddd066
    b138:	andcs	fp, r0, #72	; 0x48
    b13c:			; <UNDEFINED> instruction: 0x46384651
    b140:	andhi	pc, r0, sp, asr #17
    b144:			; <UNDEFINED> instruction: 0xf7fa465b
    b148:	ldrbmi	lr, [r8, #-2484]	; 0xfffff64c
    b14c:	sbchi	pc, sp, r0
    b150:	svceq	0x0000f1b8
    b154:	strbmi	sp, [r0], -r5
    b158:	stmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b15c:			; <UNDEFINED> instruction: 0xf0002800
    b160:	ldrbmi	r8, [r0], -r5, ror #1
    b164:	ldmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b168:	blmi	fe144e7c <_dbus_user_database_lock_system@plt+0xfe13e850>
    b16c:	stmibmi	pc, {r6, r9, sl, lr}	; <UNPREDICTABLE>
    b170:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b174:			; <UNDEFINED> instruction: 0xf7fa4479
    b178:			; <UNDEFINED> instruction: 0xe73aec5c
    b17c:	svcge	0x0011b107
    b180:	ldm	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b184:	strbmi	r9, [r3], -r3, lsl #18
    b188:	ldrtmi	r4, [r8], -r2, lsl #12
    b18c:	ldc2	0, cr15, [sl], #-60	; 0xffffffc4
    b190:			; <UNDEFINED> instruction: 0xf47f2800
    b194:			; <UNDEFINED> instruction: 0xe72caed0
    b198:			; <UNDEFINED> instruction: 0xf1044630
    b19c:	movwls	r0, #21300	; 0x5334
    b1a0:	blx	9c71b6 <_dbus_user_database_lock_system@plt+0x9c0b8a>
    b1a4:	bvs	4469cc <_dbus_user_database_lock_system@plt+0x4403a0>
    b1a8:			; <UNDEFINED> instruction: 0xf7fa9004
    b1ac:	smlsdxls	r7, ip, lr, lr
    b1b0:	blvc	14592c <_dbus_user_database_lock_system@plt+0x13f300>
    b1b4:	strmi	r9, [r5], -r6, lsl #10
    b1b8:	stmiavs	r8!, {r0, r2, r3, r4, r5, r7, r8, ip, sp, pc}
    b1bc:			; <UNDEFINED> instruction: 0xf7fa4641
    b1c0:			; <UNDEFINED> instruction: 0x4606eefc
    b1c4:	addsle	r2, r9, r0, lsl #16
    b1c8:	strbmi	r4, [r3], -r1, lsl #12
    b1cc:			; <UNDEFINED> instruction: 0x46204652
    b1d0:	blx	9491d4 <_dbus_user_database_lock_system@plt+0x942ba8>
    b1d4:	addsle	r2, r1, r0, lsl #16
    b1d8:			; <UNDEFINED> instruction: 0x46584631
    b1dc:	ldm	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b1e0:	stmdavs	sp!, {r3, r5, r6, r8, ip, sp, pc}^
    b1e4:	addsmi	r6, sp, #3866624	; 0x3b0000
    b1e8:	mnf<illegal precision>z	f5, f6
    b1ec:	ldmib	sp, {r4, r9, fp, sp, lr}^
    b1f0:	ldrt	r5, [ip], -r6, lsl #14
    b1f4:			; <UNDEFINED> instruction: 0x46924618
    b1f8:	ldmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b1fc:	cfmsub32	mvax7, mvfx14, mvfx8, mvfx14
    b200:	usat	r6, #11, r0, lsl #20
    b204:			; <UNDEFINED> instruction: 0xf7fa4650
    b208:	blmi	17458b0 <_dbus_user_database_lock_system@plt+0x173f284>
    b20c:	strbmi	r4, [r0], -r8, ror #18
    b210:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b214:			; <UNDEFINED> instruction: 0xf7fa4479
    b218:	strbt	lr, [sl], ip, lsl #24
    b21c:			; <UNDEFINED> instruction: 0x9603af11
    b220:	bvs	446a88 <_dbus_user_database_lock_system@plt+0x44045c>
    b224:			; <UNDEFINED> instruction: 0xf7fa4638
    b228:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b22c:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
    b230:			; <UNDEFINED> instruction: 0xf7fb4638
    b234:	blls	105854 <_dbus_user_database_lock_system@plt+0xff228>
    b238:	teqle	lr, r0, lsl #16
    b23c:			; <UNDEFINED> instruction: 0xf7fa4638
    b240:	strb	lr, [fp], ip, lsl #19
    b244:			; <UNDEFINED> instruction: 0xf00f4638
    b248:			; <UNDEFINED> instruction: 0xf8c4fda3
    b24c:	stmdacs	r0, {r4, r7}
    b250:			; <UNDEFINED> instruction: 0x4638d054
    b254:	ldc2l	0, cr15, [r6, #60]	; 0x3c
    b258:			; <UNDEFINED> instruction: 0xf47f2800
    b25c:	ldcls	14, cr10, [r2, #-520]	; 0xfffffdf8
    b260:	bmi	151cae8 <_dbus_user_database_lock_system@plt+0x15164bc>
    b264:	blls	453670 <_dbus_user_database_lock_system@plt+0x44d044>
    b268:	strls	r4, [r0, #-1146]	; 0xfffffb86
    b26c:	stc2	7, cr15, [r2], {255}	; 0xff
    b270:			; <UNDEFINED> instruction: 0xf7fb4638
    b274:	ldrbt	lr, [r4], -r6, asr #17
    b278:	strbmi	r4, [r0], -r0, asr #22
    b27c:			; <UNDEFINED> instruction: 0xf859494e
    b280:	ldrbtmi	r2, [r9], #-3
    b284:	bl	ff549274 <_dbus_user_database_lock_system@plt+0xff542c48>
    b288:	bmi	1344d5c <_dbus_user_database_lock_system@plt+0x133e730>
    b28c:	stmdbmi	ip, {r6, r9, sl, lr}^
    b290:	ldrbtmi	r6, [sl], #-2723	; 0xfffff55d
    b294:			; <UNDEFINED> instruction: 0xf7fa4479
    b298:			; <UNDEFINED> instruction: 0xe6aae9f2
    b29c:			; <UNDEFINED> instruction: 0xf7fa9803
    b2a0:			; <UNDEFINED> instruction: 0x4601e99a
    b2a4:			; <UNDEFINED> instruction: 0xf47f2800
    b2a8:	stmdals	r3, {r1, r2, r3, r6, r9, sl, fp, sp, pc}
    b2ac:	stcl	7, cr15, [r4], #1000	; 0x3e8
    b2b0:	ldrmi	lr, [r2], r9, asr #12
    b2b4:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b2b8:	ldcls	6, cr14, [r1, #-576]	; 0xfffffdc0
    b2bc:	bmi	105cbc4 <_dbus_user_database_lock_system@plt+0x1056598>
    b2c0:	ldrbtmi	r4, [sl], #-2369	; 0xfffff6bf
    b2c4:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    b2c8:			; <UNDEFINED> instruction: 0xf7fa689b
    b2cc:			; <UNDEFINED> instruction: 0x4638e9d8
    b2d0:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b2d4:			; <UNDEFINED> instruction: 0xf7fb4650
    b2d8:	pkhtb	lr, sl, sl, asr #17
    b2dc:	tstcs	r0, fp, lsr sl
    b2e0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b2e4:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    b2e8:			; <UNDEFINED> instruction: 0x4638e656
    b2ec:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b2f0:	tstlt	r8, #1048576	; 0x100000
    b2f4:			; <UNDEFINED> instruction: 0xf7fa4650
    b2f8:	strb	lr, [lr, #2352]!	; 0x930
    b2fc:			; <UNDEFINED> instruction: 0x46209d12
    b300:	tstcs	r1, r3, lsr sl
    b304:	ldrbtmi	r9, [sl], #-2833	; 0xfffff4ef
    b308:			; <UNDEFINED> instruction: 0xf7ff9500
    b30c:			; <UNDEFINED> instruction: 0x4638fc33
    b310:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b314:			; <UNDEFINED> instruction: 0xf7fae625
    b318:	blmi	646d70 <_dbus_user_database_lock_system@plt+0x640744>
    b31c:	pushmi	{r6, r9, sl, lr}
    b320:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b324:			; <UNDEFINED> instruction: 0xf7fa4479
    b328:	strt	lr, [r4], #2948	; 0xb84
    b32c:	strbmi	r4, [r0], -sl, lsr #20
    b330:	ldrbtmi	r4, [sl], #-2346	; 0xfffff6d6
    b334:			; <UNDEFINED> instruction: 0xf7fa4479
    b338:	ldr	lr, [r2, -r2, lsr #19]
    b33c:			; <UNDEFINED> instruction: 0xf7fa4638
    b340:	bfi	lr, ip, (invalid: 25:23)
    b344:	strtmi	r4, [r0], -r6, lsr #20
    b348:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    b34c:	ldc2	7, cr15, [r2], {255}	; 0xff
    b350:			; <UNDEFINED> instruction: 0xf7fb2001
    b354:	svclt	0x0000e902
    b358:	andeq	r8, r2, lr, ror sp
    b35c:	ldrdeq	r9, [r2], -lr
    b360:	andeq	r8, r2, r4, ror sp
    b364:	andeq	r0, r0, ip, asr #12
    b368:	andeq	r9, r2, ip, lsl #7
    b36c:	andeq	r8, r2, r4, lsl sp
    b370:	andeq	r3, r1, sl, lsl #7
    b374:	andeq	r3, r1, sl, asr #6
    b378:	ldrdeq	r2, [r1], -r4
    b37c:	andeq	r0, r0, r0, lsr r6
    b380:	muleq	r1, r2, r3
    b384:	andeq	r2, r1, r8, lsl ip
    b388:	andeq	r2, r1, r0, ror #23
    b38c:	andeq	r9, r2, r2, asr #2
    b390:	andeq	r9, r2, ip, asr r0
    b394:	andeq	r2, r1, r4, asr #2
    b398:	andeq	r3, r1, ip, lsl r1
    b39c:	andeq	r2, r1, lr, lsl r1
    b3a0:	andeq	r3, r1, sl, lsr r0
    b3a4:	andeq	r3, r1, ip, lsl r0
    b3a8:	andeq	r6, r1, r8, asr #23
    b3ac:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    b3b0:	strdeq	r1, [r1], -r0
    b3b4:	andeq	r2, r1, r8, lsr #4
    b3b8:	andeq	r1, r1, r2, lsl #29
    b3bc:	andeq	r2, r1, r6, lsl #30
    b3c0:	muleq	r1, r0, r2
    b3c4:	andeq	r2, r1, r2, asr #28
    b3c8:	andeq	r2, r1, lr, asr r2
    b3cc:	andeq	r2, r1, r6, lsr #30
    b3d0:	andeq	r2, r1, sl, lsl #3
    b3d4:	andeq	r1, r1, r0, ror #27
    b3d8:	andeq	r2, r1, lr, lsr #28
    b3dc:	strdeq	r2, [r1], -r0
    b3e0:	andeq	r2, r1, sl, ror lr
    b3e4:	blmi	a5dc8c <_dbus_user_database_lock_system@plt+0xa57660>
    b3e8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    b3ec:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    b3f0:	strmi	fp, [lr], -r8, lsl #1
    b3f4:	movwls	r6, #30747	; 0x781b
    b3f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3fc:	stc	7, cr15, [r6], {250}	; 0xfa
    b400:	stmdbvs	r9!, {r0, r1, fp, sp, pc}^
    b404:			; <UNDEFINED> instruction: 0xf7fa9001
    b408:	stmdals	r1, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    b40c:	andcs	r4, r0, #53477376	; 0x3300000
    b410:			; <UNDEFINED> instruction: 0xf0002101
    b414:			; <UNDEFINED> instruction: 0x4604fb95
    b418:			; <UNDEFINED> instruction: 0x4601b358
    b41c:	andcs	r4, r1, #53477376	; 0x3300000
    b420:			; <UNDEFINED> instruction: 0xf7ff4628
    b424:	stmiblt	r8!, {r0, r4, fp, ip, sp, lr, pc}
    b428:			; <UNDEFINED> instruction: 0x46284a19
    b42c:	tstcs	r0, r3, ror r8
    b430:	strcs	r4, [r0, #-1146]	; 0xfffffb86
    b434:	blx	fe7c943a <_dbus_user_database_lock_system@plt+0xfe7c2e0e>
    b438:			; <UNDEFINED> instruction: 0xf0014620
    b43c:	bmi	58b020 <_dbus_user_database_lock_system@plt+0x5849f4>
    b440:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    b444:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b448:	subsmi	r9, sl, r7, lsl #22
    b44c:			; <UNDEFINED> instruction: 0x4628d11a
    b450:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    b454:			; <UNDEFINED> instruction: 0x46214632
    b458:			; <UNDEFINED> instruction: 0xf7ff4628
    b45c:	stmdacs	r0, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}
    b460:	bmi	37f7f0 <_dbus_user_database_lock_system@plt+0x3791c4>
    b464:	tstcs	r0, r8, lsr #12
    b468:	ldrbtmi	r2, [sl], #-1281	; 0xfffffaff
    b46c:	blx	fe0c9472 <_dbus_user_database_lock_system@plt+0xfe0c2e46>
    b470:	bmi	2c5400 <_dbus_user_database_lock_system@plt+0x2bedd4>
    b474:	ldmdavs	r3!, {r3, r5, r9, sl, lr}^
    b478:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    b47c:			; <UNDEFINED> instruction: 0xf7ff4625
    b480:			; <UNDEFINED> instruction: 0xe7dcfb79
    b484:	ldcl	7, cr15, [ip, #1000]	; 0x3e8
    b488:			; <UNDEFINED> instruction: 0x000285b8
    b48c:	andeq	r0, r0, ip, asr #12
    b490:	andeq	r2, r1, r8, lsl lr
    b494:	andeq	r8, r2, lr, asr r5
    b498:	andeq	r2, r1, r6, asr #27
    b49c:	andeq	r2, r1, lr, asr #27
    b4a0:			; <UNDEFINED> instruction: 0x4613b410
    b4a4:	strmi	r6, [r8], -r4, asr #21
    b4a8:	stmdbmi	r5, {r2, r4, r5, r8, ip, sp, pc}
    b4ac:			; <UNDEFINED> instruction: 0xf85d4622
    b4b0:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
    b4b4:	mrclt	7, 7, APSR_nzcv, cr0, cr10, {7}
    b4b8:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    b4bc:	svclt	0x0000e7f5
    b4c0:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    b4c4:	andeq	r5, r1, lr, ror #7
    b4c8:	strdlt	fp, [r7], r0
    b4cc:			; <UNDEFINED> instruction: 0xf8dfad0c
    b4d0:			; <UNDEFINED> instruction: 0x4616e078
    b4d4:			; <UNDEFINED> instruction: 0xf855ac01
    b4d8:	ldrbtmi	ip, [lr], #2820	; 0xb04
    b4dc:	ldrmi	r4, [r9], -r7, lsl #12
    b4e0:	strbtmi	r4, [r2], -r0, lsr #12
    b4e4:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b4e8:			; <UNDEFINED> instruction: 0xf85e462b
    b4ec:			; <UNDEFINED> instruction: 0xf8dcc00c
    b4f0:			; <UNDEFINED> instruction: 0xf8cdc000
    b4f4:			; <UNDEFINED> instruction: 0xf04fc014
    b4f8:			; <UNDEFINED> instruction: 0xf04f0c00
    b4fc:	strls	r0, [r0, #-3073]	; 0xfffff3ff
    b500:	adcvs	r2, r5, r0, lsl #10
    b504:	rsbvs	r9, r5, r1, lsl #10
    b508:			; <UNDEFINED> instruction: 0xf88d60e5
    b50c:			; <UNDEFINED> instruction: 0xf7fac00c
    b510:	bvs	ffec66e0 <_dbus_user_database_lock_system@plt+0xffec00b4>
    b514:	orrslt	r9, r2, r2, lsl #22
    b518:	andcs	r4, r2, sp, lsl #18
    b51c:			; <UNDEFINED> instruction: 0xf7fa4479
    b520:			; <UNDEFINED> instruction: 0x4631eebe
    b524:			; <UNDEFINED> instruction: 0xf7fa4620
    b528:	bmi	2c6e28 <_dbus_user_database_lock_system@plt+0x2c07fc>
    b52c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    b530:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b534:	subsmi	r9, sl, r5, lsl #22
    b538:	andlt	sp, r7, r4, lsl #2
    b53c:	bmi	1bad04 <_dbus_user_database_lock_system@plt+0x1b46d8>
    b540:			; <UNDEFINED> instruction: 0xe7e9447a
    b544:	ldcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    b548:	andeq	r8, r2, r6, asr #9
    b54c:	andeq	r0, r0, ip, asr #12
    b550:	andeq	r2, r1, r8, ror #22
    b554:	andeq	r8, r2, r2, ror r4
    b558:	andeq	r5, r1, r8, ror #6
    b55c:	svcmi	0x00f0e92d
    b560:			; <UNDEFINED> instruction: 0x4615b09b
    b564:	movwls	r4, #43764	; 0xaaf4
    b568:	blmi	ffd1cf7c <_dbus_user_database_lock_system@plt+0xffd16950>
    b56c:	tstls	lr, sl, ror r4
    b570:	ldmpl	r3, {r0, r2, r5, sl, fp, ip, pc}^
    b574:	ldmdavs	fp, {r2, r5, r9, sl, fp, ip, pc}
    b578:			; <UNDEFINED> instruction: 0xf04f9319
    b57c:	blls	98c184 <_dbus_user_database_lock_system@plt+0x985b58>
    b580:			; <UNDEFINED> instruction: 0xf8dd4620
    b584:	movwls	r9, #45212	; 0xb09c
    b588:	svc	0x001cf7fa
    b58c:	strtmi	r4, [r0], -r3, lsl #12
    b590:	movwls	r4, #54815	; 0xd61f
    b594:	svc	0x00daf7f9
    b598:	strtmi	r4, [r0], -r3, lsl #12
    b59c:			; <UNDEFINED> instruction: 0xf7fa930c
    b5a0:	mrcne	15, 3, lr, cr11, cr0, {2}
    b5a4:	vqdmulh.s<illegal width 8>	d2, d0, d3
    b5a8:	stccs	0, cr8, [r0, #-728]	; 0xfffffd28
    b5ac:			; <UNDEFINED> instruction: 0x4607d03b
    b5b0:			; <UNDEFINED> instruction: 0xf0044628
    b5b4:	strmi	pc, [r0], r9, lsr #16
    b5b8:			; <UNDEFINED> instruction: 0xf0402800
    b5bc:	andls	r8, pc, r1, asr #1
    b5c0:			; <UNDEFINED> instruction: 0xf7fa4620
    b5c4:			; <UNDEFINED> instruction: 0xf7f9ef00
    b5c8:	strmi	lr, [r2], -r0, lsl #31
    b5cc:	andsls	r4, r1, #32, 12	; 0x2000000
    b5d0:	mrc	7, 5, APSR_nzcv, cr4, cr10, {7}
    b5d4:	strtmi	r4, [r0], -r3, lsl #12
    b5d8:			; <UNDEFINED> instruction: 0xf7fa9310
    b5dc:	strmi	lr, [r2], r8, asr #20
    b5e0:			; <UNDEFINED> instruction: 0xf7f94620
    b5e4:	ldmib	sp, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    b5e8:	svccs	0x00003210
    b5ec:	teqhi	r4, r0	; <UNPREDICTABLE>
    b5f0:	andls	r9, r1, fp, lsl #18
    b5f4:			; <UNDEFINED> instruction: 0xf8cd4628
    b5f8:	stmib	sp, {r4, ip, pc}^
    b5fc:	ldrtmi	r7, [r1], -r2, lsl #2
    b600:	andge	pc, r0, sp, asr #17
    b604:	stc2l	0, cr15, [r0, #-40]!	; 0xffffffd8
    b608:			; <UNDEFINED> instruction: 0xf0402800
    b60c:			; <UNDEFINED> instruction: 0xf1b980dd
    b610:	andle	r0, r6, r0, lsl #30
    b614:			; <UNDEFINED> instruction: 0xf7fa4648
    b618:			; <UNDEFINED> instruction: 0x4607eed0
    b61c:			; <UNDEFINED> instruction: 0xf0002800
    b620:	strcs	r8, [r0, -lr, ror #2]
    b624:	blls	2c3828 <_dbus_user_database_lock_system@plt+0x2bd1fc>
    b628:	svclt	0x001c42b3
    b62c:	strtmi	r9, [r8], pc, lsl #10
    b630:	adcshi	pc, sp, r0
    b634:	ldrtmi	fp, [r0], -r6, asr #2
    b638:			; <UNDEFINED> instruction: 0xffe6f003
    b63c:	ldrtmi	fp, [r0], -r0, lsr #2
    b640:			; <UNDEFINED> instruction: 0xff4af003
    b644:	and	r4, r1, r2, lsl #13
    b648:	beq	4778c <_dbus_user_database_lock_system@plt+0x41160>
    b64c:	tstls	r5, #0, 6
    b650:	tstlt	fp, #15360	; 0x3c00
    b654:			; <UNDEFINED> instruction: 0x4618aa14
    b658:	blge	56fe64 <_dbus_user_database_lock_system@plt+0x569838>
    b65c:	strbmi	r9, [r2], -r0, lsl #8
    b660:	ldrtmi	r9, [r3], -r2, lsl #6
    b664:	ldrdne	pc, [r0], #-139	; 0xffffff75
    b668:			; <UNDEFINED> instruction: 0xf858f00a
    b66c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b670:	msrhi	CPSR_x, r0
    b674:	orrlt	r9, fp, r5, lsl fp
    b678:	movwcs	r4, #2737	; 0xab1
    b67c:			; <UNDEFINED> instruction: 0xf10b49b1
    b680:	movwls	r0, #20524	; 0x502c
    b684:	movwcs	r4, #5242	; 0x147a
    b688:	movwls	r4, #17529	; 0x4479
    b68c:	andhi	pc, ip, sp, asr #17
    b690:	stmib	sp, {r2, r4, r8, r9, fp, ip, pc}^
    b694:	strls	r5, [r0], #-1537	; 0xfffff9ff
    b698:			; <UNDEFINED> instruction: 0xf886f7ff
    b69c:	svceq	0x0000f1ba
    b6a0:	blls	2bf6e8 <_dbus_user_database_lock_system@plt+0x2b90bc>
    b6a4:	strls	sl, [r2], #-2580	; 0xfffff5ec
    b6a8:	andls	r4, r3, #80, 12	; 0x5000000
    b6ac:	movwls	r4, #1602	; 0x642
    b6b0:	strls	r4, [r1], -fp, lsr #12
    b6b4:	ldrdne	pc, [r0], #-139	; 0xffffff75
    b6b8:			; <UNDEFINED> instruction: 0xf954f00a
    b6bc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b6c0:	rschi	pc, r5, r0
    b6c4:			; <UNDEFINED> instruction: 0x4630b17e
    b6c8:	b	cc96b8 <_dbus_user_database_lock_system@plt+0xcc308c>
    b6cc:	ldrsbcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
    b6d0:	vqsub.u8	d4, d16, d8
    b6d4:	ldrtmi	r8, [r0], -r4, asr #1
    b6d8:	b	1b496c8 <_dbus_user_database_lock_system@plt+0x1b4309c>
    b6dc:	ldrsbcc	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
    b6e0:	vqsub.u8	d4, d16, d8
    b6e4:	blls	36b9dc <_dbus_user_database_lock_system@plt+0x3653b0>
    b6e8:			; <UNDEFINED> instruction: 0xf1a32d00
    b6ec:	blx	feccc2f8 <_dbus_user_database_lock_system@plt+0xfecc5ccc>
    b6f0:	b	1408504 <_dbus_user_database_lock_system@plt+0x1401ed8>
    b6f4:	svclt	0x00081353
    b6f8:	cmplt	r3, r0, lsl #6
    b6fc:	blne	fe7b232c <_dbus_user_database_lock_system@plt+0xfe7abd00>
    b700:			; <UNDEFINED> instruction: 0xf686fab6
    b704:	blcs	dce4 <_dbus_user_database_lock_system@plt+0x76b8>
    b708:	strcs	fp, [r0], -r8, lsl #30
    b70c:			; <UNDEFINED> instruction: 0xf0402e00
    b710:	strcs	r8, [r1, -r8, ror #1]
    b714:	bmi	fe343738 <_dbus_user_database_lock_system@plt+0xfe33d10c>
    b718:	stmibmi	ip, {r3, r6, r9, sl, lr}
    b71c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    b720:			; <UNDEFINED> instruction: 0xf7f94479
    b724:	bmi	fe2c75dc <_dbus_user_database_lock_system@plt+0xfe2c0fb0>
    b728:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
    b72c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b730:	subsmi	r9, sl, r9, lsl fp
    b734:	rscshi	pc, lr, r0, asr #32
    b738:	andslt	r4, fp, r8, lsr r6
    b73c:	svchi	0x00f0e8bd
    b740:			; <UNDEFINED> instruction: 0xf0034628
    b744:	strmi	pc, [r3], -r9, asr #29
    b748:	movwls	r4, #63008	; 0xf620
    b74c:	ldm	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b750:	stmdacs	r0, {r7, r9, sl, lr}
    b754:	svcge	0x0034f43f
    b758:	bl	fe8f2388 <_dbus_user_database_lock_system@plt+0xfe8ebd5c>
    b75c:	blx	fee0d77c <_dbus_user_database_lock_system@plt+0xfee07150>
    b760:	b	1409988 <_dbus_user_database_lock_system@plt+0x140335c>
    b764:	mcrcs	8, 0, r1, cr0, cr8, {2}
    b768:			; <UNDEFINED> instruction: 0x4640bf14
    b76c:	strmi	r2, [r0], r0
    b770:			; <UNDEFINED> instruction: 0xf43f2800
    b774:			; <UNDEFINED> instruction: 0xf10daf25
    b778:			; <UNDEFINED> instruction: 0x46500a54
    b77c:	ldc	7, cr15, [lr], {250}	; 0xfa
    b780:			; <UNDEFINED> instruction: 0xf0034628
    b784:	blls	2cb360 <_dbus_user_database_lock_system@plt+0x2c4d34>
    b788:	strtmi	r9, [sl], -lr, lsl #18
    b78c:	bmi	45ec8 <_dbus_user_database_lock_system@plt+0x3f89c>
    b790:			; <UNDEFINED> instruction: 0xff42f004
    b794:	ldrbmi	r4, [r0], -r0, lsl #13
    b798:	mcr	7, 0, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    b79c:			; <UNDEFINED> instruction: 0xf43f2800
    b7a0:	strbmi	sl, [r9], -pc, lsl #30
    b7a4:			; <UNDEFINED> instruction: 0xf7fa4650
    b7a8:			; <UNDEFINED> instruction: 0x2700ecfe
    b7ac:			; <UNDEFINED> instruction: 0x4620e7bb
    b7b0:			; <UNDEFINED> instruction: 0xf7fa950f
    b7b4:			; <UNDEFINED> instruction: 0xf1b0e8c6
    b7b8:	svclt	0x00180800
    b7bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b7c0:			; <UNDEFINED> instruction: 0xf47f2e00
    b7c4:			; <UNDEFINED> instruction: 0xe73faf38
    b7c8:			; <UNDEFINED> instruction: 0x3018f8db
    b7cc:	tstls	r3, #32, 12	; 0x2000000
    b7d0:	ldcl	7, cr15, [r8, #1000]!	; 0x3e8
    b7d4:	strtmi	r4, [r0], -r2, lsl #12
    b7d8:			; <UNDEFINED> instruction: 0xf7fa9210
    b7dc:			; <UNDEFINED> instruction: 0x4602eab6
    b7e0:	andsls	r4, r1, #32, 12	; 0x2000000
    b7e4:	stc	7, cr15, [sl, #1000]!	; 0x3e8
    b7e8:	strtmi	r4, [r0], -r2, lsl #12
    b7ec:			; <UNDEFINED> instruction: 0xf7fa9212
    b7f0:			; <UNDEFINED> instruction: 0x4682e93e
    b7f4:			; <UNDEFINED> instruction: 0xf7f94620
    b7f8:	bls	347260 <_dbus_user_database_lock_system@plt+0x340c34>
    b7fc:	pkhbtmi	r9, r4, r3, lsl #22
    b800:	suble	r2, r0, r0, lsl #20
    b804:	strtmi	r9, [r8], -r5, lsl #14
    b808:	bls	2f3458 <_dbus_user_database_lock_system@plt+0x2ece2c>
    b80c:	strls	r9, [r2, -ip, lsl #18]
    b810:	andls	r9, r7, #17, 30	; 0x44
    b814:	tstls	r6, r2, asr #12
    b818:	smladxls	r1, r1, r6, r4
    b81c:			; <UNDEFINED> instruction: 0xf8cd9f10
    b820:	stmib	sp, {r5, ip, pc}^
    b824:	strls	sl, [r0, -r3, lsl #24]
    b828:			; <UNDEFINED> instruction: 0xffcef7fd
    b82c:			; <UNDEFINED> instruction: 0xf43f2800
    b830:			; <UNDEFINED> instruction: 0x4628aef8
    b834:	cdp2	0, 14, cr15, cr8, cr3, {0}
    b838:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    b83c:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
    b840:	rsble	r2, sp, r0, lsl #28
    b844:	strbmi	r4, [r8], -r3, asr #22
    b848:	stmdbmi	r4, {r0, r1, r6, r9, fp, lr}^
    b84c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b850:			; <UNDEFINED> instruction: 0xf7f94479
    b854:			; <UNDEFINED> instruction: 0xe766ef14
    b858:	ldrbtmi	r4, [pc], #-3905	; b860 <_dbus_user_database_lock_system@plt+0x5234>
    b85c:	andcs	lr, r1, #200, 12	; 0xc800000
    b860:	andls	r4, r4, #64, 18	; 0x100000
    b864:	bmi	101446c <_dbus_user_database_lock_system@plt+0x100de40>
    b868:	eoreq	pc, ip, fp, lsl #2
    b86c:			; <UNDEFINED> instruction: 0xf8cd4479
    b870:	ldrbtmi	r9, [sl], #-20	; 0xffffffec
    b874:	andhi	pc, ip, sp, asr #17
    b878:	ldrmi	r9, [pc], -r2, lsl #12
    b87c:	strls	r9, [r0], #-1281	; 0xfffffaff
    b880:			; <UNDEFINED> instruction: 0xff92f7fe
    b884:	bmi	e855c8 <_dbus_user_database_lock_system@plt+0xe7ef9c>
    b888:	andls	r4, ip, #2046820352	; 0x7a000000
    b88c:	blls	2c577c <_dbus_user_database_lock_system@plt+0x2bf150>
    b890:	eoreq	pc, ip, fp, lsl #2
    b894:	blne	fe6de174 <_dbus_user_database_lock_system@plt+0xfe6d7b48>
    b898:	blx	fecddd78 <_dbus_user_database_lock_system@plt+0xfecd774c>
    b89c:	ldrbtmi	pc, [sl], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
    b8a0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    b8a4:	ldmdbeq	fp, {r1, fp, sp, lr}^
    b8a8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    b8ac:	stmdbcc	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b8b0:			; <UNDEFINED> instruction: 0xf7fe9b14
    b8b4:			; <UNDEFINED> instruction: 0xe736ff79
    b8b8:			; <UNDEFINED> instruction: 0xf10b9b0a
    b8bc:	bmi	b8b974 <_dbus_user_database_lock_system@plt+0xb85348>
    b8c0:	stmdbmi	lr!, {r0, r1, r3, r4, r7, r8, r9, fp, ip}
    b8c4:			; <UNDEFINED> instruction: 0xf383fab3
    b8c8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b8cc:	stmdavs	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b8d0:	stmib	sp, {r0, r1, r3, r4, r6, r8, fp}^
    b8d4:	stmib	sp, {r8, sl, lr}^
    b8d8:	blls	519cf0 <_dbus_user_database_lock_system@plt+0x5136c4>
    b8dc:			; <UNDEFINED> instruction: 0xff64f7fe
    b8e0:	strtmi	lr, [r8], -r1, lsr #14
    b8e4:	cdp2	0, 4, cr15, cr4, cr3, {0}
    b8e8:	stmdbls	lr, {r1, r3, r8, r9, fp, ip, pc}
    b8ec:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
    b8f0:			; <UNDEFINED> instruction: 0xf0044900
    b8f4:	cdpne	13, 0, cr15, cr7, cr7, {5}
    b8f8:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    b8fc:	bmi	845550 <_dbus_user_database_lock_system@plt+0x83ef24>
    b900:	eoreq	pc, ip, fp, lsl #2
    b904:			; <UNDEFINED> instruction: 0x463b491f
    b908:			; <UNDEFINED> instruction: 0xf8cd447a
    b90c:	ldrbtmi	r9, [r9], #-20	; 0xffffffec
    b910:	stmib	sp, {r2, r8, r9, sl, ip, pc}^
    b914:	stmib	sp, {r1, r8, r9, sl, sp, lr}^
    b918:			; <UNDEFINED> instruction: 0xf7fe4500
    b91c:	str	pc, [r2, -r5, asr #30]
    b920:			; <UNDEFINED> instruction: 0x46204a19
    b924:	ldrbtmi	r4, [sl], #-2329	; 0xfffff6e7
    b928:			; <UNDEFINED> instruction: 0xf7fa4479
    b92c:	stmdacs	r0, {r3, r4, sl, fp, sp, lr, pc}
    b930:	strbt	sp, [lr], r8, lsl #1
    b934:	bl	fe149924 <_dbus_user_database_lock_system@plt+0xfe1432f8>
    b938:	andeq	r8, r2, r4, lsr r4
    b93c:	andeq	r0, r0, ip, asr #12
    b940:	ldrdeq	r2, [r1], -ip
    b944:	andeq	r2, r1, r4, lsr #13
    b948:	andeq	r2, r1, lr, asr #22
    b94c:	andeq	r2, r1, ip, lsl #12
    b950:	andeq	r8, r2, r6, ror r2
    b954:	andeq	r2, r1, ip, lsr #21
    b958:			; <UNDEFINED> instruction: 0x00012ab2
    b95c:	ldrdeq	r2, [r1], -ip
    b960:	strdeq	r1, [r1], -sl
    b964:	strdeq	r1, [r1], -r0
    b968:	andeq	r2, r1, r2, lsr #22
    b96c:	andeq	r1, r1, ip, asr #31
    b970:	ldrdeq	r2, [r1], -sl
    b974:	andeq	r2, r1, ip, lsl #9
    b978:	andeq	r2, r1, r0, lsl #21
    b97c:	andeq	r2, r1, r2, ror #8
    b980:	muleq	r1, ip, r9
    b984:	andeq	r2, r1, lr, lsl r4
    b988:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    b98c:	andeq	r1, r1, ip, lsr #30
    b990:			; <UNDEFINED> instruction: 0x4605b570
    b994:			; <UNDEFINED> instruction: 0xf0046b80
    b998:	svcvs	0x006efea5
    b99c:			; <UNDEFINED> instruction: 0x3098f8d5
    b9a0:	svclt	0x00ac42b0
    b9a4:	strcs	r2, [r1], -r0, lsl #12
    b9a8:			; <UNDEFINED> instruction: 0xd01142b3
    b9ac:	eorseq	pc, r4, r5, lsl #2
    b9b0:	addsvs	pc, r8, r5, asr #17
    b9b4:	b	1dc99a4 <_dbus_user_database_lock_system@plt+0x1dc3378>
    b9b8:	and	r4, r6, r4, lsl #12
    b9bc:			; <UNDEFINED> instruction: 0xf7fa68a0
    b9c0:	stmdavs	r4!, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    b9c4:	addsmi	r6, ip, #109568	; 0x1ac00
    b9c8:	ldrtmi	sp, [r1], -r2
    b9cc:	mvnsle	r2, r0, lsl #24
    b9d0:	svclt	0x0000bd70
    b9d4:	smlabtlt	r3, r3, r9, r6
    b9d8:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    b9dc:	andcc	r4, r8, r4, lsl #12
    b9e0:	svc	0x0060f7f9
    b9e4:	ldfltd	f3, [r0, #-0]
    b9e8:	strmi	r4, [r2], -r4, lsl #18
    b9ec:	ldrbtmi	r6, [r9], #-2464	; 0xfffff660
    b9f0:	mcr	7, 2, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    b9f4:	mvnvs	r2, r1, lsl #6
    b9f8:	svclt	0x0000bd10
    b9fc:	andeq	r1, r1, r6, lsl r7
    ba00:			; <UNDEFINED> instruction: 0xf100b538
    ba04:	stmibvs	r2, {r3, r8, sl}
    ba08:	strtmi	r4, [r9], -r4, lsl #12
    ba0c:			; <UNDEFINED> instruction: 0xf0026800
    ba10:	ldmdblt	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    ba14:	mvnvs	r2, r1, lsl #6
    ba18:			; <UNDEFINED> instruction: 0x4628bd38
    ba1c:			; <UNDEFINED> instruction: 0xf7f92100
    ba20:	andcs	lr, r1, r2, lsr #29
    ba24:	svclt	0x0000bd38
    ba28:	stmibvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
    ba2c:	stmiavs	r3, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    ba30:	strmi	r4, [sp], -r4, lsl #12
    ba34:			; <UNDEFINED> instruction: 0xdc062b00
    ba38:	strtmi	r6, [r9], -r2, lsr #19
    ba3c:			; <UNDEFINED> instruction: 0xf0026820
    ba40:	cmplt	r8, r9, asr sl	; <UNPREDICTABLE>
    ba44:			; <UNDEFINED> instruction: 0xf7ffbd38
    ba48:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ba4c:	stmibvs	r2!, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    ba50:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    ba54:	blx	13c7a64 <_dbus_user_database_lock_system@plt+0x13c1438>
    ba58:	mvnsle	r2, r0, lsl #16
    ba5c:	mvnvs	r2, r1, lsl #6
    ba60:	svclt	0x0000bd38
    ba64:	blcs	26178 <_dbus_user_database_lock_system@plt+0x1fb4c>
    ba68:	push	{r0, r4, r6, r8, ip, lr, pc}
    ba6c:			; <UNDEFINED> instruction: 0x460747f0
    ba70:	addlt	r6, r2, r3, asr #17
    ba74:	ldrmi	r4, [r2], r9, lsl #13
    ba78:	mcrrle	11, 0, r2, r1, cr0
    ba7c:	ldrdcc	pc, [r0], -sl
    ba80:	cmplt	fp, r4, lsl #8
    ba84:	movwcs	r4, #1618	; 0x652
    ba88:	svcne	0x0004f852
    ba8c:	stmdbcs	r0, {r0, r8, r9, ip, sp}
    ba90:	ldrshne	sp, [ip], #-26	; 0xffffffe6
    ba94:	adceq	r3, r4, r1, lsl #8
    ba98:			; <UNDEFINED> instruction: 0xf7fa4620
    ba9c:	strmi	lr, [r0], lr, lsl #19
    baa0:			; <UNDEFINED> instruction: 0xf7fa4620
    baa4:	blx	fec460d4 <_dbus_user_database_lock_system@plt+0xfec3faa8>
    baa8:	strmi	pc, [r6], -r0, lsl #9
    baac:			; <UNDEFINED> instruction: 0xf1b80964
    bab0:	svclt	0x00080f00
    bab4:	cfstrscs	mvf2, [r0], {1}
    bab8:			; <UNDEFINED> instruction: 0xf8dad135
    babc:			; <UNDEFINED> instruction: 0xf10a5000
    bac0:	cmplt	sp, r4, lsl #2
    bac4:			; <UNDEFINED> instruction: 0xf8511063
    bac8:	strcc	r2, [r2], #-36	; 0xffffffdc
    bacc:	eorpl	pc, r3, r8, asr #16
    bad0:	eorpl	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    bad4:	eorcs	pc, r3, r6, asr #16
    bad8:	mvnsle	r2, r0, lsl #26
    badc:			; <UNDEFINED> instruction: 0x464969bc
    bae0:			; <UNDEFINED> instruction: 0x46336838
    bae4:	strls	r4, [r0], #-1602	; 0xfffff9be
    bae8:	blx	ff0c7af6 <_dbus_user_database_lock_system@plt+0xff0c14ca>
    baec:	strbmi	fp, [r0], -r0, lsl #3
    baf0:	ldc	7, cr15, [sl], #996	; 0x3e4
    baf4:	andlt	r4, r2, r0, lsr r6
    baf8:			; <UNDEFINED> instruction: 0x47f0e8bd
    bafc:	ldclt	7, cr15, [r2], #996	; 0x3e4
    bb00:			; <UNDEFINED> instruction: 0xff7ef7ff
    bb04:			; <UNDEFINED> instruction: 0xd1b92800
    bb08:	pop	{r1, ip, sp, pc}
    bb0c:			; <UNDEFINED> instruction: 0x477087f0
    bb10:			; <UNDEFINED> instruction: 0xf7f94640
    bb14:	ldrtmi	lr, [r0], -sl, lsr #25
    bb18:	stc	7, cr15, [r6], #996	; 0x3e4
    bb1c:	mvnsvs	r2, r1, lsl #6
    bb20:	pop	{r1, ip, sp, pc}
    bb24:	stmdbmi	r5, {r4, r5, r6, r7, r8, r9, sl, pc}
    bb28:	ldmibvs	r8!, {r9, sp}
    bb2c:			; <UNDEFINED> instruction: 0xf7f94479
    bb30:	movwcs	lr, #7590	; 0x1da6
    bb34:	mvnsvs	r4, r0, asr #12
    bb38:	svclt	0x0000e7da
    bb3c:	ldrdeq	r1, [r1], -r8
    bb40:	svcmi	0x00f0e92d
    bb44:			; <UNDEFINED> instruction: 0x4690b099
    bb48:	tstls	r5, #569344	; 0x8b000
    bb4c:	blmi	fe2dd3c8 <_dbus_user_database_lock_system@plt+0xfe2d6d9c>
    bb50:			; <UNDEFINED> instruction: 0x4606447a
    bb54:	beq	1147f90 <_dbus_user_database_lock_system@plt+0x1141964>
    bb58:	strcs	r4, [r0], #-1551	; 0xfffff9f1
    bb5c:			; <UNDEFINED> instruction: 0x465058d3
    bb60:	andslt	pc, ip, #14614528	; 0xdf0000
    bb64:	tstls	r7, #1769472	; 0x1b0000
    bb68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bb6c:	ldrls	r6, [r6], #-2099	; 0xfffff7cd
    bb70:	movwls	r4, #21755	; 0x54fb
    bb74:	bl	15c9b64 <_dbus_user_database_lock_system@plt+0x15c3538>
    bb78:	movwls	sl, #19215	; 0x4b0f
    bb7c:			; <UNDEFINED> instruction: 0xf0002800
    bb80:			; <UNDEFINED> instruction: 0xf10d80b5
    bb84:			; <UNDEFINED> instruction: 0x4648091c
    bb88:	bl	1349b78 <_dbus_user_database_lock_system@plt+0x134354c>
    bb8c:	stmdacs	r0, {r1, r9, sl, lr}
    bb90:	adcshi	pc, r4, r0
    bb94:			; <UNDEFINED> instruction: 0x4622487b
    bb98:			; <UNDEFINED> instruction: 0xf8df497b
    bb9c:			; <UNDEFINED> instruction: 0xf85bc1f0
    bba0:	ldrbtmi	r0, [r9], #-0
    bba4:	andvs	r4, r8, sl, ror ip
    bba8:	andeq	pc, ip, fp, asr r8	; <UNPREDICTABLE>
    bbac:	ldmdami	r9!, {r3, r6, sp, lr}^
    bbb0:	andcc	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    bbb4:	addvs	r4, fp, r8, ror r4
    bbb8:	mcrr	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    bbbc:	stmdacs	r0, {r2, r9, sl, lr}
    bbc0:	adchi	pc, r6, r0
    bbc4:			; <UNDEFINED> instruction: 0xf7fa2104
    bbc8:	strbmi	lr, [r9], -ip, lsr #26
    bbcc:			; <UNDEFINED> instruction: 0xf00f4630
    bbd0:	strmi	pc, [r2], -r3, lsr #22
    bbd4:	subsle	r2, r8, r0, lsl #16
    bbd8:			; <UNDEFINED> instruction: 0x46424639
    bbdc:			; <UNDEFINED> instruction: 0xf0014648
    bbe0:			; <UNDEFINED> instruction: 0x4607fa9b
    bbe4:			; <UNDEFINED> instruction: 0xf0002800
    bbe8:	stmdbls	r4, {r5, r7, pc}
    bbec:	strls	r4, [pc, -r0, lsr #12]
    bbf0:	stc	7, cr15, [r6, #996]!	; 0x3e4
    bbf4:	strtmi	r4, [r0], -r8, ror #20
    bbf8:			; <UNDEFINED> instruction: 0xf10d4968
    bbfc:	ldrbtmi	r0, [sl], #-2092	; 0xfffff7d4
    bc00:			; <UNDEFINED> instruction: 0xf7fa4479
    bc04:	stmdbmi	r6!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    bc08:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bc0c:	stc	7, cr15, [r0], {250}	; 0xfa
    bc10:			; <UNDEFINED> instruction: 0xf7fa4640
    bc14:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    bc18:			; <UNDEFINED> instruction: 0x4631d054
    bc1c:	strbmi	r4, [r0], -sl, lsr #12
    bc20:	bl	1ec9c10 <_dbus_user_database_lock_system@plt+0x1ec35e4>
    bc24:	ldmib	sp, {r3, r5, r6, r8, r9, ip, sp, pc}^
    bc28:	movwcs	r1, #4619	; 0x120b
    bc2c:			; <UNDEFINED> instruction: 0xf7fa4620
    bc30:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    bc34:	addhi	pc, sl, r0, asr #32
    bc38:	tstlt	r0, #1376256	; 0x150000
    bc3c:	bl	fef49c2c <_dbus_user_database_lock_system@plt+0xfef43600>
    bc40:			; <UNDEFINED> instruction: 0x4620b9f8
    bc44:	stcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    bc48:	strmi	r2, [r6], -r1, lsl #16
    bc4c:	addhi	pc, fp, r0
    bc50:			; <UNDEFINED> instruction: 0xf7fa4620
    bc54:	strmi	lr, [r3], r8, ror #17
    bc58:			; <UNDEFINED> instruction: 0xf7f94620
    bc5c:	strmi	lr, [r3], -lr, asr #28
    bc60:			; <UNDEFINED> instruction: 0x461e4630
    bc64:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc68:	blls	15e1a8 <_dbus_user_database_lock_system@plt+0x157b7c>
    bc6c:			; <UNDEFINED> instruction: 0xf8cd4479
    bc70:	strls	fp, [r1], -r0
    bc74:	andls	r4, r2, #2097152	; 0x200000
    bc78:	strtmi	r4, [r8], -fp, asr #20
    bc7c:			; <UNDEFINED> instruction: 0xf7f9447a
    bc80:			; <UNDEFINED> instruction: 0x4640ecfe
    bc84:	stcl	7, cr15, [r8], #-996	; 0xfffffc1c
    bc88:	stmdbmi	r8, {r1, r5, sp, lr, pc}^
    bc8c:	andls	r4, r4, #40, 12	; 0x2800000
    bc90:			; <UNDEFINED> instruction: 0xf7f94479
    bc94:			; <UNDEFINED> instruction: 0x4648ecf4
    bc98:	mrrc	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
    bc9c:			; <UNDEFINED> instruction: 0xf7f94650
    bca0:			; <UNDEFINED> instruction: 0x4620ec5c
    bca4:	b	fe149c94 <_dbus_user_database_lock_system@plt+0xfe143668>
    bca8:	ldrmi	r9, [r4], -r4, lsl #20
    bcac:	blmi	cde5b4 <_dbus_user_database_lock_system@plt+0xcd7f88>
    bcb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bcb4:	blls	5e5d24 <_dbus_user_database_lock_system@plt+0x5df6f8>
    bcb8:	cmple	fp, sl, asr r0
    bcbc:	andslt	r4, r9, r0, lsr #12
    bcc0:	svchi	0x00f0e8bd
    bcc4:			; <UNDEFINED> instruction: 0x4602493b
    bcc8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bccc:	ldcl	7, cr15, [r6], {249}	; 0xf9
    bcd0:			; <UNDEFINED> instruction: 0xf7f94648
    bcd4:	ldrbmi	lr, [r0], -r2, asr #24
    bcd8:	ldc	7, cr15, [lr], #-996	; 0xfffffc1c
    bcdc:			; <UNDEFINED> instruction: 0xf7fa4620
    bce0:	ldrtmi	lr, [r8], -r8, ror #20
    bce4:	blx	fe8c7cf0 <_dbus_user_database_lock_system@plt+0xfe8c16c4>
    bce8:	ldrb	r2, [pc, r0, lsl #8]
    bcec:			; <UNDEFINED> instruction: 0x46024932
    bcf0:	ldrmi	r4, [r4], -r8, lsr #12
    bcf4:			; <UNDEFINED> instruction: 0xf7f94479
    bcf8:	ldrb	lr, [r7, r2, asr #25]
    bcfc:	strtmi	r4, [r8], -pc, lsr #18
    bd00:	ldrbtmi	r4, [r9], #-1556	; 0xfffff9ec
    bd04:	ldc	7, cr15, [sl], #996	; 0x3e4
    bd08:			; <UNDEFINED> instruction: 0xf7f94650
    bd0c:	strb	lr, [sp, r6, lsr #24]
    bd10:	strtmi	r4, [r8], -fp, lsr #18
    bd14:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    bd18:	ldc	7, cr15, [r0], #996	; 0x3e4
    bd1c:			; <UNDEFINED> instruction: 0xf7f94648
    bd20:			; <UNDEFINED> instruction: 0x4650ec1c
    bd24:	ldc	7, cr15, [r8], {249}	; 0xf9
    bd28:	stmdbmi	r6!, {r6, r7, r8, r9, sl, sp, lr, pc}
    bd2c:	ldrtmi	r4, [sl], -r8, lsr #12
    bd30:			; <UNDEFINED> instruction: 0xf7f94479
    bd34:	strbmi	lr, [r8], -r4, lsr #25
    bd38:	stc	7, cr15, [lr], {249}	; 0xf9
    bd3c:			; <UNDEFINED> instruction: 0xf7f94650
    bd40:	strtmi	lr, [r0], -ip, lsl #24
    bd44:	b	d49d34 <_dbus_user_database_lock_system@plt+0xd43708>
    bd48:			; <UNDEFINED> instruction: 0xe7af463c
    bd4c:			; <UNDEFINED> instruction: 0xf7f94640
    bd50:	blls	5c6d68 <_dbus_user_database_lock_system@plt+0x5c073c>
    bd54:			; <UNDEFINED> instruction: 0xd1bb2b00
    bd58:	ldrtmi	r4, [r8], -r9, lsr #12
    bd5c:	ldc2	0, cr15, [r6, #-8]
    bd60:	adcsle	r2, r5, r0, lsl #16
    bd64:	ldmdbmi	r8, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    bd68:	andcs	r4, r0, #40, 12	; 0x2800000
    bd6c:			; <UNDEFINED> instruction: 0xf7f94479
    bd70:	str	lr, [r6, r6, lsl #25]
    bd74:	stmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd78:	andeq	r7, r2, r0, asr lr
    bd7c:	andeq	r0, r0, ip, asr #12
    bd80:	andeq	r7, r2, r0, lsr lr
    bd84:	andeq	r0, r0, r0, asr #12
    bd88:	andeq	r8, r2, lr, asr #12
    bd8c:	andeq	r0, r0, r8, lsr #12
    bd90:	andeq	r0, r0, r0, lsr #12
    bd94:	andeq	r3, r1, ip, lsr sp
    bd98:			; <UNDEFINED> instruction: 0xfffffe27
    bd9c:			; <UNDEFINED> instruction: 0xfffffe61
    bda0:			; <UNDEFINED> instruction: 0xfffffdc7
    bda4:			; <UNDEFINED> instruction: 0x000118b8
    bda8:	andeq	r2, r1, r8, asr #14
    bdac:	andeq	r1, r1, r4, ror r4
    bdb0:	strdeq	r7, [r2], -r0
    bdb4:	andeq	r1, r1, sl, lsr r4
    bdb8:	andeq	r1, r1, r0, lsl r4
    bdbc:	andeq	r1, r1, r2, lsl #8
    bdc0:	andeq	r1, r1, lr, ror #7
    bdc4:	ldrdeq	r1, [r1], -r4
    bdc8:	muleq	r1, r8, r3
    bdcc:			; <UNDEFINED> instruction: 0x4604b510
    bdd0:			; <UNDEFINED> instruction: 0xf7f96840
    bdd4:	strtmi	lr, [r0], -sl, asr #22
    bdd8:			; <UNDEFINED> instruction: 0x4010e8bd
    bddc:	bllt	10c9dc8 <_dbus_user_database_lock_system@plt+0x10c379c>
    bde0:			; <UNDEFINED> instruction: 0x4605b570
    bde4:			; <UNDEFINED> instruction: 0x460e2010
    bde8:	svc	0x00e6f7f9
    bdec:	teqlt	r8, r4, lsl #12
    bdf0:	andseq	pc, r4, r5, lsl #2
    bdf4:			; <UNDEFINED> instruction: 0xf7f94621
    bdf8:	strmi	lr, [r3], -lr, asr #21
    bdfc:	eorvs	fp, r6, r0, lsl r1
    be00:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    be04:	ldrmi	r4, [ip], -r0, lsr #12
    be08:	bl	bc9df4 <_dbus_user_database_lock_system@plt+0xbc37c8>
    be0c:	svclt	0x0000e7f8
    be10:	svcmi	0x00f0e92d
    be14:			; <UNDEFINED> instruction: 0x4614b0b7
    be18:	tstls	r2, r8, lsr sl
    be1c:	ldmdbmi	r8!, {r9, sl, sp}
    be20:	ldrdpl	lr, [r2], #-157	; 0xffffff63
    be24:			; <UNDEFINED> instruction: 0xf8dd4479
    be28:	stmpl	sl, {r2, r8, ip, pc}
    be2c:	eorsls	r6, r5, #1179648	; 0x120000
    be30:	andeq	pc, r0, #79	; 0x4f
    be34:	andls	sl, r4, #282624	; 0x45000
    be38:	eorvs	r9, lr, r0, asr #20
    be3c:	strls	r9, [r6, #-3908]	; 0xfffff0bc
    be40:	stmdacs	r0, {r0, r1, r9, ip, pc}
    be44:	stmdbge	r7, {r1, r3, r6, ip, lr, pc}^
    be48:	strcs	sl, [r1, #-2565]	; 0xfffff5fb
    be4c:	strcc	r6, [r1, #-144]	; 0xffffff70
    be50:	andcc	r6, r8, #62	; 0x3e
    be54:	stceq	8, cr15, [r8], {81}	; 0x51
    be58:	subsvs	r3, r7, r8, lsl #2
    be5c:	stcvc	8, cr15, [ip], {81}	; 0x51
    be60:	mvnsle	r2, r0, lsl #16
    be64:	movwlt	r6, #6177	; 0x1821
    be68:			; <UNDEFINED> instruction: 0xf10daa03
    be6c:	bl	8e6c4 <_dbus_user_database_lock_system@plt+0x88098>
    be70:	ldrmi	r0, [lr], -r5, asr #11
    be74:			; <UNDEFINED> instruction: 0x46c846d3
    be78:	and	r2, r2, r0, lsl #14
    be7c:	svchi	0x0008f85b
    be80:	strbmi	r6, [r0], -r1, lsr #16
    be84:	bl	18c9e74 <_dbus_user_database_lock_system@plt+0x18c3848>
    be88:	ldmdblt	r0!, {r2, r7, r9, sl, lr}
    be8c:	ldrdeq	pc, [r4], -fp
    be90:	stmdblt	r1!, {r0, fp, sp, lr}^
    be94:	smladxcs	r1, r3, r8, r6
    be98:	strmi	r6, [fp, #3]!
    be9c:	mvnslt	sp, lr, ror #3
    bea0:	svcne	0x0004f854
    bea4:	stmdbcs	r0, {r2, r9, sl, ip, sp}
    bea8:	strcs	sp, [r1, -r4, ror #3]
    beac:	blls	c3edc <_dbus_user_database_lock_system@plt+0xbd8b0>
    beb0:	bmi	51d854 <_dbus_user_database_lock_system@plt+0x517228>
    beb4:	movwls	r4, #2324	; 0x914
    beb8:	stmdals	r3, {r1, r3, r4, r5, r6, sl, lr}
    bebc:			; <UNDEFINED> instruction: 0x46434479
    bec0:	bl	ff749eac <_dbus_user_database_lock_system@plt+0xff743880>
    bec4:	blmi	35e710 <_dbus_user_database_lock_system@plt+0x3580e4>
    bec8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    becc:	blls	d65f3c <_dbus_user_database_lock_system@plt+0xd5f910>
    bed0:	tstle	r0, sl, asr r0
    bed4:	eorslt	r4, r7, r8, lsr r6
    bed8:	svchi	0x00f0e8bd
    bedc:	strb	r2, [r1, r1, lsl #10]
    bee0:	bmi	2f2af0 <_dbus_user_database_lock_system@plt+0x2ec4c4>
    bee4:	movwls	r4, #2315	; 0x90b
    bee8:	stmdals	r3, {r1, r3, r4, r5, r6, sl, lr}
    beec:	stmdavs	r3!, {r0, r3, r4, r5, r6, sl, lr}
    bef0:	bl	ff149edc <_dbus_user_database_lock_system@plt+0xff1438b0>
    bef4:			; <UNDEFINED> instruction: 0xf7fae7e6
    bef8:	svclt	0x0000e8a4
    befc:	andeq	r0, r0, ip, asr #12
    bf00:	andeq	r7, r2, ip, ror fp
    bf04:	andeq	r2, r1, r8, lsr r5
    bf08:	andeq	r1, r1, r8, ror #12
    bf0c:	ldrdeq	r7, [r2], -r8
    bf10:	andeq	r2, r1, r0, asr #10
    bf14:	andeq	r1, r1, r8, lsr r6
    bf18:	ldrbmi	lr, [r0, sp, lsr #18]!
    bf1c:			; <UNDEFINED> instruction: 0xf8d14606
    bf20:	strmi	r9, [sp], -r8
    bf24:	ldrdhi	pc, [r0], -r0
    bf28:	ldrdge	pc, [r4], -r9
    bf2c:	and	r4, r7, r4, asr #12
    bf30:	ldmdavs	r9!, {r0, r1, r2, r5, r7, fp, sp, lr}^
    bf34:	bl	2c9f24 <_dbus_user_database_lock_system@plt+0x2c38f8>
    bf38:	stmdavs	r4!, {r3, r4, r6, r8, ip, sp, pc}^
    bf3c:	andle	r4, r2, r0, lsr #11
    bf40:	stccs	6, cr4, [r0], {80}	; 0x50
    bf44:			; <UNDEFINED> instruction: 0x4629d1f4
    bf48:	pop	{r4, r5, r9, sl, lr}
    bf4c:			; <UNDEFINED> instruction: 0xf7fa47f0
    bf50:			; <UNDEFINED> instruction: 0xf8d9b8bb
    bf54:	ldmdavs	fp!, {sp}
    bf58:	eorsvs	r4, fp, r3, lsl r0
    bf5c:	stmdavs	r0!, {r2, r3, r5, r7, fp, sp, lr}^
    bf60:	b	fe0c9f4c <_dbus_user_database_lock_system@plt+0xfe0c3920>
    bf64:			; <UNDEFINED> instruction: 0xf7f94620
    bf68:	strtmi	lr, [r8], -r0, lsl #21
    bf6c:			; <UNDEFINED> instruction: 0x47f0e8bd
    bf70:	stmdblt	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf74:	mvnsmi	lr, #737280	; 0xb4000
    bf78:	strmi	r4, [pc], -r0, lsl #13
    bf7c:	mul	fp, r1, r6
    bf80:			; <UNDEFINED> instruction: 0xf7f968a6
    bf84:	qadd16mi	lr, r1, sl
    bf88:	strbmi	r4, [r0], -r5, lsl #12
    bf8c:	stmib	r5, {r0, r2, r4, r5, r6, r8, ip, sp, pc}^
    bf90:	adcvs	r9, r5, r0, lsl #12
    bf94:			; <UNDEFINED> instruction: 0xffc0f7ff
    bf98:			; <UNDEFINED> instruction: 0xf7f94638
    bf9c:	strmi	lr, [r4], -r6, lsr #26
    bfa0:	stccs	0, cr2, [r0], {8}
    bfa4:	andcs	sp, r1, ip, ror #3
    bfa8:	mvnshi	lr, #12386304	; 0xbd0000
    bfac:	stc	7, cr15, [r2, #996]	; 0x3e4
    bfb0:	ldrb	r4, [r9, r8, lsr #12]!
    bfb4:			; <UNDEFINED> instruction: 0x4606b570
    bfb8:	strmi	r4, [ip], -r8, lsl #12
    bfbc:			; <UNDEFINED> instruction: 0xf00f4615
    bfc0:	msrlt	SPSR_f, sp, lsl r8
    bfc4:	strtmi	r2, [r0], -r0, lsl #6
    bfc8:			; <UNDEFINED> instruction: 0x462a4619
    bfcc:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    bfd0:	strtmi	fp, [r8], -r8, ror #2
    bfd4:	blx	1ac8018 <_dbus_user_database_lock_system@plt+0x1ac19ec>
    bfd8:	svclt	0x00183800
    bfdc:	ldcllt	0, cr2, [r0, #-4]!
    bfe0:	strtmi	r4, [sl], -r3, lsl #12
    bfe4:			; <UNDEFINED> instruction: 0x46194630
    bfe8:	stcl	7, cr15, [sl, #996]!	; 0x3e4
    bfec:	andcs	fp, r0, r8, lsl #18
    bff0:			; <UNDEFINED> instruction: 0x4621bd70
    bff4:			; <UNDEFINED> instruction: 0xf7f94628
    bff8:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    bffc:			; <UNDEFINED> instruction: 0x4628d0f7
    c000:	blx	1548044 <_dbus_user_database_lock_system@plt+0x1541a18>
    c004:	svclt	0x00183800
    c008:	strb	r2, [r8, r1]!
    c00c:			; <UNDEFINED> instruction: 0x4606b5f0
    c010:			; <UNDEFINED> instruction: 0x461c481c
    c014:	addlt	r4, sp, ip, lsl fp
    c018:	svcls	0x00124478
    c01c:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    c020:			; <UNDEFINED> instruction: 0xf04f930b
    c024:	eorvs	r0, r2, r0, lsl #6
    c028:	stmdage	r7, {r0, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    c02c:	andls	r4, r5, sp, lsl #12
    c030:	ldcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    c034:	stmdals	r5, {r8, r9, sp}
    c038:			; <UNDEFINED> instruction: 0x46224619
    c03c:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    c040:	stmdavs	r3!, {r3, r4, r8, ip, sp, pc}
    c044:	svcvc	0x0000f1b3
    c048:	strcs	sp, [r0], #-2319	; 0xfffff6f1
    c04c:	andvc	pc, r0, #79	; 0x4f
    c050:	ldrtmi	r4, [r8], -lr, lsl #18
    c054:	andmi	lr, r1, #3358720	; 0x334000
    c058:	bmi	35d90c <_dbus_user_database_lock_system@plt+0x3572e0>
    c05c:			; <UNDEFINED> instruction: 0x96004479
    c060:			; <UNDEFINED> instruction: 0xf7f9447a
    c064:	strtmi	lr, [r0], -ip, lsl #22
    c068:	andcs	lr, r1, r0
    c06c:	blmi	19e898 <_dbus_user_database_lock_system@plt+0x19826c>
    c070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c074:	blls	2e60e4 <_dbus_user_database_lock_system@plt+0x2dfab8>
    c078:	qaddle	r4, sl, r1
    c07c:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    c080:	svc	0x00def7f9
    c084:	andeq	r7, r2, r8, lsl #19
    c088:	andeq	r0, r0, ip, asr #12
    c08c:	andeq	r1, r1, r8, asr #9
    c090:	andeq	r2, r1, r4, lsl #8
    c094:	andeq	r7, r2, r0, lsr r9
    c098:	svcmi	0x00f0e92d
    c09c:			; <UNDEFINED> instruction: 0xf8dfb0d7
    c0a0:			; <UNDEFINED> instruction: 0xf04f5aec
    c0a4:			; <UNDEFINED> instruction: 0xf8df0800
    c0a8:			; <UNDEFINED> instruction: 0xf04f4ae8
    c0ac:	ldrbtmi	r7, [sp], #-2304	; 0xfffff700
    c0b0:	bvs	ff84a434 <_dbus_user_database_lock_system@plt+0xff843e08>
    c0b4:	bvc	ff84a438 <_dbus_user_database_lock_system@plt+0xff843e0c>
    c0b8:	ldrbtmi	r5, [lr], #-2348	; 0xfffff6d4
    c0bc:	bpl	ff74a440 <_dbus_user_database_lock_system@plt+0xff743e14>
    c0c0:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    c0c4:			; <UNDEFINED> instruction: 0xf04f9455
    c0c8:			; <UNDEFINED> instruction: 0xf8df0400
    c0cc:	ldrbtmi	r4, [sp], #-2772	; 0xfffff52c
    c0d0:	ldrbtmi	r9, [ip], #-1581	; 0xfffff9d3
    c0d4:			; <UNDEFINED> instruction: 0xf8df942b
    c0d8:	strls	r4, [r9, -ip, asr #21]!
    c0dc:	strls	r4, [r7, #-1148]!	; 0xfffffb84
    c0e0:			; <UNDEFINED> instruction: 0xf8df9423
    c0e4:			; <UNDEFINED> instruction: 0xf8df6ac4
    c0e8:			; <UNDEFINED> instruction: 0xf8df7ac4
    c0ec:	ldrbtmi	r5, [lr], #-2756	; 0xfffff53c
    c0f0:	bmi	ff04a474 <_dbus_user_database_lock_system@plt+0xff043e48>
    c0f4:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
    c0f8:	ldrbtmi	r9, [ip], #-1573	; 0xfffff9db
    c0fc:	ldrls	r9, [pc, #-1825]	; b9e3 <_dbus_user_database_lock_system@plt+0x53b7>
    c100:			; <UNDEFINED> instruction: 0xf8df941b
    c104:			; <UNDEFINED> instruction: 0xf8df6ab4
    c108:			; <UNDEFINED> instruction: 0xf8df7ab4
    c10c:	ldrbtmi	r5, [lr], #-2740	; 0xfffff54c
    c110:	bmi	fec4a494 <_dbus_user_database_lock_system@plt+0xfec43e68>
    c114:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
    c118:	ldrbtmi	r9, [ip], #-1565	; 0xfffff9e3
    c11c:	ldrls	r9, [r9, -r1, ror #28]
    c120:	ldrls	sl, [r7, #-3895]	; 0xfffff0c9
    c124:	svcge	0x004f972e
    c128:	smlawtls	r4, sp, r8, pc	; <UNPREDICTABLE>
    c12c:	svcge	0x004e972c
    c130:	smlawthi	ip, sp, r8, pc	; <UNPREDICTABLE>
    c134:	svcge	0x004d972a
    c138:	adcshi	pc, ip, sp, asr #17
    c13c:	svcge	0x004c9728
    c140:	svcge	0x00469726
    c144:	svcge	0x003e9724
    c148:	svcge	0x004a9722
    c14c:	svcge	0x00489720
    c150:	svcge	0x0047971e
    c154:	svcge	0x0045971c
    c158:	svcge	0x0044971a
    c15c:	svcge	0x00439718
    c160:	ldrls	r9, [r5], #-1814	; 0xfffff8ea
    c164:	bmi	184a4e8 <_dbus_user_database_lock_system@plt+0x1843ebc>
    c168:	bvc	184a4ec <_dbus_user_database_lock_system@plt+0x1843ec0>
    c16c:	strls	r4, [r1], #-1148	; 0xfffffb84
    c170:	bmi	174a4f4 <_dbus_user_database_lock_system@plt+0x1743ec8>
    c174:	smlsdxls	r3, pc, r4, r4	; <UNPREDICTABLE>
    c178:	ldrbtmi	sl, [ip], #-3900	; 0xfffff0c4
    c17c:	ldrls	r9, [r3], #-1802	; 0xfffff8f6
    c180:			; <UNDEFINED> instruction: 0xf8dfaf3b
    c184:	smlsdls	r8, r0, sl, r4
    c188:	smladxls	r6, sl, pc, sl	; <UNPREDICTABLE>
    c18c:	smladxls	r4, r9, pc, sl	; <UNPREDICTABLE>
    c190:	smladxls	r2, r8, pc, sl	; <UNPREDICTABLE>
    c194:			; <UNDEFINED> instruction: 0xf8df447c
    c198:			; <UNDEFINED> instruction: 0xf8df7a40
    c19c:			; <UNDEFINED> instruction: 0xf8dfca40
    c1a0:	ldrbtmi	r5, [pc], #-2624	; c1a8 <_dbus_user_database_lock_system@plt+0x5b7c>
    c1a4:	ldrbtmi	r9, [ip], #1039	; 0x40f
    c1a8:	ldrbtmi	r9, [sp], #-1809	; 0xfffff8ef
    c1ac:	b	d4a530 <_dbus_user_database_lock_system@plt+0xd43f04>
    c1b0:	bvc	d4a534 <_dbus_user_database_lock_system@plt+0xd43f08>
    c1b4:	bmi	d4a538 <_dbus_user_database_lock_system@plt+0xd43f0c>
    c1b8:	strls	r4, [r5, #-1278]	; 0xfffffb02
    c1bc:			; <UNDEFINED> instruction: 0x9600447f
    c1c0:			; <UNDEFINED> instruction: 0xf8cd447c
    c1c4:			; <UNDEFINED> instruction: 0x460dc01c
    c1c8:	svcge	0x0042970d
    c1cc:	cfstrdge	mvd9, [r1], {11}
    c1d0:	eor	pc, r4, sp, asr #17
    c1d4:	cfstrdge	mvd9, [r0], {18}
    c1d8:	ldrls	r9, [r0], #-50	; 0xffffffce
    c1dc:			; <UNDEFINED> instruction: 0x9714ac3f
    c1e0:	cfldrsge	mvf9, [sp], #-56	; 0xffffffc8
    c1e4:			; <UNDEFINED> instruction: 0xf7ff940c
    c1e8:			; <UNDEFINED> instruction: 0xf8dffe13
    c1ec:	ldrbtmi	r3, [fp], #-2564	; 0xfffff5fc
    c1f0:	stmdacs	r0, {r0, r1, r4, r5, r8, r9, ip, pc}
    c1f4:	cmphi	sp, r0	; <UNPREDICTABLE>
    c1f8:	stmdbcs	r0, {r0, r1, r3, r4, r5, r8, fp, ip, pc}
    c1fc:	msrhi	SPSR_fc, r0
    c200:	andcs	r9, r1, #68608	; 0x10c00
    c204:	blcs	30adc <_dbus_user_database_lock_system@plt+0x2a4b0>
    c208:	orrshi	pc, r7, r0
    c20c:	tstlt	r8, r9, lsr r8
    c210:	stccs	12, cr9, [r0], {56}	; 0x38
    c214:	cmnhi	r3, r0	; <UNPREDICTABLE>
    c218:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c21c:	sbchi	pc, r4, sp, asr #17
    c220:	sbcshi	pc, r4, sp, asr #17
    c224:	tstlt	pc, r1, asr #30
    c228:	stccs	12, cr9, [r0], {64}	; 0x40
    c22c:			; <UNDEFINED> instruction: 0x81bff000
    c230:	bls	13469ac <_dbus_user_database_lock_system@plt+0x1340380>
    c234:	teqgt	r8, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    c238:	bleq	48928 <_dbus_user_database_lock_system@plt+0x422fc>
    c23c:	teq	ip, sp	; <illegal shifter operand>	; <UNPREDICTABLE>
    c240:			; <UNDEFINED> instruction: 0xf04fbf18
    c244:			; <UNDEFINED> instruction: 0xf1b90b01
    c248:	svclt	0x00180f00
    c24c:	bleq	88680 <_dbus_user_database_lock_system@plt+0x82054>
    c250:	svceq	0x0000f1bc
    c254:			; <UNDEFINED> instruction: 0xf10bbf18
    c258:			; <UNDEFINED> instruction: 0xf1be0b01
    c25c:	svclt	0x00180f00
    c260:	bleq	88694 <_dbus_user_database_lock_system@plt+0x82068>
    c264:			; <UNDEFINED> instruction: 0xf1b844d8
    c268:	vmax.f32	d0, d0, d1
    c26c:	ldflsd	f0, [r1], #-540	; 0xfffffde4
    c270:			; <UNDEFINED> instruction: 0xf0404014
    c274:	stmdacs	r0, {r0, r3, r5, r7, r8, pc}
    c278:	orrshi	pc, lr, r0
    c27c:	bcs	32b6c <_dbus_user_database_lock_system@plt+0x2c540>
    c280:	msrhi	SPSR_c, r0, asr #32
    c284:			; <UNDEFINED> instruction: 0xf0002f00
    c288:	bls	10ac860 <_dbus_user_database_lock_system@plt+0x10a6234>
    c28c:			; <UNDEFINED> instruction: 0xf0402a00
    c290:	bls	d2c82c <_dbus_user_database_lock_system@plt+0xd26200>
    c294:			; <UNDEFINED> instruction: 0xf0002a00
    c298:	blls	e2c92c <_dbus_user_database_lock_system@plt+0xe26300>
    c29c:	ldmdavc	sl, {r0, r1, r3, r4, r8, ip, sp, pc}
    c2a0:			; <UNDEFINED> instruction: 0xf0002a2a
    c2a4:	tstlt	r8, r7, asr #5
    c2a8:	blcs	aaa2bc <_dbus_user_database_lock_system@plt+0xaa3c90>
    c2ac:	adcshi	pc, ip, #0
    c2b0:	tstlt	fp, sl, lsr fp
    c2b4:	bcs	aaa324 <_dbus_user_database_lock_system@plt+0xaa3cf8>
    c2b8:	adcshi	pc, r0, #0
    c2bc:	stmdavc	fp, {r0, r3, r4, r8, ip, sp, pc}
    c2c0:			; <UNDEFINED> instruction: 0xf0002b2a
    c2c4:	blls	f2cd60 <_dbus_user_database_lock_system@plt+0xf26734>
    c2c8:	ldmdavc	sl, {r0, r1, r3, r4, r8, ip, sp, pc}
    c2cc:			; <UNDEFINED> instruction: 0xf0002a2a
    c2d0:	ldmdals	sp!, {r0, r1, r2, r4, r5, r7, r9, pc}
    c2d4:			; <UNDEFINED> instruction: 0xf0002800
    c2d8:	stmdavc	r3, {r3, r4, r7, r9, pc}
    c2dc:			; <UNDEFINED> instruction: 0xf0002b2a
    c2e0:			; <UNDEFINED> instruction: 0xf7f9828f
    c2e4:	pkhtbmi	lr, r0, r4, asr #17
    c2e8:			; <UNDEFINED> instruction: 0xf0002800
    c2ec:	svcls	0x0047832b
    c2f0:			; <UNDEFINED> instruction: 0xf8dfb17f
    c2f4:	ldrtmi	r1, [r8], -r0, lsl #18
    c2f8:			; <UNDEFINED> instruction: 0xf7fa4479
    c2fc:	cmplt	r0, r8, lsr #18
    c300:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c304:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c308:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c30c:			; <UNDEFINED> instruction: 0xf0402800
    c310:	svcls	0x003f834d
    c314:			; <UNDEFINED> instruction: 0xf8dfb18f
    c318:	ldrtmi	r1, [r8], -r4, ror #17
    c31c:			; <UNDEFINED> instruction: 0xf7fa4479
    c320:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
    c324:	sbcshi	pc, r9, #0
    c328:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c32c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c330:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c334:			; <UNDEFINED> instruction: 0xf0402800
    c338:	svcls	0x003e8350
    c33c:			; <UNDEFINED> instruction: 0xf8dfb17f
    c340:	ldrtmi	r1, [r8], -r4, asr #17
    c344:			; <UNDEFINED> instruction: 0xf7fa4479
    c348:	cmplt	r0, r2, lsl #18
    c34c:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c350:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c354:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c358:			; <UNDEFINED> instruction: 0xf0402800
    c35c:			; <UNDEFINED> instruction: 0xf8df834a
    c360:	blge	124e618 <_dbus_user_database_lock_system@plt+0x1247fec>
    c364:			; <UNDEFINED> instruction: 0xf04f9948
    c368:	ldrbtmi	r7, [r8], #-512	; 0xfffffe00
    c36c:			; <UNDEFINED> instruction: 0xf7ff9600
    c370:	stmdacs	r0, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    c374:	addshi	pc, sp, r0
    c378:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c37c:	stmdbls	sl, {r0, r1, r3, r6, r8, r9, fp, sp, pc}^
    c380:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    c384:			; <UNDEFINED> instruction: 0xf7ff9600
    c388:	stmdacs	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
    c38c:	addshi	pc, r1, r0
    c390:	andcs	r9, r0, r0, ror #18
    c394:			; <UNDEFINED> instruction: 0xff36f008
    c398:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c39c:	adcshi	pc, r1, #0
    c3a0:	cmnlt	r8, r7, asr #16
    c3a4:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c3a8:			; <UNDEFINED> instruction: 0xf7fa4479
    c3ac:			; <UNDEFINED> instruction: 0xf897e8d0
    c3b0:	blx	fec18468 <_dbus_user_database_lock_system@plt+0xfec11e3c>
    c3b4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    c3b8:	movweq	pc, #864	; 0x360	; <UNPREDICTABLE>
    c3bc:	eorcc	pc, ip, r7, lsl #17
    c3c0:	cmnlt	r8, r7, lsr r8
    c3c4:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c3c8:			; <UNDEFINED> instruction: 0xf7fa4479
    c3cc:			; <UNDEFINED> instruction: 0xf897e8c0
    c3d0:	blx	fec18488 <_dbus_user_database_lock_system@plt+0xfec11e5c>
    c3d4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    c3d8:	orreq	pc, r2, #96, 6	; 0x80000001
    c3dc:	eorcc	pc, ip, r7, lsl #17
    c3e0:	cmnlt	r8, lr, lsr r8
    c3e4:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c3e8:			; <UNDEFINED> instruction: 0xf7fa4479
    c3ec:			; <UNDEFINED> instruction: 0xf897e8b0
    c3f0:	blx	fec184a8 <_dbus_user_database_lock_system@plt+0xfec11e7c>
    c3f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    c3f8:	movteq	pc, #4960	; 0x1360	; <UNPREDICTABLE>
    c3fc:	eorcc	pc, ip, r7, lsl #17
    c400:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, fp, ip, pc}
    c404:	movwhi	pc, #61440	; 0xf000	; <UNPREDICTABLE>
    c408:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c40c:			; <UNDEFINED> instruction: 0xf7fa4479
    c410:			; <UNDEFINED> instruction: 0xf897e89e
    c414:	stmdacs	r0, {r2, r3, r5, ip, sp}
    c418:	rscshi	pc, pc, #64	; 0x40
    c41c:	vhsub.u32	d18, d2, d2
    c420:			; <UNDEFINED> instruction: 0xf88703c4
    c424:	ldmdals	ip!, {r2, r3, r5, ip, sp}
    c428:	andhi	pc, ip, r7, asr #17
    c42c:	bl	fe34a418 <_dbus_user_database_lock_system@plt+0xfe343dec>
    c430:	ldmdals	r8!, {r0, r1, r9, sl, lr}
    c434:			; <UNDEFINED> instruction: 0xf7f9613b
    c438:	strmi	lr, [r3], -r8, lsl #23
    c43c:	cmnvs	fp, r9, lsr r8
    c440:	bl	fe0ca42c <_dbus_user_database_lock_system@plt+0xfe0c3e00>
    c444:	ldmdals	sl!, {r0, r1, r9, sl, lr}
    c448:			; <UNDEFINED> instruction: 0xf7f961bb
    c44c:			; <UNDEFINED> instruction: 0x4603eb7e
    c450:	mvnsvs	r9, fp, lsr r8
    c454:	bl	1e4a440 <_dbus_user_database_lock_system@plt+0x1e43e14>
    c458:	bls	12f2984 <_dbus_user_database_lock_system@plt+0x12ec358>
    c45c:	adcsvs	r9, sl, #60, 22	; 0xf000
    c460:	smlabteq	r8, r7, r9, lr
    c464:	ldmdbvs	fp!, {r0, r1, r3, r8, ip, sp, pc}
    c468:	blls	e38b1c <_dbus_user_database_lock_system@plt+0xe324f0>
    c46c:	ldmdbvs	fp!, {r0, r1, r3, r8, ip, sp, pc}^
    c470:	blls	e78aa4 <_dbus_user_database_lock_system@plt+0xe72478>
    c474:	ldmibvs	fp!, {r0, r1, r3, r8, ip, sp, pc}
    c478:	blls	eb8a2c <_dbus_user_database_lock_system@plt+0xeb2400>
    c47c:	ldmibvs	fp!, {r0, r1, r3, r8, ip, sp, pc}^
    c480:	blx	fec389b4 <_dbus_user_database_lock_system@plt+0xfec32388>
    c484:	blls	f0868c <_dbus_user_database_lock_system@plt+0xf02060>
    c488:	blcs	e990 <_dbus_user_database_lock_system@plt+0x8364>
    c48c:	andcs	fp, r0, r8, lsl #30
    c490:			; <UNDEFINED> instruction: 0xf0002800
    c494:			; <UNDEFINED> instruction: 0xf8df80cd
    c498:	ldrtmi	r3, [r0], -ip, lsl #15
    c49c:			; <UNDEFINED> instruction: 0xf8df9a33
    c4a0:	ldmpl	r2, {r3, r7, r8, r9, sl, ip}^
    c4a4:			; <UNDEFINED> instruction: 0xf7f94479
    c4a8:	ldrtmi	lr, [r8], -r4, asr #21
    c4ac:	cdp2	0, 13, cr15, cr2, cr8, {0}
    c4b0:	strcs	lr, [r0], #-0
    c4b4:			; <UNDEFINED> instruction: 0x2774f8df
    c4b8:			; <UNDEFINED> instruction: 0x36d4f8df
    c4bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c4c0:	blls	1566530 <_dbus_user_database_lock_system@plt+0x155ff04>
    c4c4:			; <UNDEFINED> instruction: 0xf040405a
    c4c8:	strtmi	r8, [r0], -fp, lsr #8
    c4cc:	pop	{r0, r1, r2, r4, r6, ip, sp, pc}
    c4d0:	blls	ff0498 <_dbus_user_database_lock_system@plt+0xfe9e6c>
    c4d4:			; <UNDEFINED> instruction: 0xf47f2b00
    c4d8:	blls	f37f2c <_dbus_user_database_lock_system@plt+0xf31900>
    c4dc:			; <UNDEFINED> instruction: 0xf47f2b00
    c4e0:	blls	f77f24 <_dbus_user_database_lock_system@plt+0xf718f8>
    c4e4:			; <UNDEFINED> instruction: 0xf47f2b00
    c4e8:	ldcls	14, cr10, [r8], #-556	; 0xfffffdd4
    c4ec:			; <UNDEFINED> instruction: 0xf47f2c00
    c4f0:	ldmdals	r9!, {r0, r1, r2, r7, r9, sl, fp, sp, pc}
    c4f4:	blls	10f8bdc <_dbus_user_database_lock_system@plt+0x10f25b0>
    c4f8:	eorsls	r2, r4, #268435456	; 0x10000000
    c4fc:	strcs	fp, [r1], #-491	; 0xfffffe15
    c500:			; <UNDEFINED> instruction: 0x46a09435
    c504:	svcls	0x003c9431
    c508:			; <UNDEFINED> instruction: 0xf47f2f00
    c50c:			; <UNDEFINED> instruction: 0xf8dfae8b
    c510:	strtmi	r2, [fp], -r0, lsr #14
    c514:			; <UNDEFINED> instruction: 0x171cf8df
    c518:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    c51c:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    c520:	stmia	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c524:	blls	ec6444 <_dbus_user_database_lock_system@plt+0xebfe18>
    c528:			; <UNDEFINED> instruction: 0xf0002b00
    c52c:	andcs	r8, r1, #8, 8	; 0x8000000
    c530:	blls	10f0e08 <_dbus_user_database_lock_system@plt+0x10ea7dc>
    c534:			; <UNDEFINED> instruction: 0xf47f2b00
    c538:	blls	1137efc <_dbus_user_database_lock_system@plt+0x11318d0>
    c53c:			; <UNDEFINED> instruction: 0xf0002b00
    c540:	movwcs	r8, #136	; 0x88
    c544:			; <UNDEFINED> instruction: 0xf8dfe662
    c548:			; <UNDEFINED> instruction: 0x462b26f0
    c54c:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    c550:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    c554:			; <UNDEFINED> instruction: 0xf7f94479
    c558:			; <UNDEFINED> instruction: 0xe7abe892
    c55c:	usatcs	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    c560:			; <UNDEFINED> instruction: 0xf8df462b
    c564:	ldrtmi	r1, [r0], -r0, ror #13
    c568:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    c56c:	stm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c570:	bls	10463f8 <_dbus_user_database_lock_system@plt+0x103fdcc>
    c574:			; <UNDEFINED> instruction: 0xf47f2a00
    c578:	str	sl, [sl], r8, lsl #29
    c57c:			; <UNDEFINED> instruction: 0x26c8f8df
    c580:			; <UNDEFINED> instruction: 0xf8df462b
    c584:	ldrtmi	r1, [r0], -r8, asr #13
    c588:	strcs	r4, [r0], #-1146	; 0xfffffb86
    c58c:			; <UNDEFINED> instruction: 0xf7f94479
    c590:			; <UNDEFINED> instruction: 0xe78fe876
    c594:	svccs	0x00009f41
    c598:	rsbhi	pc, r2, #0
    c59c:	stmdacs	r0, {r0, r3, r4, r5, fp, ip, pc}
    c5a0:	mrcge	4, 1, APSR_nzcv, cr6, cr15, {3}
    c5a4:	teqls	r5, #67108864	; 0x4000000
    c5a8:	teqls	r1, #152, 12	; 0x9800000
    c5ac:	mcrrls	6, 0, r4, r4, cr3
    c5b0:			; <UNDEFINED> instruction: 0xf47f2c00
    c5b4:			; <UNDEFINED> instruction: 0xe7aaae3d
    c5b8:	bcs	32ea0 <_dbus_user_database_lock_system@plt+0x2c874>
    c5bc:	mrcge	4, 2, APSR_nzcv, cr14, cr15, {3}
    c5c0:			; <UNDEFINED> instruction: 0xf47f2f00
    c5c4:	ldrb	sl, [r4, r2, ror #28]
    c5c8:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    c5cc:			; <UNDEFINED> instruction: 0xf8df462b
    c5d0:	ldrtmi	r1, [r0], -r4, lsl #13
    c5d4:	strcs	r4, [r0], #-1146	; 0xfffffb86
    c5d8:			; <UNDEFINED> instruction: 0xf7f94479
    c5dc:			; <UNDEFINED> instruction: 0xe769e850
    c5e0:	bcs	32ebc <_dbus_user_database_lock_system@plt+0x2c890>
    c5e4:	b	1680ae4 <_dbus_user_database_lock_system@plt+0x167a4b8>
    c5e8:			; <UNDEFINED> instruction: 0xf000030a
    c5ec:	stmdbls	r0!, {r2, r3, r4, r5, r7, r8, pc}^
    c5f0:			; <UNDEFINED> instruction: 0xf0082002
    c5f4:	strmi	pc, [r7], -r7, lsl #28
    c5f8:			; <UNDEFINED> instruction: 0xf0002800
    c5fc:	stmdals	ip, {r1, r7, r8, pc}^
    c600:			; <UNDEFINED> instruction: 0xf0002800
    c604:	stmdavc	r3, {r1, r2, r3, r4, r6, r7, r8, pc}
    c608:			; <UNDEFINED> instruction: 0xf0002b2a
    c60c:	ldfvcd	f0, [fp], #-656	; 0xfffffd70
    c610:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
    c614:			; <UNDEFINED> instruction: 0xf7f9743b
    c618:	bls	1347080 <_dbus_user_database_lock_system@plt+0x1340a54>
    c61c:			; <UNDEFINED> instruction: 0xf380fab0
    c620:	ldmdbeq	fp, {r3, r4, r5, r6, r7, sp, lr}^
    c624:	svclt	0x00082a00
    c628:	blcs	15230 <_dbus_user_database_lock_system@plt+0xec04>
    c62c:	svcge	0x0033f47f
    c630:			; <UNDEFINED> instruction: 0xf1039b32
    c634:			; <UNDEFINED> instruction: 0xf7f90014
    c638:	stmvs	r3, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    c63c:	blcs	11b248 <_dbus_user_database_lock_system@plt+0x114c1c>
    c640:	tsthi	r9, r0, lsl #4	; <UNPREDICTABLE>
    c644:			; <UNDEFINED> instruction: 0xf013e8df
    c648:	tsteq	pc, r5, lsr #2
    c64c:			; <UNDEFINED> instruction: 0x012d013b
    c650:	stmdals	r5, {r2, r3, r4, r8}^
    c654:			; <UNDEFINED> instruction: 0xf47f2800
    c658:	blls	1037dc4 <_dbus_user_database_lock_system@plt+0x1031798>
    c65c:	addsle	r2, r9, r0, lsl #22
    c660:	ldrb	r4, [r3, #1539]	; 0x603
    c664:	tstlt	sl, r0, asr #20
    c668:	stmdbcs	sl!, {r0, r4, fp, ip, sp, lr}
    c66c:	rschi	pc, lr, r0
    c670:	ldmdavc	sl!, {r0, r1, r2, r3, r4, r8, ip, sp, pc}
    c674:			; <UNDEFINED> instruction: 0xf0002a2a
    c678:	bls	10acbfc <_dbus_user_database_lock_system@plt+0x10a65d0>
    c67c:	ldmdavc	r1, {r1, r3, r4, r8, ip, sp, pc}
    c680:			; <UNDEFINED> instruction: 0xf000292a
    c684:	tstlt	fp, sl, ror #1
    c688:	bcs	aaa6f8 <_dbus_user_database_lock_system@plt+0xaa40cc>
    c68c:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    c690:	tstlt	fp, r4, asr #22
    c694:	bcs	aaa704 <_dbus_user_database_lock_system@plt+0xaa40d8>
    c698:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    c69c:	cmplt	r8, r5, asr #16
    c6a0:	blcs	aaa6b4 <_dbus_user_database_lock_system@plt+0xaa4088>
    c6a4:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    c6a8:	mrc	7, 7, APSR_nzcv, cr0, cr8, {7}
    c6ac:	stmdacs	r0, {r2, r4, r5, ip, pc}
    c6b0:			; <UNDEFINED> instruction: 0x81aaf000
    c6b4:	cmnlt	pc, r7, asr #30
    c6b8:	ldrne	pc, [ip, #2271]	; 0x8df
    c6bc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c6c0:	svc	0x0044f7f9
    c6c4:			; <UNDEFINED> instruction: 0xf8dfb140
    c6c8:			; <UNDEFINED> instruction: 0x46381594
    c6cc:			; <UNDEFINED> instruction: 0xf7f94479
    c6d0:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    c6d4:			; <UNDEFINED> instruction: 0x81b9f040
    c6d8:	cmnlt	pc, r6, asr #30
    c6dc:	strne	pc, [r0, #2271]	; 0x8df
    c6e0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c6e4:	svc	0x0032f7f9
    c6e8:			; <UNDEFINED> instruction: 0xf8dfb140
    c6ec:			; <UNDEFINED> instruction: 0x46381578
    c6f0:			; <UNDEFINED> instruction: 0xf7f94479
    c6f4:	stmdacs	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    c6f8:	orrshi	pc, ip, r0, asr #32
    c6fc:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c700:	stmdbls	r8, {r0, r3, r6, r8, r9, fp, sp, pc}^
    c704:	andvc	pc, r0, #79	; 0x4f
    c708:			; <UNDEFINED> instruction: 0x96004478
    c70c:	ldc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    c710:			; <UNDEFINED> instruction: 0xf43f2800
    c714:			; <UNDEFINED> instruction: 0xf8dfaece
    c718:	blge	12cdc70 <_dbus_user_database_lock_system@plt+0x12c7644>
    c71c:	andcs	r9, r0, #1212416	; 0x128000
    c720:			; <UNDEFINED> instruction: 0x96004478
    c724:	ldc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    c728:			; <UNDEFINED> instruction: 0xf43f2800
    c72c:	stmdbls	r0!, {r1, r6, r7, r9, sl, fp, sp, pc}^
    c730:			; <UNDEFINED> instruction: 0xf0082001
    c734:	strmi	pc, [r7], -r7, ror #26
    c738:			; <UNDEFINED> instruction: 0xf0002800
    c73c:	stmdals	r7, {r1, r5, r6, r7, pc}^
    c740:			; <UNDEFINED> instruction: 0xf8dfb168
    c744:	ldrbtmi	r1, [r9], #-1324	; 0xfffffad4
    c748:	svc	0x0000f7f9
    c74c:	mlacc	ip, r7, r8, pc	; <UNPREDICTABLE>
    c750:			; <UNDEFINED> instruction: 0xf080fab0
    c754:	vmls.i32	q8, q0, q0
    c758:			; <UNDEFINED> instruction: 0xf8870300
    c75c:	stmdals	r6, {r2, r3, r5, ip, sp}^
    c760:			; <UNDEFINED> instruction: 0xf8dfb168
    c764:	ldrbtmi	r1, [r9], #-1296	; 0xfffffaf0
    c768:	mrc	7, 7, APSR_nzcv, cr0, cr9, {7}
    c76c:	mlacc	ip, r7, r8, pc	; <UNPREDICTABLE>
    c770:			; <UNDEFINED> instruction: 0xf080fab0
    c774:	vmls.i32	q8, q0, q0
    c778:			; <UNDEFINED> instruction: 0xf8870341
    c77c:	blls	d18834 <_dbus_user_database_lock_system@plt+0xd12208>
    c780:	rscsvs	r9, fp, r4, asr #16
    c784:	stmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c788:	stmdals	r0, {r0, r1, r9, sl, lr}^
    c78c:			; <UNDEFINED> instruction: 0xf7f9613b
    c790:			; <UNDEFINED> instruction: 0x4603e9dc
    c794:	cmnvs	fp, r1, asr #16
    c798:	ldmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c79c:	stmdals	r2, {r0, r1, r9, sl, lr}^
    c7a0:			; <UNDEFINED> instruction: 0xf7f961bb
    c7a4:			; <UNDEFINED> instruction: 0x4603e9d2
    c7a8:	mvnsvs	r9, r3, asr #16
    c7ac:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c7b0:	bls	12f2cdc <_dbus_user_database_lock_system@plt+0x12ec6b0>
    c7b4:	adcsvs	r9, sl, #68, 22	; 0x11000
    c7b8:	smlabteq	r8, r7, r9, lr
    c7bc:	ldmdbvs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}
    c7c0:			; <UNDEFINED> instruction: 0xf43f2b00
    c7c4:	blls	103816c <_dbus_user_database_lock_system@plt+0x1031b40>
    c7c8:	ldmdbvs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    c7cc:			; <UNDEFINED> instruction: 0xf43f2b00
    c7d0:	blls	1078160 <_dbus_user_database_lock_system@plt+0x1071b34>
    c7d4:	ldmibvs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}
    c7d8:			; <UNDEFINED> instruction: 0xf43f2b00
    c7dc:	blls	10b8154 <_dbus_user_database_lock_system@plt+0x10b1b28>
    c7e0:	ldmibvs	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    c7e4:			; <UNDEFINED> instruction: 0xf43f2b00
    c7e8:	blx	fec38148 <_dbus_user_database_lock_system@plt+0xfec31b1c>
    c7ec:	blls	11089f4 <_dbus_user_database_lock_system@plt+0x11023c8>
    c7f0:	blcs	ecf8 <_dbus_user_database_lock_system@plt+0x86cc>
    c7f4:	andcs	fp, r0, r8, lsl #30
    c7f8:			; <UNDEFINED> instruction: 0xf43f2800
    c7fc:			; <UNDEFINED> instruction: 0xe64aaf19
    c800:	blcs	2a914 <_dbus_user_database_lock_system@plt+0x242e8>
    c804:	cfstrdge	mvd15, [sp, #-508]!	; 0xfffffe04
    c808:			; <UNDEFINED> instruction: 0xf04f933d
    c80c:	strb	r0, [lr, #-2048]!	; 0xfffff800
    c810:	blcs	2a944 <_dbus_user_database_lock_system@plt+0x24318>
    c814:	cfldrdge	mvd15, [r7, #-508]	; 0xfffffe04
    c818:	ldrb	r9, [r4, #-827]	; 0xfffffcc5
    c81c:	blcs	2a990 <_dbus_user_database_lock_system@plt+0x24364>
    c820:	cfstrdge	mvd15, [ip, #-508]	; 0xfffffe04
    c824:	strb	r9, [r9, #-826]	; 0xfffffcc6
    c828:	blcs	2a93c <_dbus_user_database_lock_system@plt+0x24310>
    c82c:	cfstrdge	mvd15, [r0, #-508]	; 0xfffffe04
    c830:	ldr	r9, [sp, #-825]!	; 0xfffffcc7
    c834:	blcs	2a9a8 <_dbus_user_database_lock_system@plt+0x2437c>
    c838:	cfldrsge	mvf15, [r5, #-508]!	; 0xfffffe04
    c83c:	ldr	r9, [r2, #-824]!	; 0xfffffcc8
    c840:	blcs	2a9b4 <_dbus_user_database_lock_system@plt+0x24388>
    c844:	cfstrdge	mvd15, [r5, #-508]	; 0xfffffe04
    c848:	strb	r9, [r2, #-828]	; 0xfffffcc4
    c84c:	bcs	2a99c <_dbus_user_database_lock_system@plt+0x24370>
    c850:	svcge	0x000ef47f
    c854:	subls	r9, r0, #52, 20	; 0x34000
    c858:	ldmdavc	r2, {r1, r3, r8, r9, sl, sp, lr, pc}^
    c85c:			; <UNDEFINED> instruction: 0xf47f2a00
    c860:	subls	sl, r2, #18, 30	; 0x48
    c864:	blls	cc64a8 <_dbus_user_database_lock_system@plt+0xcbfe7c>
    c868:	blvs	161e154 <_dbus_user_database_lock_system@plt+0x1617b28>
    c86c:	ldc2l	0, cr15, [ip, #-32]!	; 0xffffffe0
    c870:			; <UNDEFINED> instruction: 0xf43f2800
    c874:			; <UNDEFINED> instruction: 0x4638ae10
    c878:			; <UNDEFINED> instruction: 0xf0082401
    c87c:	ldr	pc, [r9], -fp, ror #25
    c880:			; <UNDEFINED> instruction: 0x463a9b32
    c884:	blvs	1626b90 <_dbus_user_database_lock_system@plt+0x1620564>
    c888:	ldc2	0, cr15, [lr, #32]
    c88c:	mvnsle	r2, r0, lsl #16
    c890:	blls	cc609c <_dbus_user_database_lock_system@plt+0xcbfa70>
    c894:	blvs	161e180 <_dbus_user_database_lock_system@plt+0x1617b54>
    c898:	ldc2l	0, cr15, [sl, #-32]	; 0xffffffe0
    c89c:	mvnle	r2, r0, lsl #16
    c8a0:	ldmdavs	fp!, {r0, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    c8a4:	blcs	5b4b8 <_dbus_user_database_lock_system@plt+0x54e8c>
    c8a8:	msrhi	R8_fiq, r0
    c8ac:			; <UNDEFINED> instruction: 0x463a9b32
    c8b0:	blvs	1626bbc <_dbus_user_database_lock_system@plt+0x1620590>
    c8b4:	ldc2l	0, cr15, [r6, #-32]!	; 0xffffffe0
    c8b8:	bicsle	r2, ip, r0, lsl #16
    c8bc:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    c8c0:	blcs	5b4d4 <_dbus_user_database_lock_system@plt+0x54ea8>
    c8c4:	tsthi	r1, r0, asr #4	; <UNPREDICTABLE>
    c8c8:			; <UNDEFINED> instruction: 0x463a9b32
    c8cc:	blvs	1626bd8 <_dbus_user_database_lock_system@plt+0x16205ac>
    c8d0:	ldc2l	0, cr15, [r6, #-32]	; 0xffffffe0
    c8d4:	bicle	r2, lr, r0, lsl #16
    c8d8:	blls	f06054 <_dbus_user_database_lock_system@plt+0xeffa28>
    c8dc:			; <UNDEFINED> instruction: 0xf43f2b00
    c8e0:	bmi	ff977d98 <_dbus_user_database_lock_system@plt+0xff97176c>
    c8e4:	stmibmi	r5!, {r4, r5, r9, sl, lr}^
    c8e8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    c8ec:	mcr	7, 6, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    c8f0:	stmdbls	r0!, {r5, r6, r7, r8, sl, sp, lr, pc}^
    c8f4:			; <UNDEFINED> instruction: 0xf0082004
    c8f8:	strmi	pc, [r7], -r5, lsl #25
    c8fc:			; <UNDEFINED> instruction: 0xf0402800
    c900:	blmi	ff22cd40 <_dbus_user_database_lock_system@plt+0xff226714>
    c904:	bls	cde1cc <_dbus_user_database_lock_system@plt+0xcd7ba0>
    c908:	ldmpl	r2, {r0, r2, r3, r4, r6, r7, r8, fp, lr}^
    c90c:			; <UNDEFINED> instruction: 0xf7f94479
    c910:	strb	lr, [pc, #2192]	; d1a8 <_dbus_user_database_lock_system@plt+0x6b7c>
    c914:	blcs	2aa88 <_dbus_user_database_lock_system@plt+0x2445c>
    c918:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
    c91c:	ldrt	r9, [r7], r3, asr #6
    c920:	blcs	2aa94 <_dbus_user_database_lock_system@plt+0x24468>
    c924:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
    c928:	ldrt	r9, [r7], r4, asr #6
    c92c:	blcs	2aa40 <_dbus_user_database_lock_system@plt+0x24414>
    c930:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
    c934:	ldrt	r9, [sp], r5, asr #6
    c938:	bcs	2ab28 <_dbus_user_database_lock_system@plt+0x244fc>
    c93c:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {3}
    c940:	ldr	r9, [sl], r1, asr #4
    c944:	ldrtmi	r4, [r0], -pc, asr #21
    c948:	blls	f5f08c <_dbus_user_database_lock_system@plt+0xf58a60>
    c94c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    c950:	mrc	7, 4, APSR_nzcv, cr4, cr8, {7}
    c954:	stmdavc	r3, {r1, r2, r3, r5, r7, r8, sl, sp, lr, pc}^
    c958:			; <UNDEFINED> instruction: 0xf47f2b00
    c95c:	blls	d782c4 <_dbus_user_database_lock_system@plt+0xd71c98>
    c960:	movtls	r4, #50712	; 0xc618
    c964:			; <UNDEFINED> instruction: 0xf1bce653
    c968:			; <UNDEFINED> instruction: 0xf0000f00
    c96c:			; <UNDEFINED> instruction: 0xf89c8094
    c970:	blcs	a98978 <_dbus_user_database_lock_system@plt+0xa9234c>
    c974:			; <UNDEFINED> instruction: 0xf89cd104
    c978:	blcs	18984 <_dbus_user_database_lock_system@plt+0x12358>
    c97c:	sbchi	pc, r7, r0
    c980:			; <UNDEFINED> instruction: 0x4661a851
    c984:			; <UNDEFINED> instruction: 0xf7f99031
    c988:	ldmdals	r1!, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    c98c:			; <UNDEFINED> instruction: 0xf00ea950
    c990:	stmdacs	r0, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    c994:	stmdbls	r0!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
    c998:			; <UNDEFINED> instruction: 0xf0082003
    c99c:			; <UNDEFINED> instruction: 0x4607fc33
    c9a0:			; <UNDEFINED> instruction: 0xf0002800
    c9a4:	blls	142d0a8 <_dbus_user_database_lock_system@plt+0x1426a7c>
    c9a8:			; <UNDEFINED> instruction: 0xe64160fb
    c9ac:			; <UNDEFINED> instruction: 0x46304bb7
    c9b0:	ldmibmi	r8!, {r0, r1, r2, r4, r5, r7, r9, fp, lr}
    c9b4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c9b8:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    c9bc:	mrc	7, 2, APSR_nzcv, cr14, cr8, {7}
    c9c0:	cfldr32vc	mvfx14, [fp], #-480	; 0xfffffe20
    c9c4:			; <UNDEFINED> instruction: 0xf043984d
    c9c8:	ldrtvc	r0, [fp], #-769	; 0xfffffcff
    c9cc:	ldm	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9d0:	stmdacs	r0, {r3, r4, r5, r6, r7, sp, lr}
    c9d4:	mcrge	4, 1, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    c9d8:	cfstr32mi	mvfx14, [pc, #372]!	; cb54 <_dbus_user_database_lock_system@plt+0x6528>
    c9dc:	bmi	febde2d0 <_dbus_user_database_lock_system@plt+0xfebd7ca4>
    c9e0:	stmibmi	pc!, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    c9e4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    c9e8:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    c9ec:	mcr	7, 2, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    c9f0:	blmi	feb45f78 <_dbus_user_database_lock_system@plt+0xfeb3f94c>
    c9f4:	bmi	feb1e2bc <_dbus_user_database_lock_system@plt+0xfeb17c90>
    c9f8:	ldrbtmi	r4, [fp], #-2476	; 0xfffff654
    c9fc:	smlsdxls	r0, sl, r4, r4
    ca00:			; <UNDEFINED> instruction: 0xf7f84479
    ca04:	ldrb	lr, [r5, #-3644]	; 0xfffff1c4
    ca08:	ldrtmi	r4, [r0], -r9, lsr #21
    ca0c:	blls	115f0b8 <_dbus_user_database_lock_system@plt+0x1158a8c>
    ca10:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ca14:	mrc	7, 1, APSR_nzcv, cr2, cr8, {7}
    ca18:	andcs	lr, r1, #76, 10	; 0x13000000
    ca1c:	biceq	pc, r4, #-2013265919	; 0x88000001
    ca20:	eorcc	pc, ip, r7, lsl #17
    ca24:			; <UNDEFINED> instruction: 0xf897e4ff
    ca28:	vhadd.u32	d19, d0, d28
    ca2c:			; <UNDEFINED> instruction: 0xf88703c4
    ca30:	ldrbt	r3, [r8], #44	; 0x2c
    ca34:	ldrtmi	r4, [r0], -r0, lsr #23
    ca38:	stmibmi	r1!, {r5, r7, r9, fp, lr}
    ca3c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ca40:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    ca44:	mrc	7, 0, APSR_nzcv, cr10, cr8, {7}
    ca48:	blmi	fe7c5f20 <_dbus_user_database_lock_system@plt+0xfe7bf8f4>
    ca4c:	bmi	fe79e314 <_dbus_user_database_lock_system@plt+0xfe797ce8>
    ca50:	ldrbtmi	r4, [fp], #-2462	; 0xfffff662
    ca54:	smlsdxls	r0, sl, r4, r4
    ca58:			; <UNDEFINED> instruction: 0xf7f84479
    ca5c:	str	lr, [r9, #-3600]!	; 0xfffff1f0
    ca60:	blcs	33770 <_dbus_user_database_lock_system@plt+0x2d144>
    ca64:	ldmdals	r9!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
    ca68:	ldcls	3, cr2, [r8], #-0
    ca6c:			; <UNDEFINED> instruction: 0xf47f2800
    ca70:			; <UNDEFINED> instruction: 0xf04fabd0
    ca74:	strmi	r0, [r3], -r1, lsl #16
    ca78:			; <UNDEFINED> instruction: 0xf8cd4607
    ca7c:			; <UNDEFINED> instruction: 0xf8cd80c4
    ca80:			; <UNDEFINED> instruction: 0xf7ff80d4
    ca84:	ldmmi	r2, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    ca88:	stmdbls	lr, {r1, r3, r5, r9, sl, lr}^
    ca8c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    ca90:	bl	ffacaa7c <_dbus_user_database_lock_system@plt+0xffac4450>
    ca94:			; <UNDEFINED> instruction: 0xf1bee50e
    ca98:			; <UNDEFINED> instruction: 0xf0000f00
    ca9c:			; <UNDEFINED> instruction: 0xf89e8135
    caa0:	blcs	a98aa8 <_dbus_user_database_lock_system@plt+0xa9247c>
    caa4:			; <UNDEFINED> instruction: 0xf89ed104
    caa8:	blcs	18ab4 <_dbus_user_database_lock_system@plt+0x12488>
    caac:	svcge	0x0021f43f
    cab0:			; <UNDEFINED> instruction: 0x4671a851
    cab4:			; <UNDEFINED> instruction: 0xf7f99031
    cab8:	ldmdals	r1!, {r1, r2, r4, fp, sp, lr, pc}
    cabc:			; <UNDEFINED> instruction: 0xf00ea950
    cac0:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    cac4:	msrhi	CPSR_xc, r0
    cac8:	andcs	r9, r4, r0, ror #18
    cacc:	blx	fe6c8af6 <_dbus_user_database_lock_system@plt+0xfe6c24ca>
    cad0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    cad4:	svcge	0x0067f47f
    cad8:			; <UNDEFINED> instruction: 0x46304b52
    cadc:	ldmdbmi	sp!, {r0, r1, r4, r5, r9, fp, ip, pc}^
    cae0:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    cae4:	svc	0x00a4f7f8
    cae8:	bmi	1f05e80 <_dbus_user_database_lock_system@plt+0x1eff854>
    caec:	ldmdbmi	fp!, {r0, r1, r3, r5, r9, sl, lr}^
    caf0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    caf4:			; <UNDEFINED> instruction: 0xf7f84479
    caf8:	ldrb	lr, [r6], #3522	; 0xdc2
    cafc:			; <UNDEFINED> instruction: 0x462b4a78
    cb00:			; <UNDEFINED> instruction: 0x46304978
    cb04:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    cb08:	ldc	7, cr15, [r8, #992]!	; 0x3e0
    cb0c:	stmdbls	r0!, {r0, r2, r3, r6, r7, sl, sp, lr, pc}^
    cb10:			; <UNDEFINED> instruction: 0xf0082003
    cb14:			; <UNDEFINED> instruction: 0x4607fb77
    cb18:			; <UNDEFINED> instruction: 0xf43f2800
    cb1c:			; <UNDEFINED> instruction: 0xf04faef2
    cb20:	ldrshtvs	r3, [fp], #63	; 0x3f
    cb24:	svcls	0x0046e584
    cb28:	orrsle	r2, ip, r0, lsl #30
    cb2c:	blcs	33804 <_dbus_user_database_lock_system@plt+0x2d1d8>
    cb30:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    cb34:	blcs	33858 <_dbus_user_database_lock_system@plt+0x2d22c>
    cb38:	blls	1241194 <_dbus_user_database_lock_system@plt+0x123ab68>
    cb3c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cb40:			; <UNDEFINED> instruction: 0xf0002b00
    cb44:	blls	132ceb4 <_dbus_user_database_lock_system@plt+0x1326888>
    cb48:	ldmdals	r9!, {r0, r1, r6, r8, ip, sp, pc}
    cb4c:	blls	e39254 <_dbus_user_database_lock_system@plt+0xe32c28>
    cb50:			; <UNDEFINED> instruction: 0xf0402b00
    cb54:	teqls	r5, #205	; 0xcd
    cb58:	ldrb	r9, [r4], #817	; 0x331
    cb5c:	blcs	33898 <_dbus_user_database_lock_system@plt+0x2d26c>
    cb60:	blls	13c1334 <_dbus_user_database_lock_system@plt+0x13bad08>
    cb64:	mvnsle	r2, r0, lsl #22
    cb68:	stccs	12, cr9, [r0], {79}	; 0x4f
    cb6c:	bmi	17c1328 <_dbus_user_database_lock_system@plt+0x17bacfc>
    cb70:	ldmdbmi	lr, {r0, r1, r3, r5, r9, sl, lr}^
    cb74:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    cb78:			; <UNDEFINED> instruction: 0xf7f84479
    cb7c:	ldr	lr, [r9], #3456	; 0xd80
    cb80:	strmi	r4, [r3], -r7, lsl #12
    cb84:	eorsls	r9, r5, r1, lsr r0
    cb88:	bllt	14cab8c <_dbus_user_database_lock_system@plt+0x14c4560>
    cb8c:	strdeq	r7, [r2], -r2
    cb90:	andeq	r0, r0, ip, asr #12
    cb94:	strdeq	r2, [r1], -lr
    cb98:	andeq	r3, r1, r8, asr #32
    cb9c:	strdeq	r2, [r1], -r6
    cba0:	andeq	r2, r1, sl, ror #7
    cba4:	strdeq	r2, [r1], -r4
    cba8:	muleq	r1, sl, r2
    cbac:	strdeq	r2, [r1], -r4
    cbb0:	andeq	r2, r1, sl, lsl #8
    cbb4:	ldrdeq	r1, [r1], -sl
    cbb8:	strdeq	r2, [r1], -sl
    cbbc:	strdeq	r2, [r1], -ip
    cbc0:	andeq	r2, r1, sl, lsl #8
    cbc4:	andeq	r2, r1, r6, lsl r4
    cbc8:	andeq	r2, r1, ip, asr r4
    cbcc:	andeq	r2, r1, r8, asr #8
    cbd0:	andeq	r2, r1, r6, asr #7
    cbd4:	andeq	r2, r1, ip, asr #7
    cbd8:	andeq	r2, r1, lr, lsr #7
    cbdc:	strdeq	r2, [r1], -r6
    cbe0:	andeq	r2, r1, r6, lsl #8
    cbe4:	ldrdeq	r2, [r1], -r8
    cbe8:			; <UNDEFINED> instruction: 0x000123b8
    cbec:	andeq	r2, r1, r4, asr #7
    cbf0:			; <UNDEFINED> instruction: 0x000277b2
    cbf4:	muleq	r1, r8, r5
    cbf8:	muleq	r1, r2, r5
    cbfc:	andeq	r2, r1, r4, ror r5
    cc00:	andeq	r2, r1, sl, ror #10
    cc04:	andeq	r2, r1, ip, asr #10
    cc08:	andeq	r2, r1, r6, asr #10
    cc0c:	muleq	r1, lr, r1
    cc10:	andeq	r2, r1, lr, ror r1
    cc14:	andeq	r2, r1, r8, ror #9
    cc18:	andeq	r2, r1, r8, asr #9
    cc1c:	andeq	r2, r1, r8, lsr #9
    cc20:	andeq	r2, r1, r4, lsl #9
    cc24:	andeq	r0, r0, r0, lsr r6
    cc28:	andeq	r0, r1, r0, ror #24
    cc2c:	andeq	r7, r2, r4, ror #9
    cc30:	andeq	r2, r1, lr, ror #1
    cc34:	andeq	r1, r1, r6
    cc38:	andeq	r2, r1, r2, lsr r2
    cc3c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    cc40:	muleq	r1, r0, r2
    cc44:			; <UNDEFINED> instruction: 0x00010fba
    cc48:	andeq	r2, r1, r0, lsl r1
    cc4c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    cc50:	andeq	r2, r1, ip, asr #2
    cc54:	andeq	r0, r1, ip, asr #30
    cc58:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    cc5c:	andeq	r2, r1, ip, asr #3
    cc60:	andeq	r2, r1, lr, lsr #3
    cc64:	andeq	r2, r1, r8, lsr #3
    cc68:	andeq	r1, r1, r0, lsl #28
    cc6c:	andeq	r1, r1, r0, ror #27
    cc70:	andeq	r2, r1, sl, asr #2
    cc74:	andeq	r2, r1, sl, lsr #2
    cc78:	andeq	r2, r1, r4, asr #1
    cc7c:	andeq	r0, r1, sl, lsr ip
    cc80:	strdeq	r0, [r1], -r8
    cc84:	andeq	r1, r1, ip, lsr #30
    cc88:	ldrdeq	r0, [r1], -r6
    cc8c:	andeq	r1, r1, r0, lsr #10
    cc90:	andeq	r1, r1, sl, ror #29
    cc94:	andeq	r0, r1, sl, ror #22
    cc98:	muleq	r1, r0, fp
    cc9c:			; <UNDEFINED> instruction: 0x00011eba
    cca0:	andeq	r0, r1, sl, lsr fp
    cca4:	andeq	r1, r1, lr, ror #21
    cca8:	andeq	r1, r1, r4, lsr #29
    ccac:	andeq	r0, r1, r4, lsr #22
    ccb0:	andeq	r1, r1, r8, ror #28
    ccb4:	andeq	r0, r1, r2, lsl fp
    ccb8:	muleq	r1, r4, sl
    ccbc:	andeq	r1, r1, r2, ror #28
    ccc0:	andeq	r0, r1, r2, ror #21
    ccc4:	andeq	r1, r1, r2, lsl #9
    ccc8:	andeq	r1, r1, ip, asr #28
    cccc:	andeq	r0, r1, ip, asr #21
    ccd0:	andeq	r1, r1, sl, asr #28
    ccd4:	andeq	r0, r1, r2, lsr #12
    ccd8:	andeq	r1, r1, r2, lsr lr
    ccdc:	andeq	r0, r1, r0, lsr sl
    cce0:	andeq	r1, r1, r4, ror #28
    cce4:	andeq	r0, r1, lr, lsl sl
    cce8:	andeq	r1, r1, r2, ror #20
    ccec:	andeq	r0, r1, ip, lsr #19
    ccf0:	teqls	r1, #0, 6
    ccf4:			; <UNDEFINED> instruction: 0xf7ff9335
    ccf8:	blls	12bb76c <_dbus_user_database_lock_system@plt+0x12b5140>
    ccfc:	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, ip, sp, lr, pc}
    cd00:			; <UNDEFINED> instruction: 0xf04fbf18
    cd04:	ldr	r0, [lr, -r1, lsl #16]
    cd08:			; <UNDEFINED> instruction: 0xf7ff2401
    cd0c:	ldmdami	r0, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    cd10:	stmdbls	pc, {r1, r3, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    cd14:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    cd18:	b	fe9cad04 <_dbus_user_database_lock_system@plt+0xfe9c46d8>
    cd1c:	bllt	ff2cad20 <_dbus_user_database_lock_system@plt+0xff2c46f4>
    cd20:	stmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd24:	ldrtmi	r4, [r0], -fp, lsl #22
    cd28:	stmdbmi	fp, {r0, r1, r4, r5, r9, fp, ip, pc}
    cd2c:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
    cd30:	mrc	7, 3, APSR_nzcv, cr14, cr8, {7}
    cd34:	bllt	fefcad38 <_dbus_user_database_lock_system@plt+0xfefc470c>
    cd38:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cd3c:	blls	fc6958 <_dbus_user_database_lock_system@plt+0xfc032c>
    cd40:	movweq	lr, #35763	; 0x8bb3
    cd44:	movwcs	fp, #7960	; 0x1f18
    cd48:			; <UNDEFINED> instruction: 0x461a9334
    cd4c:	bllt	ffc8ad50 <_dbus_user_database_lock_system@plt+0xffc84724>
    cd50:	andeq	r1, r1, sl, ror #23
    cd54:	andeq	r0, r0, r0, lsr r6
    cd58:	ldrdeq	r0, [r1], -r6
    cd5c:			; <UNDEFINED> instruction: 0xf100b5f0
    cd60:	stmdbvs	r3, {r2, r4, r9, sl}^
    cd64:	svcmi	0x0033b083
    cd68:	ldrbtmi	r4, [pc], #-1541	; cd70 <_dbus_user_database_lock_system@plt+0x6744>
    cd6c:	ands	fp, r4, fp, lsr #18
    cd70:			; <UNDEFINED> instruction: 0xf7f84620
    cd74:	stmdbvs	fp!, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    cd78:			; <UNDEFINED> instruction: 0x4630b17b
    cd7c:	ldmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd80:	strmi	r6, [r4], -r3, lsl #16
    cd84:	mvnsle	r2, r7, lsl #22
    cd88:			; <UNDEFINED> instruction: 0xf7f86880
    cd8c:	strtmi	lr, [r0], -lr, ror #22
    cd90:	bl	1acad78 <_dbus_user_database_lock_system@plt+0x1ac474c>
    cd94:	blcs	27348 <_dbus_user_database_lock_system@plt+0x20d1c>
    cd98:	stmibvs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    cd9c:	strteq	pc, [r4], #-261	; 0xfffffefb
    cda0:	bl	18cad88 <_dbus_user_database_lock_system@plt+0x18c475c>
    cda4:			; <UNDEFINED> instruction: 0xf7f869e8
    cda8:	bvs	a47b30 <_dbus_user_database_lock_system@plt+0xa41504>
    cdac:	bl	174ad94 <_dbus_user_database_lock_system@plt+0x1744768>
    cdb0:			; <UNDEFINED> instruction: 0xf7f86fe8
    cdb4:	blmi	847b24 <_dbus_user_database_lock_system@plt+0x8414f8>
    cdb8:	strtmi	r9, [r0], -r1, lsl #8
    cdbc:			; <UNDEFINED> instruction: 0xf1052200
    cdc0:	ldmpl	pc!, {r2, r3, r5, r9, sl}^	; <UNPREDICTABLE>
    cdc4:	ldrteq	pc, [r0], #-261	; 0xfffffefb	; <UNPREDICTABLE>
    cdc8:			; <UNDEFINED> instruction: 0xf7f94639
    cdcc:	stmdals	r1, {r3, r4, sl, fp, sp, lr, pc}
    cdd0:	b	ff4cadbc <_dbus_user_database_lock_system@plt+0xff4c4790>
    cdd4:	andcs	r4, r0, #409600	; 0x64000
    cdd8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    cddc:			; <UNDEFINED> instruction: 0xf7f99601
    cde0:	stmdals	r1, {r1, r2, r3, sl, fp, sp, lr, pc}
    cde4:	b	ff24add0 <_dbus_user_database_lock_system@plt+0xff2447a4>
    cde8:			; <UNDEFINED> instruction: 0x46204639
    cdec:	strls	r2, [r1], #-512	; 0xfffffe00
    cdf0:	strteq	pc, [r8], #-261	; 0xfffffefb
    cdf4:	stc	7, cr15, [r2], {249}	; 0xf9
    cdf8:			; <UNDEFINED> instruction: 0xf7f99801
    cdfc:			; <UNDEFINED> instruction: 0x4639eabe
    ce00:	strtmi	r2, [r0], -r0, lsl #4
    ce04:			; <UNDEFINED> instruction: 0xf7f99401
    ce08:	stmdals	r1, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    ce0c:	b	fed4adf8 <_dbus_user_database_lock_system@plt+0xfed447cc>
    ce10:			; <UNDEFINED> instruction: 0xf7f81d28
    ce14:	blvs	1a47ca4 <_dbus_user_database_lock_system@plt+0x1a41678>
    ce18:			; <UNDEFINED> instruction: 0xf008b108
    ce1c:			; <UNDEFINED> instruction: 0xf8d5fa53
    ce20:	smlabblt	r8, r4, r0, r0
    ce24:	svc	0x0066f7f8
    ce28:	andlt	r4, r3, r8, lsr #12
    ce2c:	ldrhtmi	lr, [r0], #141	; 0x8d
    ce30:	bllt	64ae18 <_dbus_user_database_lock_system@plt+0x6447ec>
    ce34:	andeq	r6, r2, r6, lsr ip
    ce38:	andeq	r0, r0, r0, lsr #12
    ce3c:			; <UNDEFINED> instruction: 0xffffefef
    ce40:	svcmi	0x00f0e92d
    ce44:	ldrmi	fp, [pc], -pc, lsl #1
    ce48:	andls	r4, r1, #173056	; 0x2a400
    ce4c:	beq	349288 <_dbus_user_database_lock_system@plt+0x342c5c>
    ce50:	strmi	r4, [r5], -r8, lsr #21
    ce54:			; <UNDEFINED> instruction: 0x460e4650
    ce58:			; <UNDEFINED> instruction: 0xf8df447a
    ce5c:	ldmpl	r3, {r2, r3, r4, r7, r9, ip, pc}^
    ce60:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    ce64:			; <UNDEFINED> instruction: 0xf04f930d
    ce68:			; <UNDEFINED> instruction: 0xf7f90300
    ce6c:			; <UNDEFINED> instruction: 0xf8d5e928
    ce70:	ldmdavs	r3!, {r7, pc}
    ce74:			; <UNDEFINED> instruction: 0xf1bb46c3
    ce78:	andle	r0, lr, r0, lsl #30
    ce7c:			; <UNDEFINED> instruction: 0xf8db4618
    ce80:	movwls	r1, #8
    ce84:	bl	18cae70 <_dbus_user_database_lock_system@plt+0x18c4844>
    ce88:	strmi	r9, [r4], -r0, lsl #22
    ce8c:			; <UNDEFINED> instruction: 0xf0002800
    ce90:			; <UNDEFINED> instruction: 0xf8db80f1
    ce94:	ldrbmi	fp, [r8, #4]
    ce98:			; <UNDEFINED> instruction: 0xf105d1ed
    ce9c:	ldrmi	r0, [r9], -r0, lsl #23
    cea0:			; <UNDEFINED> instruction: 0xf7f84658
    cea4:			; <UNDEFINED> instruction: 0x4604ea78
    cea8:			; <UNDEFINED> instruction: 0xf0002800
    ceac:	ldrtmi	r8, [r0], -pc, asr #1
    ceb0:			; <UNDEFINED> instruction: 0x462a4653
    ceb4:			; <UNDEFINED> instruction: 0xf7fe2100
    ceb8:	strmi	pc, [r6], -r3, asr #28
    cebc:			; <UNDEFINED> instruction: 0xf7f94658
    cec0:			; <UNDEFINED> instruction: 0x2e00e93c
    cec4:	rscshi	pc, r2, r0
    cec8:	blvs	1a27c94 <_dbus_user_database_lock_system@plt+0x1a21668>
    cecc:	blx	fe4c8ef4 <_dbus_user_database_lock_system@plt+0xfe4c28c8>
    ced0:			; <UNDEFINED> instruction: 0xf0002800
    ced4:			; <UNDEFINED> instruction: 0xf10d80dd
    ced8:			; <UNDEFINED> instruction: 0xf8d6081c
    cedc:			; <UNDEFINED> instruction: 0xf8d50084
    cee0:	strbmi	sl, [r1], -r4, lsl #1
    cee4:	stmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cee8:			; <UNDEFINED> instruction: 0x4640e01e
    ceec:	ldmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cef0:	strbmi	r9, [r0], -r0
    cef4:	ldc	7, cr15, [r8], {248}	; 0xf8
    cef8:	stmdals	r0, {r0, r1, r9, sl, lr}
    cefc:			; <UNDEFINED> instruction: 0xf7f89300
    cf00:	strmi	lr, [r3], r4, lsr #28
    cf04:			; <UNDEFINED> instruction: 0xf0002800
    cf08:	stmdals	r0, {r0, r1, r6, r7, pc}
    cf0c:	mrc	7, 0, APSR_nzcv, cr12, cr8, {7}
    cf10:	stmdacs	r0, {r2, r9, sl, lr}
    cf14:	rschi	pc, r0, r0
    cf18:	ldrbmi	r4, [r9], -r2, lsl #12
    cf1c:			; <UNDEFINED> instruction: 0xf7f94650
    cf20:	stmdacs	r0, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    cf24:	adchi	pc, lr, r0
    cf28:			; <UNDEFINED> instruction: 0xf7f84640
    cf2c:			; <UNDEFINED> instruction: 0x4604ecd4
    cf30:	bicsle	r2, sl, r0, lsl #16
    cf34:			; <UNDEFINED> instruction: 0xb12b69b3
    cf38:			; <UNDEFINED> instruction: 0xf7f869a8
    cf3c:	ldmibvs	r3!, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    cf40:			; <UNDEFINED> instruction: 0x61b461ab
    cf44:	teqlt	r3, r3, lsr sl
    cf48:			; <UNDEFINED> instruction: 0xf7f86a28
    cf4c:	bvs	cc798c <_dbus_user_database_lock_system@plt+0xcc1360>
    cf50:	eorvs	r2, sl, #0, 6
    cf54:			; <UNDEFINED> instruction: 0xf8966233
    cf58:	ldrbeq	r3, [r9, r8, lsl #1]
    cf5c:			; <UNDEFINED> instruction: 0xf895bf41
    cf60:			; <UNDEFINED> instruction: 0xf0433088
    cf64:			; <UNDEFINED> instruction: 0xf8850301
    cf68:			; <UNDEFINED> instruction: 0xf8963088
    cf6c:	ldrbeq	r3, [sl, -r8, lsl #1]
    cf70:			; <UNDEFINED> instruction: 0xf895bf41
    cf74:			; <UNDEFINED> instruction: 0xf0433088
    cf78:			; <UNDEFINED> instruction: 0xf8850304
    cf7c:			; <UNDEFINED> instruction: 0xf8963088
    cf80:	ldrbeq	r3, [fp], r8, lsl #1
    cf84:			; <UNDEFINED> instruction: 0xf895bf42
    cf88:			; <UNDEFINED> instruction: 0xf0433088
    cf8c:			; <UNDEFINED> instruction: 0xf8850310
    cf90:	svcvs	0x00f33088
    cf94:	svcvs	0x00e8b133
    cf98:	b	19caf80 <_dbus_user_database_lock_system@plt+0x19c4954>
    cf9c:	movwcs	r6, #4082	; 0xff2
    cfa0:	ldrbvs	r6, [r3, sl, ror #15]!
    cfa4:	teqlt	r3, r3	; <illegal shifter operand>
    cfa8:			; <UNDEFINED> instruction: 0xf7f869e8
    cfac:	ldmibvs	r2!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    cfb0:	mvnvs	r2, r0, lsl #6
    cfb4:			; <UNDEFINED> instruction: 0xf10661f3
    cfb8:			; <UNDEFINED> instruction: 0xf1050724
    cfbc:	and	r0, r2, r4, lsr #8
    cfc0:			; <UNDEFINED> instruction: 0xf7f94620
    cfc4:	ldrtmi	lr, [r8], -r4, lsl #17
    cfc8:	stc	7, cr15, [lr, #-992]	; 0xfffffc20
    cfcc:	stmdacs	r0, {r0, r9, sl, lr}
    cfd0:			; <UNDEFINED> instruction: 0xf106d1f6
    cfd4:			; <UNDEFINED> instruction: 0xf1050728
    cfd8:	and	r0, r2, r8, lsr #8
    cfdc:			; <UNDEFINED> instruction: 0xf7f94620
    cfe0:			; <UNDEFINED> instruction: 0x4638e876
    cfe4:	stc	7, cr15, [r0, #-992]	; 0xfffffc20
    cfe8:	stmdacs	r0, {r0, r9, sl, lr}
    cfec:			; <UNDEFINED> instruction: 0xf106d1f6
    cff0:			; <UNDEFINED> instruction: 0xf105072c
    cff4:	and	r0, r3, ip, lsr #8
    cff8:	strtmi	r9, [r0], -r0, lsl #18
    cffc:			; <UNDEFINED> instruction: 0xff8cf7fe
    d000:			; <UNDEFINED> instruction: 0xf7f84638
    d004:	strdls	lr, [r0], -r2
    d008:	mvnsle	r2, r0, lsl #16
    d00c:	ldreq	pc, [r0, -r6, lsl #2]!
    d010:	ldrteq	pc, [r0], #-261	; 0xfffffefb	; <UNPREDICTABLE>
    d014:	stmdbls	r0, {r0, r1, sp, lr, pc}
    d018:			; <UNDEFINED> instruction: 0xf7f94620
    d01c:			; <UNDEFINED> instruction: 0x4638e858
    d020:	stcl	7, cr15, [r2], #992	; 0x3e0
    d024:	stmdacs	r0, {ip, pc}
    d028:			; <UNDEFINED> instruction: 0xf105d1f5
    d02c:			; <UNDEFINED> instruction: 0xf1060038
    d030:	subcs	r0, r4, #56, 2
    d034:			; <UNDEFINED> instruction: 0xf7f82401
    d038:	ldmdavs	r3!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    d03c:	eorsvs	r3, r3, r1, lsl #22
    d040:	ldrtmi	fp, [r0], -r3, ror #18
    d044:			; <UNDEFINED> instruction: 0xf7ff2401
    d048:	and	pc, r7, r9, lsl #29
    d04c:	ldrtmi	r4, [r8], -fp, lsr #22
    d050:			; <UNDEFINED> instruction: 0xf859492b
    d054:	ldrbtmi	r2, [r9], #-3
    d058:	stcl	7, cr15, [sl], #992	; 0x3e0
    d05c:	blmi	91f908 <_dbus_user_database_lock_system@plt+0x9192dc>
    d060:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d064:	blls	3670d4 <_dbus_user_database_lock_system@plt+0x360aa8>
    d068:	teqle	lr, sl, asr r0
    d06c:	andlt	r4, pc, r0, lsr #12
    d070:	svchi	0x00f0e8bd
    d074:	ldrtmi	r4, [r8], -r4, lsr #20
    d078:	ldrbtmi	r4, [sl], #-2340	; 0xfffff6dc
    d07c:			; <UNDEFINED> instruction: 0xf7f84479
    d080:			; <UNDEFINED> instruction: 0xe7ebeafe
    d084:			; <UNDEFINED> instruction: 0xf7f84658
    d088:			; <UNDEFINED> instruction: 0x4620e9f0
    d08c:	stmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d090:			; <UNDEFINED> instruction: 0x46384b1a
    d094:			; <UNDEFINED> instruction: 0xf859491e
    d098:	ldrbtmi	r2, [r9], #-3
    d09c:	stcl	7, cr15, [r8], {248}	; 0xf8
    d0a0:	stccc	8, cr6, [r1], {52}	; 0x34
    d0a4:	orrslt	r6, ip, r4, lsr r0
    d0a8:	ldrb	r2, [r7, r0, lsl #8]
    d0ac:			; <UNDEFINED> instruction: 0x46504919
    d0b0:			; <UNDEFINED> instruction: 0xf7f94479
    d0b4:	blls	8770c <_dbus_user_database_lock_system@plt+0x810e0>
    d0b8:	stmdaeq	r1, {r0, r1, ip, sp, lr, pc}
    d0bc:	svclt	0x00142800
    d0c0:	strcs	r4, [r0], #-1604	; 0xfffff9bc
    d0c4:	ldrtmi	fp, [r9], -r4, ror #18
    d0c8:			; <UNDEFINED> instruction: 0xf7f94650
    d0cc:	strb	lr, [r5, ip, ror #16]
    d0d0:			; <UNDEFINED> instruction: 0xf7ff4630
    d0d4:	strb	pc, [r1, r3, asr #28]	; <UNPREDICTABLE>
    d0d8:			; <UNDEFINED> instruction: 0xf7f84658
    d0dc:	ldrb	lr, [r7, r6, asr #19]
    d0e0:	strcs	r4, [r1], #-1616	; 0xfffff9b0
    d0e4:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d0e8:			; <UNDEFINED> instruction: 0xf7f8e7b8
    d0ec:	svclt	0x0000efaa
    d0f0:	andeq	r0, r0, ip, asr #12
    d0f4:	andeq	r6, r2, r8, asr #22
    d0f8:	andeq	r6, r2, r0, asr #22
    d0fc:	andeq	r0, r0, r0, lsr r6
    d100:	andeq	r0, r1, lr, lsr #1
    d104:	andeq	r6, r2, r0, asr #18
    d108:	andeq	r1, r1, sl, lsr #19
    d10c:	andeq	r0, r1, r8, lsr #9
    d110:	andeq	r0, r1, sl, rrx
    d114:	andeq	r1, r1, ip, asr #18
    d118:	mvnsmi	lr, #737280	; 0xb4000
    d11c:	addcs	r4, ip, r7, lsl #12
    d120:	ldrmi	r4, [r6], -sp, lsl #12
    d124:	mcr	7, 2, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    d128:	ldrsbtls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    d12c:			; <UNDEFINED> instruction: 0x460444f9
    d130:			; <UNDEFINED> instruction: 0xf890b390
    d134:	stccc	0, cr3, [r0, #-544]	; 0xfffffde0
    d138:	stmdaeq	r4, {r8, ip, sp, lr, pc}
    d13c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    d140:	biceq	pc, r3, #-1811939327	; 0x94000001
    d144:			; <UNDEFINED> instruction: 0xf8844640
    d148:			; <UNDEFINED> instruction: 0xf7f93088
    d14c:	strmi	lr, [r3], -ip, ror #16
    d150:			; <UNDEFINED> instruction: 0xf008b398
    d154:	msrvs	SPSR_, #8716288	; 0x850000
    d158:	movwcs	fp, #808	; 0x328
    d15c:			; <UNDEFINED> instruction: 0x46194638
    d160:			; <UNDEFINED> instruction: 0xf7f84642
    d164:	bicslt	lr, r0, lr, lsr #26
    d168:	andcs	r4, r0, sp, lsr #22
    d16c:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d170:			; <UNDEFINED> instruction: 0xf7f84611
    d174:			; <UNDEFINED> instruction: 0xf8c4e972
    d178:	orrlt	r0, r0, r4, lsl #1
    d17c:			; <UNDEFINED> instruction: 0xf106b326
    d180:			; <UNDEFINED> instruction: 0xf1040138
    d184:	subcs	r0, r4, #56	; 0x38
    d188:	stc	7, cr15, [lr, #992]!	; 0x3e0
    d18c:	ldrdcc	pc, [r0], r6
    d190:	addcc	pc, r0, r4, asr #17
    d194:	eorvs	r2, r3, r1, lsl #6
    d198:	pop	{r5, r9, sl, lr}
    d19c:	blvs	182e184 <_dbus_user_database_lock_system@plt+0x1827b58>
    d1a0:			; <UNDEFINED> instruction: 0xf008b108
    d1a4:	strbmi	pc, [r0], -pc, lsl #17	; <UNPREDICTABLE>
    d1a8:	ldmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d1ac:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    d1b0:	ldmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d1b4:	pop	{r5, r9, sl, lr}
    d1b8:			; <UNDEFINED> instruction: 0x462083f8
    d1bc:			; <UNDEFINED> instruction: 0xf7f8461c
    d1c0:			; <UNDEFINED> instruction: 0x4620e954
    d1c4:	mvnshi	lr, #12386304	; 0xbd0000
    d1c8:	mvnsvs	pc, #79	; 0x4f
    d1cc:	vqadd.s8	d18, d7, d0
    d1d0:			; <UNDEFINED> instruction: 0xf6445130
    d1d4:	vqsub.s8	<illegal reg q8.5>, q11, q8
    d1d8:	vabal.s8	<illegal reg q8.5>, d16, d24
    d1dc:			; <UNDEFINED> instruction: 0x63a30202
    d1e0:			; <UNDEFINED> instruction: 0xf04f65a2
    d1e4:	strtvs	r7, [r3], #-512	; 0xfffffe00
    d1e8:	strtvs	r2, [r2], #832	; 0x340
    d1ec:	addvc	pc, r0, #1325400064	; 0x4f000000
    d1f0:	strbtvs	r6, [r3], #-995	; 0xfffffc1d
    d1f4:	vst1.8	{d22-d24}, [pc :128], r3
    d1f8:	strbtvs	r7, [r0], #768	; 0x300
    d1fc:	andvs	pc, r0, pc, asr #8
    d200:			; <UNDEFINED> instruction: 0xf04f6561
    d204:			; <UNDEFINED> instruction: 0x666231ff
    d208:	strvs	r2, [r5, #-640]!	; 0xfffffd80
    d20c:	stmib	r4, {r5, r6, r7, r8, sl, sp, lr}^
    d210:			; <UNDEFINED> instruction: 0x6723331a
    d214:	tstcs	sp, r4, asr #19
    d218:	svclt	0x0000e7bc
    d21c:	andeq	r6, r2, r4, ror r8
    d220:	andeq	r0, r0, r0, lsr #12
    d224:	andcc	r6, r1, #131072	; 0x20000
    d228:	ldrbmi	r6, [r0, -r2]!
    d22c:	blcc	67240 <_dbus_user_database_lock_system@plt+0x60c14>
    d230:	stmdblt	r3, {r0, r1, sp, lr}
    d234:			; <UNDEFINED> instruction: 0x4770e592
    d238:			; <UNDEFINED> instruction: 0x460cb538
    d23c:	strtmi	r4, [r0], -r9, lsl #18
    d240:	ldrbtmi	r4, [r9], #-1557	; 0xfffff9eb
    d244:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d248:	andcs	fp, r1, r8, lsl #18
    d24c:	bmi	1bc734 <_dbus_user_database_lock_system@plt+0x1b6108>
    d250:	stmdbmi	r6, {r3, r5, r9, sl, lr}
    d254:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    d258:			; <UNDEFINED> instruction: 0xf7f84479
    d25c:	andcs	lr, r0, r0, lsl sl
    d260:	svclt	0x0000bd38
    d264:	andeq	r1, r1, r2, lsl #16
    d268:	strdeq	r1, [r1], -sl
    d26c:	andeq	r0, r1, ip, asr #5
    d270:	ldrbmi	lr, [r0, sp, lsr #18]!
    d274:			; <UNDEFINED> instruction: 0xf8df4617
    d278:	ldrmi	r2, [r8], ip, lsl #21
    d27c:	bcc	fe24b600 <_dbus_user_database_lock_system@plt+0xfe244fd4>
    d280:	ldrbtmi	fp, [sl], #-150	; 0xffffff6a
    d284:	andscc	r4, r4, r5, lsl #12
    d288:	ldrsbtge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    d28c:			; <UNDEFINED> instruction: 0x460e58d3
    d290:	bls	1e4b614 <_dbus_user_database_lock_system@plt+0x1e44fe8>
    d294:	tstls	r5, #1769472	; 0x1b0000
    d298:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d29c:	ldcl	7, cr15, [sl], {248}	; 0xf8
    d2a0:	strdlt	r4, [r8, r9]!
    d2a4:	orrslt	r6, ip, r4, lsl #16
    d2a8:			; <UNDEFINED> instruction: 0xf0002c01
    d2ac:	stccs	0, cr8, [r6], {162}	; 0xa2
    d2b0:	rscshi	pc, lr, r0
    d2b4:	eorsle	r2, r9, r0, lsl ip
    d2b8:	bcs	154b63c <_dbus_user_database_lock_system@plt+0x1545010>
    d2bc:			; <UNDEFINED> instruction: 0xf8df4633
    d2c0:			; <UNDEFINED> instruction: 0x46501a54
    d2c4:	strcs	r4, [r0], #-1146	; 0xfffffb86
    d2c8:			; <UNDEFINED> instruction: 0xf7f84479
    d2cc:			; <UNDEFINED> instruction: 0xe012e9d8
    d2d0:	bhi	114b654 <_dbus_user_database_lock_system@plt+0x1145028>
    d2d4:	ldrbtmi	r4, [r8], #1584	; 0x630
    d2d8:			; <UNDEFINED> instruction: 0xf7f94641
    d2dc:			; <UNDEFINED> instruction: 0x4604e938
    d2e0:	cmnle	sl, r0, lsl #16
    d2e4:	stmiblt	fp!, {r0, r1, r3, r4, r5, fp, sp, lr}
    d2e8:	tstcs	r1, r8, lsr #12
    d2ec:	ldc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    d2f0:	rsble	r2, r6, r0, lsl #16
    d2f4:			; <UNDEFINED> instruction: 0xf8df2401
    d2f8:			; <UNDEFINED> instruction: 0xf8df2a24
    d2fc:	ldrbtmi	r3, [sl], #-2572	; 0xfffff5f4
    d300:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d304:	subsmi	r9, sl, r5, lsl fp
    d308:	subshi	pc, r8, #64	; 0x40
    d30c:	andslt	r4, r6, r0, lsr #12
    d310:			; <UNDEFINED> instruction: 0x87f0e8bd
    d314:	bcs	24b698 <_dbus_user_database_lock_system@plt+0x24506c>
    d318:			; <UNDEFINED> instruction: 0xf8df4650
    d31c:	ldrbtmi	r1, [sl], #-2568	; 0xfffff5f8
    d320:	andhi	pc, r0, sp, asr #17
    d324:			; <UNDEFINED> instruction: 0xf7f84479
    d328:	strb	lr, [r4, sl, lsr #19]!
    d32c:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d330:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d334:			; <UNDEFINED> instruction: 0xf7f9910b
    d338:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    d33c:	sbcshi	pc, ip, r0, asr #32
    d340:	stmibvs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d344:			; <UNDEFINED> instruction: 0xf8df4643
    d348:	ldrtmi	r4, [sl], -r8, ror #19
    d34c:	ldrbtmi	r9, [lr], #-5
    d350:	ldmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
    d354:	cfldrsge	mvf9, [r0], {1}
    d358:	strtmi	r9, [r8], -r4
    d35c:	stmdbls	fp, {r1, sl, ip, pc}
    d360:	andge	pc, r0, sp, asr #17
    d364:			; <UNDEFINED> instruction: 0xf7fe9603
    d368:			; <UNDEFINED> instruction: 0x4604fd53
    d36c:	sbcle	r2, r2, r0, lsl #16
    d370:			; <UNDEFINED> instruction: 0x46282111
    d374:	ldc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
    d378:	stmdacs	r0, {r2, r9, sl, lr}
    d37c:	cmnhi	ip, r0	; <UNPREDICTABLE>
    d380:	stmdacs	r0, {r4, fp, ip, pc}
    d384:	tsthi	r8, r0	; <UNPREDICTABLE>
    d388:	blcs	33fd4 <_dbus_user_database_lock_system@plt+0x2d9a8>
    d38c:	tsthi	r4, r0	; <UNPREDICTABLE>
    d390:	bl	ff6cb378 <_dbus_user_database_lock_system@plt+0xff6c4d4c>
    d394:	lsllt	r4, r4, #12
    d398:			; <UNDEFINED> instruction: 0xf7f89811
    d39c:			; <UNDEFINED> instruction: 0x4606ebd6
    d3a0:			; <UNDEFINED> instruction: 0xf0002800
    d3a4:			; <UNDEFINED> instruction: 0xf8d58165
    d3a8:	ldrtmi	r0, [r2], -r4, lsl #1
    d3ac:			; <UNDEFINED> instruction: 0xf7f84621
    d3b0:	stmdacs	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    d3b4:			; <UNDEFINED> instruction: 0x4620d19e
    d3b8:	ldmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3bc:			; <UNDEFINED> instruction: 0xf7f84630
    d3c0:			; <UNDEFINED> instruction: 0xf8dfe854
    d3c4:			; <UNDEFINED> instruction: 0x46503970
    d3c8:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d3cc:			; <UNDEFINED> instruction: 0xf8592400
    d3d0:	ldrbtmi	r2, [r9], #-3
    d3d4:	bl	b4b3bc <_dbus_user_database_lock_system@plt+0xb44d90>
    d3d8:			; <UNDEFINED> instruction: 0xf8dfe78d
    d3dc:	ldrtmi	r2, [r3], -r0, ror #18
    d3e0:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d3e4:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    d3e8:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    d3ec:	stmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d3f0:	ldrtmi	lr, [r0], -r1, lsl #15
    d3f4:	blx	1a49400 <_dbus_user_database_lock_system@plt+0x1a42dd4>
    d3f8:	strmi	r2, [r1], -r3, lsl #16
    d3fc:	adcshi	pc, lr, r0
    d400:			; <UNDEFINED> instruction: 0xf000280f
    d404:	stmdacs	sl, {r2, r5, r6, r7, pc}
    d408:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    d40c:			; <UNDEFINED> instruction: 0xf0002815
    d410:	ldmdacs	r4, {r0, r1, r2, r3, r4, r8, pc}
    d414:	teqhi	fp, r0	; <UNPREDICTABLE>
    d418:			; <UNDEFINED> instruction: 0xf000280b
    d41c:	stmdacs	r4, {r0, r1, r2, r4, r6, r8, pc}
    d420:	msrhi	SPSR_fsx, r0
    d424:			; <UNDEFINED> instruction: 0xf0002805
    d428:	stmdacs	sp, {r0, r2, r7, r8, pc}
    d42c:			; <UNDEFINED> instruction: 0x81a4f000
    d430:			; <UNDEFINED> instruction: 0xf000280e
    d434:	ldmdacs	r2, {r0, r2, r6, r7, r8, pc}
    d438:	bicshi	pc, r5, r0
    d43c:			; <UNDEFINED> instruction: 0xf0002813
    d440:	ldmdacs	r6, {r0, r3, r4, r5, r9, pc}
    d444:	rsbshi	pc, r4, #0
    d448:			; <UNDEFINED> instruction: 0xf000280c
    d44c:	stmdacs	r2, {r1, r2, r3, r4, r6, r9, pc}
    d450:	movwhi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    d454:			; <UNDEFINED> instruction: 0xf0002806
    d458:	stmdacs	r7, {r0, r1, r6, r7, r9, pc}
    d45c:	ldmdacs	r0, {r2, r3, r4, r6, ip, lr, pc}
    d460:	adchi	pc, r1, #0
    d464:			; <UNDEFINED> instruction: 0xf0402817
    d468:	strtmi	r8, [r8], -lr, lsl #5
    d46c:	ldc2	7, cr15, [r8], #1016	; 0x3f8
    d470:	stmdacs	r0, {r2, r9, sl, lr}
    d474:	rsbshi	pc, sp, #0
    d478:	stmiane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d47c:	strbmi	r2, [r3], -r0, lsl #8
    d480:	ldrbtmi	r9, [r9], #-1027	; 0xfffffbfd
    d484:	ldmdbge	r1, {r0, r8, ip, pc}
    d488:			; <UNDEFINED> instruction: 0xf8df9102
    d48c:			; <UNDEFINED> instruction: 0x463a18bc
    d490:			; <UNDEFINED> instruction: 0xf8cd4628
    d494:	ldrbtmi	sl, [r9], #-0
    d498:	ldc2	7, cr15, [sl], #1016	; 0x3f8
    d49c:	stmdacs	r0, {r2, r9, sl, lr}
    d4a0:	svcge	0x0029f43f
    d4a4:			; <UNDEFINED> instruction: 0x46519811
    d4a8:	mrc2	7, 5, pc, cr6, cr11, {7}
    d4ac:	str	r4, [r2, -r4, lsl #12]!
    d4b0:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d4b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d4b8:	stmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d4bc:	rsble	r2, r7, r0, lsl #16
    d4c0:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d4c4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d4c8:	stmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d4cc:			; <UNDEFINED> instruction: 0xf0402800
    d4d0:	mulls	r0, r0, r0
    d4d4:	ldrtmi	r4, [sl], -r3, asr #12
    d4d8:			; <UNDEFINED> instruction: 0x46284631
    d4dc:	andge	pc, r4, sp, asr #17
    d4e0:	ldc2l	7, cr15, [sl, #1016]	; 0x3f8
    d4e4:	suble	r2, r7, r0, lsl #16
    d4e8:	tstcs	r9, r8, lsr #12
    d4ec:	ldc2l	7, cr15, [r8], #-1016	; 0xfffffc08
    d4f0:			; <UNDEFINED> instruction: 0xf47f2800
    d4f4:			; <UNDEFINED> instruction: 0xe764aeff
    d4f8:	ldmdapl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d4fc:			; <UNDEFINED> instruction: 0xf8df4633
    d500:			; <UNDEFINED> instruction: 0x46502858
    d504:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d508:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    d50c:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    d510:			; <UNDEFINED> instruction: 0xf7f82400
    d514:			; <UNDEFINED> instruction: 0xe6eee8b4
    d518:			; <UNDEFINED> instruction: 0xf7fe4628
    d51c:	strmi	pc, [r6], -r1, ror #24
    d520:			; <UNDEFINED> instruction: 0xf8dfb300
    d524:	strcs	r1, [r0], #-2108	; 0xfffff7c4
    d528:	strls	r4, [r3], #-1603	; 0xfffff9bd
    d52c:	tstls	r1, r9, ror r4
    d530:	tstls	r2, r1, lsl r9
    d534:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d538:			; <UNDEFINED> instruction: 0x4628463a
    d53c:	andge	pc, r0, sp, asr #17
    d540:			; <UNDEFINED> instruction: 0xf7fe4479
    d544:	strmi	pc, [r4], -r5, ror #24
    d548:			; <UNDEFINED> instruction: 0xf43f2800
    d54c:	ldcls	14, cr10, [r1], {212}	; 0xd4
    d550:			; <UNDEFINED> instruction: 0xf0002c00
    d554:			; <UNDEFINED> instruction: 0x4620823b
    d558:	b	ffdcb540 <_dbus_user_database_lock_system@plt+0xffdc4f14>
    d55c:	stmdacs	r0, {r4, r5, r7, sp, lr}
    d560:	mcrge	4, 6, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    d564:			; <UNDEFINED> instruction: 0x37ccf8df
    d568:			; <UNDEFINED> instruction: 0xf8df4650
    d56c:			; <UNDEFINED> instruction: 0xf85917fc
    d570:	ldrbtmi	r2, [r9], #-3
    d574:	b	174b55c <_dbus_user_database_lock_system@plt+0x1744f30>
    d578:	ldrt	r2, [ip], r0, lsl #8
    d57c:	blcs	27670 <_dbus_user_database_lock_system@plt+0x21044>
    d580:			; <UNDEFINED> instruction: 0x4628d157
    d584:	stc2	7, cr15, [ip], #-1016	; 0xfffffc08
    d588:			; <UNDEFINED> instruction: 0xf47f2800
    d58c:			; <UNDEFINED> instruction: 0xe718aeb3
    d590:	strbmi	r2, [r3], -r1
    d594:	ldrtmi	r9, [sl], -r0
    d598:			; <UNDEFINED> instruction: 0x46284631
    d59c:	andge	pc, r4, sp, asr #17
    d5a0:	ldc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
    d5a4:	rscle	r2, r7, r0, lsl #16
    d5a8:	tstcs	r8, r8, lsr #12
    d5ac:	ldc2	7, cr15, [r8], {254}	; 0xfe
    d5b0:			; <UNDEFINED> instruction: 0xf47f2800
    d5b4:			; <UNDEFINED> instruction: 0xe704ae9f
    d5b8:	sbfxcs	pc, pc, #17, #17
    d5bc:			; <UNDEFINED> instruction: 0xf8df4650
    d5c0:	strcs	r1, [r0], #-1968	; 0xfffff850
    d5c4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    d5c8:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d5cc:	ldmdavs	fp!, {r0, r1, r4, r7, r9, sl, sp, lr, pc}
    d5d0:	sbcsle	r2, r6, r0, lsl #22
    d5d4:			; <UNDEFINED> instruction: 0x579cf8df
    d5d8:			; <UNDEFINED> instruction: 0xf8df4650
    d5dc:	strcs	r2, [r0], #-1948	; 0xfffff864
    d5e0:			; <UNDEFINED> instruction: 0x1798f8df
    d5e4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    d5e8:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    d5ec:	stmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d5f0:			; <UNDEFINED> instruction: 0xf8dfe681
    d5f4:	ldrtmi	r5, [r3], -ip, lsl #15
    d5f8:			; <UNDEFINED> instruction: 0x2788f8df
    d5fc:			; <UNDEFINED> instruction: 0xf8df4650
    d600:	ldrbtmi	r1, [sp], #-1928	; 0xfffff878
    d604:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d608:	strcs	r4, [r0], #-1145	; 0xfffffb87
    d60c:	ldmda	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d610:	ldmdavs	fp!, {r0, r4, r5, r6, r9, sl, sp, lr, pc}
    d614:	cmple	sl, r0, lsl #22
    d618:			; <UNDEFINED> instruction: 0xf7fe4628
    d61c:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    d620:	mcrge	4, 6, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    d624:	umullcc	pc, r8, r5, r8	; <UNPREDICTABLE>
    d628:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    d62c:	addcc	pc, r8, r5, lsl #17
    d630:			; <UNDEFINED> instruction: 0xf8dfe661
    d634:			; <UNDEFINED> instruction: 0x46505758
    d638:	smmlscs	r4, pc, r8, pc	; <UNPREDICTABLE>
    d63c:			; <UNDEFINED> instruction: 0xf8df2400
    d640:	ldrbtmi	r1, [sp], #-1876	; 0xfffff8ac
    d644:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d648:			; <UNDEFINED> instruction: 0xf7f84479
    d64c:			; <UNDEFINED> instruction: 0xe652e818
    d650:	blcs	27744 <_dbus_user_database_lock_system@plt+0x21118>
    d654:	strtmi	sp, [r8], -r5, asr #2
    d658:	blx	ff0cb65a <_dbus_user_database_lock_system@plt+0xff0c502e>
    d65c:			; <UNDEFINED> instruction: 0xf43f2800
    d660:			; <UNDEFINED> instruction: 0xf895aeb0
    d664:			; <UNDEFINED> instruction: 0xf0433088
    d668:			; <UNDEFINED> instruction: 0xf8850302
    d66c:	strb	r3, [r2], -r8, lsl #1
    d670:			; <UNDEFINED> instruction: 0xf7f74620
    d674:			; <UNDEFINED> instruction: 0xe6a4eefa
    d678:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    d67c:			; <UNDEFINED> instruction: 0xf8df4650
    d680:			; <UNDEFINED> instruction: 0xf8591718
    d684:	ldrbtmi	r2, [r9], #-3
    d688:	ldmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d68c:	ldmdavs	fp!, {r0, r1, r4, r5, r9, sl, sp, lr, pc}
    d690:	cmple	r0, r0, lsl #22
    d694:			; <UNDEFINED> instruction: 0xf7fe4628
    d698:	stmdacs	r0, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    d69c:	mrcge	4, 4, APSR_nzcv, cr1, cr15, {1}
    d6a0:	umullcc	pc, r8, r5, r8	; <UNPREDICTABLE>
    d6a4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    d6a8:	addcc	pc, r8, r5, lsl #17
    d6ac:			; <UNDEFINED> instruction: 0xf8dfe623
    d6b0:	ldrbmi	r5, [r0], -ip, ror #13
    d6b4:	usatcs	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    d6b8:			; <UNDEFINED> instruction: 0xf8df2400
    d6bc:	ldrbtmi	r1, [sp], #-1768	; 0xfffff918
    d6c0:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d6c4:			; <UNDEFINED> instruction: 0xf7f74479
    d6c8:			; <UNDEFINED> instruction: 0xe614efda
    d6cc:	blcs	277c0 <_dbus_user_database_lock_system@plt+0x21194>
    d6d0:	strtmi	sp, [r8], -r3, asr #2
    d6d4:			; <UNDEFINED> instruction: 0xf7fe210b
    d6d8:	stmdacs	r0, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
    d6dc:	mcrge	4, 0, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    d6e0:			; <UNDEFINED> instruction: 0xf8dfe66f
    d6e4:	ldrbmi	r5, [r0], -r4, asr #13
    d6e8:			; <UNDEFINED> instruction: 0x26c0f8df
    d6ec:			; <UNDEFINED> instruction: 0xf8df2400
    d6f0:	ldrbtmi	r1, [sp], #-1728	; 0xfffff940
    d6f4:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d6f8:			; <UNDEFINED> instruction: 0xf7f74479
    d6fc:	ldrb	lr, [sl, #4032]!	; 0xfc0
    d700:	blcs	277f4 <_dbus_user_database_lock_system@plt+0x211c8>
    d704:	strtmi	sp, [r8], -fp, asr #2
    d708:			; <UNDEFINED> instruction: 0xf7fe2104
    d70c:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    d710:	cfldrdge	mvd15, [r0, #508]!	; 0x1fc
    d714:			; <UNDEFINED> instruction: 0xf8dfe655
    d718:			; <UNDEFINED> instruction: 0x4650569c
    d71c:			; <UNDEFINED> instruction: 0x2698f8df
    d720:			; <UNDEFINED> instruction: 0xf8df2400
    d724:	ldrbtmi	r1, [sp], #-1688	; 0xfffff968
    d728:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d72c:			; <UNDEFINED> instruction: 0xf7f74479
    d730:	strb	lr, [r0, #4006]!	; 0xfa6
    d734:	blcs	27828 <_dbus_user_database_lock_system@plt+0x211fc>
    d738:	svcge	0x0023f43f
    d73c:	pkhtbpl	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    d740:			; <UNDEFINED> instruction: 0xf8df4650
    d744:	strcs	r2, [r0], #-1664	; 0xfffff980
    d748:			; <UNDEFINED> instruction: 0x167cf8df
    d74c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    d750:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    d754:	svc	0x0092f7f7
    d758:			; <UNDEFINED> instruction: 0xf8dfe5cd
    d75c:			; <UNDEFINED> instruction: 0x46505670
    d760:			; <UNDEFINED> instruction: 0x266cf8df
    d764:			; <UNDEFINED> instruction: 0xf8df2400
    d768:	ldrbtmi	r1, [sp], #-1644	; 0xfffff994
    d76c:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d770:			; <UNDEFINED> instruction: 0xf7f74479
    d774:	ldr	lr, [lr, #3972]!	; 0xf84
    d778:	blcs	2786c <_dbus_user_database_lock_system@plt+0x21240>
    d77c:	svcge	0x0001f43f
    d780:			; <UNDEFINED> instruction: 0x5654f8df
    d784:			; <UNDEFINED> instruction: 0xf8df4650
    d788:	strcs	r2, [r0], #-1620	; 0xfffff9ac
    d78c:			; <UNDEFINED> instruction: 0x1650f8df
    d790:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    d794:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    d798:	svc	0x0070f7f7
    d79c:			; <UNDEFINED> instruction: 0xf8dfe5ab
    d7a0:	ldrbmi	r5, [r0], -r4, asr #12
    d7a4:			; <UNDEFINED> instruction: 0x2640f8df
    d7a8:			; <UNDEFINED> instruction: 0xf8df2400
    d7ac:	ldrbtmi	r1, [sp], #-1600	; 0xfffff9c0
    d7b0:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d7b4:			; <UNDEFINED> instruction: 0xf7f74479
    d7b8:	ldr	lr, [ip, #3938]	; 0xf62
    d7bc:	mcrr	7, 15, pc, r0, cr8	; <UNPREDICTABLE>
    d7c0:	blcs	278b4 <_dbus_user_database_lock_system@plt+0x21288>
    d7c4:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
    d7c8:			; <UNDEFINED> instruction: 0x5624f8df
    d7cc:			; <UNDEFINED> instruction: 0xf8df4650
    d7d0:	strcs	r2, [r0], #-1572	; 0xfffff9dc
    d7d4:			; <UNDEFINED> instruction: 0x1620f8df
    d7d8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    d7dc:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    d7e0:	svc	0x004cf7f7
    d7e4:	ldmdavs	fp!, {r0, r1, r2, r7, r8, sl, sp, lr, pc}
    d7e8:			; <UNDEFINED> instruction: 0x2600af11
    d7ec:	ldrls	r2, [r1], -r1, lsl #4
    d7f0:	ldrhtvs	r6, [lr], #-14
    d7f4:			; <UNDEFINED> instruction: 0x961060fe
    d7f8:	subcs	pc, ip, sp, lsl #17
    d7fc:	cmple	sl, r0, lsl #22
    d800:			; <UNDEFINED> instruction: 0xf7fe4628
    d804:	bicslt	pc, r0, #970752	; 0xed000
    d808:			; <UNDEFINED> instruction: 0x4639ae10
    d80c:			; <UNDEFINED> instruction: 0xf00d4630
    d810:	cmplt	r0, #1264	; 0x4f0	; <UNPREDICTABLE>
    d814:	eoreq	pc, ip, r5, lsl #2
    d818:	ldrtmi	r2, [r1], -r3, lsl #4
    d81c:	blx	feacb81e <_dbus_user_database_lock_system@plt+0xfeac51f2>
    d820:	ldrtmi	fp, [r0], -r0, ror #2
    d824:			; <UNDEFINED> instruction: 0xff20f00d
    d828:			; <UNDEFINED> instruction: 0xf105b348
    d82c:	andcs	r0, r0, #44	; 0x2c
    d830:			; <UNDEFINED> instruction: 0xf7fe4631
    d834:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    d838:	cfldrdge	mvd15, [sp, #-508]	; 0xfffffe04
    d83c:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    d840:			; <UNDEFINED> instruction: 0xf8df4650
    d844:	strcs	r1, [r0], #-1464	; 0xfffffa48
    d848:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d84c:			; <UNDEFINED> instruction: 0xf7f84479
    d850:			; <UNDEFINED> instruction: 0xf8dfe8f0
    d854:	strtmi	r3, [r2], -ip, lsr #11
    d858:			; <UNDEFINED> instruction: 0xf8594630
    d85c:			; <UNDEFINED> instruction: 0xf7f81003
    d860:	ldrtmi	lr, [r0], -lr, asr #29
    d864:	stc	7, cr15, [r8, #992]	; 0x3e0
    d868:			; <UNDEFINED> instruction: 0xf8dfe545
    d86c:	ldmdbls	r2, {r3, r4, r7, r8, sl}
    d870:			; <UNDEFINED> instruction: 0xf7f84478
    d874:			; <UNDEFINED> instruction: 0x4638ecfa
    d878:	stcl	7, cr15, [r2, #992]	; 0x3e0
    d87c:			; <UNDEFINED> instruction: 0xf8dfe7d1
    d880:			; <UNDEFINED> instruction: 0x465034b4
    d884:	strne	pc, [r0, #2271]	; 0x8df
    d888:			; <UNDEFINED> instruction: 0xf8592400
    d88c:	ldrbtmi	r2, [r9], #-3
    d890:	stmia	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d894:			; <UNDEFINED> instruction: 0xf8dfe52f
    d898:			; <UNDEFINED> instruction: 0x46505574
    d89c:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    d8a0:			; <UNDEFINED> instruction: 0xf8df4634
    d8a4:	ldrbtmi	r1, [sp], #-1392	; 0xfffffa90
    d8a8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d8ac:			; <UNDEFINED> instruction: 0xf7f74479
    d8b0:	str	lr, [r0, #-3814]!	; 0xfffff11a
    d8b4:			; <UNDEFINED> instruction: 0x2600683f
    d8b8:	svccs	0x00009611
    d8bc:	strtmi	sp, [r8], -r9, asr #2
    d8c0:	blx	fe3cb8c0 <_dbus_user_database_lock_system@plt+0xfe3c5294>
    d8c4:			; <UNDEFINED> instruction: 0xf0002800
    d8c8:	mnfgedp	f0, #0.0
    d8cc:			; <UNDEFINED> instruction: 0xf00d4630
    d8d0:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d8d4:			; <UNDEFINED> instruction: 0x81a1f000
    d8d8:	eoreq	pc, ip, r5, lsl #2
    d8dc:			; <UNDEFINED> instruction: 0x4631463a
    d8e0:	blx	124b8e2 <_dbus_user_database_lock_system@plt+0x12452b6>
    d8e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d8e8:	cfstrsge	mvf15, [r5, #-508]	; 0xfffffe04
    d8ec:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d8f0:			; <UNDEFINED> instruction: 0xf8df4650
    d8f4:	strtmi	r1, [ip], -r4, lsr #10
    d8f8:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d8fc:			; <UNDEFINED> instruction: 0xf7f84479
    d900:			; <UNDEFINED> instruction: 0xf8dfe898
    d904:			; <UNDEFINED> instruction: 0x462a34fc
    d908:	ldmdavs	fp!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    d90c:			; <UNDEFINED> instruction: 0xf43f2b00
    d910:			; <UNDEFINED> instruction: 0xf8dfae38
    d914:	ldrbmi	r5, [r0], -r8, lsl #10
    d918:	strcs	pc, [r4, #-2271]	; 0xfffff721
    d91c:			; <UNDEFINED> instruction: 0xf8df2400
    d920:	ldrbtmi	r1, [sp], #-1284	; 0xfffffafc
    d924:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d928:			; <UNDEFINED> instruction: 0xf7f74479
    d92c:	strbt	lr, [r2], #3752	; 0xea8
    d930:	blcs	27a24 <_dbus_user_database_lock_system@plt+0x213f8>
    d934:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
    d938:			; <UNDEFINED> instruction: 0xf7fe4628
    d93c:	stmdacs	r0, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
    d940:	cfldrsge	mvf15, [pc, #-252]!	; d84c <_dbus_user_database_lock_system@plt+0x7220>
    d944:	umullcc	pc, r8, r5, r8	; <UNPREDICTABLE>
    d948:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    d94c:	addcc	pc, r8, r5, lsl #17
    d950:			; <UNDEFINED> instruction: 0xf8dfe4d1
    d954:			; <UNDEFINED> instruction: 0x463b54d4
    d958:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    d95c:			; <UNDEFINED> instruction: 0xf8df4650
    d960:	ldrbtmi	r1, [sp], #-1232	; 0xfffffb30
    d964:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d968:			; <UNDEFINED> instruction: 0x46344479
    d96c:	mcr	7, 4, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    d970:	blmi	ffc46c7c <_dbus_user_database_lock_system@plt+0xffc40650>
    d974:			; <UNDEFINED> instruction: 0xf8df4650
    d978:			; <UNDEFINED> instruction: 0xf85914bc
    d97c:	ldrbtmi	r2, [r9], #-3
    d980:	ldmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d984:			; <UNDEFINED> instruction: 0xf8dfe4b7
    d988:			; <UNDEFINED> instruction: 0x463354b0
    d98c:	strtcs	pc, [ip], #2271	; 0x8df
    d990:			; <UNDEFINED> instruction: 0xf8df4650
    d994:	ldrbtmi	r1, [sp], #-1196	; 0xfffffb54
    d998:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d99c:	strcs	r4, [r0], #-1145	; 0xfffffb87
    d9a0:	mcr	7, 3, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    d9a4:	ldmdavs	fp!, {r0, r1, r2, r5, r7, sl, sp, lr, pc}
    d9a8:			; <UNDEFINED> instruction: 0xf43f2b00
    d9ac:			; <UNDEFINED> instruction: 0xf8dfadea
    d9b0:			; <UNDEFINED> instruction: 0x46505494
    d9b4:	ldrcs	pc, [r0], #2271	; 0x8df
    d9b8:			; <UNDEFINED> instruction: 0xf8df2400
    d9bc:	ldrbtmi	r1, [sp], #-1168	; 0xfffffb70
    d9c0:	strls	r4, [r0, #-1146]	; 0xfffffb86
    d9c4:			; <UNDEFINED> instruction: 0xf7f74479
    d9c8:	ldr	lr, [r4], #3674	; 0xe5a
    d9cc:	strcs	pc, [r0], #2271	; 0x8df
    d9d0:			; <UNDEFINED> instruction: 0xf8df4650
    d9d4:	ldrbtmi	r1, [sl], #-1152	; 0xfffffb80
    d9d8:			; <UNDEFINED> instruction: 0xf7f74479
    d9dc:	str	lr, [sl], #3664	; 0xe50
    d9e0:			; <UNDEFINED> instruction: 0xf7fe4628
    d9e4:			; <UNDEFINED> instruction: 0x4606f9fd
    d9e8:			; <UNDEFINED> instruction: 0xf0002800
    d9ec:			; <UNDEFINED> instruction: 0xf8df80b1
    d9f0:	strtmi	r1, [r8], -r8, ror #8
    d9f4:	adcsvs	r2, r5, r0, lsl #10
    d9f8:	tstls	r7, r9, ror r4
    d9fc:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    da00:			; <UNDEFINED> instruction: 0xf8df463a
    da04:			; <UNDEFINED> instruction: 0x4643c45c
    da08:			; <UNDEFINED> instruction: 0xf8df4479
    da0c:	tstls	r1, r8, asr r4
    da10:	tstls	r8, r0, lsl r9
    da14:	tstls	r6, pc, lsl #18
    da18:	tstls	r4, lr, lsl #18
    da1c:	tstls	r2, sp, lsl #18
    da20:			; <UNDEFINED> instruction: 0xf8df44fc
    da24:	ldrbtmi	r1, [pc], #-1092	; da2c <_dbus_user_database_lock_system@plt+0x7400>
    da28:	ldrbtmi	r9, [r9], #-1289	; 0xfffffaf7
    da2c:	andge	pc, r0, sp, asr #17
    da30:	andsgt	pc, r4, sp, asr #17
    da34:			; <UNDEFINED> instruction: 0xf7fe9703
    da38:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    da3c:	cfldrsge	mvf15, [ip, #252]	; 0xfc
    da40:	ldrdpl	lr, [sp, -sp]
    da44:	rsble	r2, lr, r0, lsl #26
    da48:			; <UNDEFINED> instruction: 0xf0002900
    da4c:			; <UNDEFINED> instruction: 0xf8df80aa
    da50:			; <UNDEFINED> instruction: 0x4650241c
    da54:	ldrne	pc, [r8], #-2271	; 0xfffff721
    da58:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    da5c:			; <UNDEFINED> instruction: 0xf7f74479
    da60:	strb	lr, [r8], #-3598	; 0xfffff1f2
    da64:			; <UNDEFINED> instruction: 0xf7fe4628
    da68:			; <UNDEFINED> instruction: 0x4606f9bb
    da6c:			; <UNDEFINED> instruction: 0xf0002800
    da70:			; <UNDEFINED> instruction: 0xf89080fc
    da74:	ldrtmi	lr, [sl], -r8
    da78:			; <UNDEFINED> instruction: 0x462849fe
    da7c:	mvnsgt	pc, #14614528	; 0xdf0000
    da80:	streq	pc, [r7, #-46]	; 0xffffffd2
    da84:	eorsvc	r4, r5, #2030043136	; 0x79000000
    da88:	ldrbtmi	r4, [ip], #4092	; 0xffc
    da8c:	ldmdbge	r1, {r0, r8, ip, pc}
    da90:	stmdbge	pc, {r1, r2, r8, ip, pc}	; <UNPREDICTABLE>
    da94:	ldmdbge	r0, {r2, r8, ip, pc}
    da98:	ldrbtmi	r9, [pc], #-258	; daa0 <_dbus_user_database_lock_system@plt+0x7474>
    da9c:	strcs	r4, [r0, #-2552]	; 0xfffff608
    daa0:			; <UNDEFINED> instruction: 0xf8cd4643
    daa4:	ldrbtmi	sl, [r9], #-0
    daa8:	andsgt	pc, r4, sp, asr #17
    daac:	strls	r9, [r7, #-1795]	; 0xfffff8fd
    dab0:			; <UNDEFINED> instruction: 0xf9aef7fe
    dab4:			; <UNDEFINED> instruction: 0xf43f2800
    dab8:	ldcls	13, cr10, [r0, #-380]	; 0xfffffe84
    dabc:	ldmibmi	r1!, {r0, r2, r3, r4, r6, r8, ip, sp, pc}^
    dac0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    dac4:	stcl	7, cr15, [r2, #-992]	; 0xfffffc20
    dac8:			; <UNDEFINED> instruction: 0xf0402800
    dacc:	bvc	cedcdc <_dbus_user_database_lock_system@plt+0xce76b0>
    dad0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    dad4:	sfmls	f7, 4, [pc, #-204]	; da10 <_dbus_user_database_lock_system@plt+0x73e4>
    dad8:	stmibmi	fp!, {r0, r2, r3, r4, r6, r8, ip, sp, pc}^
    dadc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    dae0:	ldc	7, cr15, [r4, #-992]!	; 0xfffffc20
    dae4:			; <UNDEFINED> instruction: 0xf0402800
    dae8:	bvc	cede1c <_dbus_user_database_lock_system@plt+0xce77f0>
    daec:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    daf0:	lfmls	f7, 4, [r1, #-204]	; 0xffffff34
    daf4:			; <UNDEFINED> instruction: 0xf43f2d00
    daf8:	stmibmi	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}^
    dafc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    db00:	stc	7, cr15, [r4, #-992]!	; 0xfffffc20
    db04:			; <UNDEFINED> instruction: 0xf0002800
    db08:	stmibmi	r1!, {r1, r3, r5, r7, pc}^
    db0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    db10:	ldc	7, cr15, [ip, #-992]	; 0xfffffc20
    db14:			; <UNDEFINED> instruction: 0xf0402800
    db18:	bvc	cedd80 <_dbus_user_database_lock_system@plt+0xce7754>
    db1c:	orreq	pc, r2, #96, 6	; 0x80000001
    db20:			; <UNDEFINED> instruction: 0xf7ff7233
    db24:	svcls	0x000fbbe8
    db28:	svccs	0x0000b321
    db2c:	blls	442170 <_dbus_user_database_lock_system@plt+0x43bb44>
    db30:	orrle	r2, ip, r0, lsl #22
    db34:	andls	sl, fp, r1, lsl r8
    db38:	svc	0x00d4f7f7
    db3c:			; <UNDEFINED> instruction: 0xf106980b
    db40:			; <UNDEFINED> instruction: 0xf00d010c
    db44:	cmnlt	r0, r5, asr fp	; <UNPREDICTABLE>
    db48:	adcsvs	r2, r3, r3, lsl #6
    db4c:	bllt	ff50bb50 <_dbus_user_database_lock_system@plt+0xff505524>
    db50:			; <UNDEFINED> instruction: 0x46504b78
    db54:	strcs	r4, [r0], #-2511	; 0xfffff631
    db58:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    db5c:			; <UNDEFINED> instruction: 0xf7f74479
    db60:			; <UNDEFINED> instruction: 0xf7ffef68
    db64:	stmiami	ip, {r3, r6, r7, r8, r9, fp, ip, sp, pc}^
    db68:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
    db6c:	bl	1f4bb54 <_dbus_user_database_lock_system@plt+0x1f45528>
    db70:	bllt	ff08bb74 <_dbus_user_database_lock_system@plt+0xff085548>
    db74:			; <UNDEFINED> instruction: 0xf0002f00
    db78:	blls	42ddd4 <_dbus_user_database_lock_system@plt+0x4277a8>
    db7c:			; <UNDEFINED> instruction: 0xf47f2b00
    db80:	ldmdage	r1, {r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
    db84:	andls	r4, fp, r9, lsr r6
    db88:	svc	0x00acf7f7
    db8c:			; <UNDEFINED> instruction: 0xf106980b
    db90:			; <UNDEFINED> instruction: 0xf00d010c
    db94:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    db98:	movwcs	sp, #16509	; 0x407d
    db9c:			; <UNDEFINED> instruction: 0xf7ff60b3
    dba0:	blls	3fca50 <_dbus_user_database_lock_system@plt+0x3f6424>
    dba4:			; <UNDEFINED> instruction: 0xf47f2b00
    dba8:	svcls	0x0010af52
    dbac:			; <UNDEFINED> instruction: 0xf47f2f00
    dbb0:	ldmibmi	sl!, {r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    dbb4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    dbb8:	stcl	7, cr15, [r8], {248}	; 0xf8
    dbbc:	ldmibmi	r8!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    dbc0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    dbc4:	stcl	7, cr15, [r2], {248}	; 0xf8
    dbc8:	movwcs	fp, #10608	; 0x2970
    dbcc:			; <UNDEFINED> instruction: 0xf7ff60b3
    dbd0:	ldmibmi	r4!, {r1, r4, r7, r8, r9, fp, ip, sp, pc}
    dbd4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    dbd8:	ldc	7, cr15, [r8], #992	; 0x3e0
    dbdc:	bvc	cfc244 <_dbus_user_database_lock_system@plt+0xcf5c18>
    dbe0:	movweq	pc, #864	; 0x360	; <UNPREDICTABLE>
    dbe4:			; <UNDEFINED> instruction: 0xe7767233
    dbe8:	strtmi	r4, [fp], -pc, lsr #21
    dbec:	ldrbmi	r4, [r0], -pc, lsr #19
    dbf0:			; <UNDEFINED> instruction: 0x463c447a
    dbf4:			; <UNDEFINED> instruction: 0xf7f74479
    dbf8:			; <UNDEFINED> instruction: 0xf7ffed42
    dbfc:	movwcs	fp, #7036	; 0x1b7c
    dc00:			; <UNDEFINED> instruction: 0xf7ff60b3
    dc04:	bmi	feabc9ec <_dbus_user_database_lock_system@plt+0xfeab63c0>
    dc08:	stmibmi	sl!, {r4, r6, r9, sl, lr}
    dc0c:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    dc10:			; <UNDEFINED> instruction: 0xf7f74479
    dc14:			; <UNDEFINED> instruction: 0xf7ffed34
    dc18:	blmi	11bc9d8 <_dbus_user_database_lock_system@plt+0x11b63ac>
    dc1c:	stmibmi	r6!, {r4, r6, r9, sl, lr}
    dc20:			; <UNDEFINED> instruction: 0xf8592400
    dc24:	ldrbtmi	r2, [r9], #-3
    dc28:	svc	0x0002f7f7
    dc2c:	bllt	190bc30 <_dbus_user_database_lock_system@plt+0x1905604>
    dc30:	ldrbmi	r4, [r0], -r2, lsr #27
    dc34:	strcs	r4, [r0], #-2722	; 0xfffff55e
    dc38:	ldrbtmi	r4, [sp], #-2466	; 0xfffff65e
    dc3c:	strls	r4, [r0, #-1146]	; 0xfffffb86
    dc40:			; <UNDEFINED> instruction: 0xf7f74479
    dc44:			; <UNDEFINED> instruction: 0xf7ffed1c
    dc48:	bmi	fe7fc9a8 <_dbus_user_database_lock_system@plt+0xfe7f637c>
    dc4c:	ldmibmi	pc, {r4, r6, r9, sl, lr}	; <UNPREDICTABLE>
    dc50:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    dc54:			; <UNDEFINED> instruction: 0xf7f74479
    dc58:			; <UNDEFINED> instruction: 0xf7ffed12
    dc5c:	bvc	cfc994 <_dbus_user_database_lock_system@plt+0xcf6368>
    dc60:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    dc64:			; <UNDEFINED> instruction: 0xf7ff7233
    dc68:	blmi	cbc988 <_dbus_user_database_lock_system@plt+0xcb635c>
    dc6c:	ldmibmi	r8, {r4, r6, r9, sl, lr}
    dc70:			; <UNDEFINED> instruction: 0xf8594634
    dc74:	ldrbtmi	r2, [r9], #-3
    dc78:	mrc	7, 6, APSR_nzcv, cr10, cr7, {7}
    dc7c:	bllt	f0bc80 <_dbus_user_database_lock_system@plt+0xf05654>
    dc80:			; <UNDEFINED> instruction: 0x46284994
    dc84:			; <UNDEFINED> instruction: 0xf7f84479
    dc88:	bllt	e48e18 <_dbus_user_database_lock_system@plt+0xe427ec>
    dc8c:	vpmin.u32	d23, d0, d19
    dc90:	eorsvc	r0, r3, #67108865	; 0x4000001
    dc94:	ldmmi	r0, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    dc98:	ldrbtmi	r9, [r8], #-2319	; 0xfffff6f1
    dc9c:	b	ff94bc84 <_dbus_user_database_lock_system@plt+0xff945658>
    dca0:	bllt	a8bca4 <_dbus_user_database_lock_system@plt+0xa85678>
    dca4:	blcs	348ec <_dbus_user_database_lock_system@plt+0x2e2c0>
    dca8:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
    dcac:	ldrmi	r4, [r8], -fp, lsl #19
    dcb0:	ldrbtmi	r9, [r9], #-779	; 0xfffffcf5
    dcb4:	mcrr	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    dcb8:	teqlt	r8, r5, lsl #12
    dcbc:	stmibmi	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    dcc0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    dcc4:	mcrr	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    dcc8:	stmiblt	r8, {r0, r1, r3, r8, r9, fp, ip, pc}
    dccc:			; <UNDEFINED> instruction: 0xf585fab5
    dcd0:	adcsvs	r2, r2, r5, lsl #4
    dcd4:	ldrsbtvs	r4, [r5], #5
    dcd8:	bllt	38bcdc <_dbus_user_database_lock_system@plt+0x3856b0>
    dcdc:	ldrbmi	r4, [r0], -r1, lsl #21
    dce0:	strcs	r4, [r0], #-2433	; 0xfffff67f
    dce4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    dce8:	stcl	7, cr15, [r8], {247}	; 0xf7
    dcec:	bllt	10bcf0 <_dbus_user_database_lock_system@plt+0x1056c4>
    dcf0:			; <UNDEFINED> instruction: 0x46504a7e
    dcf4:			; <UNDEFINED> instruction: 0x463c497e
    dcf8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    dcfc:	ldc	7, cr15, [lr], #988	; 0x3dc
    dd00:	blt	ffe8bd04 <_dbus_user_database_lock_system@plt+0xffe856d8>
    dd04:	andeq	r6, r2, lr, lsl r7
    dd08:	andeq	r0, r0, ip, asr #12
    dd0c:	andeq	r6, r2, r0, lsl #14
    dd10:	andeq	r1, r1, r0, asr #24
    dd14:	andeq	r0, r1, ip, asr r2
    dd18:	andeq	r1, r1, lr, ror #14
    dd1c:	andeq	r6, r2, r2, lsr #13
    dd20:	andeq	r1, r1, sl, lsl #2
    dd24:	andeq	r0, r1, r0, lsl #4
    dd28:	andeq	r1, r1, r6, ror #22
    dd2c:	ldrdeq	r1, [r1], -sl
    dd30:	andeq	r3, r1, r8, lsr r0
    dd34:	andeq	r0, r0, r0, lsr r6
    dd38:	andeq	pc, r0, r2, lsr sp	; <UNPREDICTABLE>
    dd3c:	muleq	r1, lr, r6
    dd40:	andeq	r0, r1, sl, lsr r1
    dd44:	andeq	r1, r1, r2, asr #19
    dd48:	andeq	r1, r1, r2, lsr #19
    dd4c:	ldrdeq	r1, [r1], -r2
    dd50:	andeq	r1, r1, sl, asr #19
    dd54:	andeq	r1, r1, r8, lsr #18
    dd58:	andeq	r1, r1, r2, asr #18
    dd5c:	andeq	r0, r1, r6, lsl r0
    dd60:	andeq	r0, r1, ip, lsr #16
    dd64:			; <UNDEFINED> instruction: 0x000118b8
    dd68:	muleq	r0, r2, fp
    dd6c:	andeq	r1, r1, r0, ror #17
    dd70:	andeq	pc, r0, lr, asr pc	; <UNPREDICTABLE>
    dd74:	andeq	r0, r1, r4, lsr pc
    dd78:	andeq	r0, r1, r2, asr #28
    dd7c:	andeq	pc, r0, sl, lsr pc	; <UNPREDICTABLE>
    dd80:	andeq	r0, r1, sl, asr #17
    dd84:	andeq	r1, r1, r8, asr #16
    dd88:	andeq	pc, r0, ip, lsl pc	; <UNPREDICTABLE>
    dd8c:	andeq	r1, r1, r6, asr #21
    dd90:	andeq	r0, r1, r4, ror #27
    dd94:	ldrdeq	pc, [r0], -ip
    dd98:	andeq	pc, r0, lr, ror sl	; <UNPREDICTABLE>
    dd9c:	muleq	r1, sl, r6
    dda0:	andeq	r0, r1, r8, ror #26
    dda4:	andeq	pc, r0, r0, ror #28
    dda8:	andeq	r4, r1, lr, lsr r6
    ddac:	andeq	r0, r1, r4, lsr sp
    ddb0:	andeq	pc, r0, ip, lsr #28
    ddb4:	muleq	r1, r2, r3
    ddb8:	andeq	r0, r1, r0, lsl #26
    ddbc:	strdeq	pc, [r0], -r8
    ddc0:	andeq	r1, r1, r0, lsl #7
    ddc4:	ldrdeq	r0, [r1], -sl
    ddc8:	ldrdeq	pc, [r0], -r2
    ddcc:	andeq	r4, r1, sl, lsl r6
    ddd0:			; <UNDEFINED> instruction: 0x00010cbc
    ddd4:			; <UNDEFINED> instruction: 0x0000fdb4
    ddd8:	andeq	r1, r1, r4, asr #6
    dddc:	muleq	r1, r6, ip
    dde0:	andeq	pc, r0, lr, lsl #27
    dde4:	andeq	r1, r1, r6, lsl r3
    dde8:	andeq	r0, r1, r8, ror ip
    ddec:	andeq	pc, r0, r0, ror sp	; <UNPREDICTABLE>
    ddf0:	andeq	r1, r1, ip, lsl #6
    ddf4:	andeq	r0, r1, lr, asr #24
    ddf8:	andeq	pc, r0, r6, asr #26
    ddfc:			; <UNDEFINED> instruction: 0x0000f8b8
    de00:	andeq	r0, r0, r0, lsr #12
    de04:	andeq	r1, r1, r0, lsr #5
    de08:	andeq	pc, r0, r6, ror r8	; <UNPREDICTABLE>
    de0c:	andeq	r1, r1, sl, asr #4
    de10:	andeq	r0, r1, r0, lsl #23
    de14:	andeq	pc, r0, r8, ror ip	; <UNPREDICTABLE>
    de18:	andeq	pc, r0, r8, lsl #16
    de1c:	andeq	r1, r1, lr, asr #4
    de20:	andeq	r0, r1, r4, lsl #22
    de24:	strdeq	pc, [r0], -ip
    de28:	andeq	r1, r1, r2, ror #3
    de2c:	andeq	r0, r1, r4, asr #21
    de30:			; <UNDEFINED> instruction: 0x0000fbbc
    de34:	andeq	pc, r0, r6, lsl #15
    de38:	andeq	r1, r1, lr, lsr #1
    de3c:			; <UNDEFINED> instruction: 0x000114b4
    de40:	andeq	pc, r0, r8, lsl #23
    de44:	andeq	r1, r1, r2, ror r4
    de48:	andeq	r0, r1, r8, ror #20
    de4c:	andeq	pc, r0, r0, ror #22
    de50:	andeq	r1, r1, sl, lsr #8
    de54:	andeq	pc, r0, ip, asr #22
    de58:	andeq	r1, r1, r4, lsl #5
    de5c:	andeq	r1, r1, r0, lsr #10
    de60:	muleq	r1, ip, sl
    de64:	andeq	r1, r1, r2, ror #13
    de68:	andeq	r0, r1, r2, lsr #9
    de6c:	andeq	r1, r1, lr, lsr #4
    de70:	andeq	pc, r0, r8, asr #21
    de74:	andeq	r1, r1, ip, lsr #2
    de78:	strdeq	r1, [r1], -sl
    de7c:	andeq	r1, r1, r2, lsl #2
    de80:	ldrdeq	r1, [r1], -r6
    de84:	strdeq	r1, [r1], -lr
    de88:	andeq	r1, r1, r2, ror #1
    de8c:	andeq	r1, r1, r2, asr #1
    de90:	strheq	r1, [r1], -r6
    de94:	andeq	pc, r0, r8, lsr #11
    de98:	ldrdeq	r1, [r1], -sl
    de9c:	andeq	r1, r1, sl, ror r3
    dea0:	andeq	r1, r1, lr, lsl r1
    dea4:	andeq	r0, r1, lr, ror #31
    dea8:	strdeq	r1, [r1], -ip
    deac:	andeq	pc, r0, r0, lsr r9	; <UNPREDICTABLE>
    deb0:			; <UNDEFINED> instruction: 0x00010fba
    deb4:	andeq	pc, r0, r4, lsl r9	; <UNPREDICTABLE>
    deb8:	ldrdeq	pc, [r0], -lr
    debc:	andeq	r0, r1, r6, lsr #30
    dec0:	andeq	r0, r1, ip, ror #15
    dec4:	andeq	pc, r0, r4, ror #17
    dec8:	andeq	r0, r1, sl, ror #31
    decc:	ldrdeq	pc, [r0], -r0
    ded0:	andeq	pc, r0, lr, lsl #9
    ded4:	andeq	r0, r1, r0, asr #30
    ded8:	andeq	r1, r1, r2, ror #1
    dedc:	ldrdeq	r0, [r1], -lr
    dee0:	ldrdeq	r0, [r1], -r6
    dee4:	andeq	r0, r1, ip, lsl pc
    dee8:	andeq	pc, r0, lr, lsr r8	; <UNPREDICTABLE>
    deec:	strheq	r1, [r1], -ip
    def0:	andeq	pc, r0, sl, lsr #16
    def4:	mvnsmi	lr, sp, lsr #18
    def8:	ldreq	pc, [r4, -r0, lsl #2]
    defc:	strmi	fp, [r4], -r2, lsl #1
    df00:			; <UNDEFINED> instruction: 0x460e4638
    df04:			; <UNDEFINED> instruction: 0xf7f74615
    df08:	smlatblt	r8, r6, lr, lr
    df0c:	ldmdblt	r0, {fp, sp, lr}^
    df10:	strtmi	r4, [r8], -r3, lsl #21
    df14:	ldrbtmi	r4, [sl], #-2435	; 0xfffff67d
    df18:			; <UNDEFINED> instruction: 0xf7f74479
    df1c:			; <UNDEFINED> instruction: 0x2000ebb0
    df20:	pop	{r1, ip, sp, pc}
    df24:			; <UNDEFINED> instruction: 0xf00081f0
    df28:			; <UNDEFINED> instruction: 0x4631fddd
    df2c:			; <UNDEFINED> instruction: 0xf7f84680
    df30:	bllt	648b70 <_dbus_user_database_lock_system@plt+0x642544>
    df34:			; <UNDEFINED> instruction: 0xf7f74638
    df38:			; <UNDEFINED> instruction: 0xf8d0ee8e
    df3c:			; <UNDEFINED> instruction: 0xf1acc000
    df40:	stmdbcs	sp, {r1, r8}
    df44:	movwcs	sp, #6156	; 0x180c
    df48:	eorvs	pc, pc, #70254592	; 0x4300000
    df4c:	andsmi	r4, r3, #139	; 0x8b
    df50:	stmdbvc	r3, {r1, r2, ip, lr, pc}
    df54:			; <UNDEFINED> instruction: 0x0601f013
    df58:			; <UNDEFINED> instruction: 0xf1bcd01e
    df5c:	eorle	r0, ip, r7, lsl #30
    df60:			; <UNDEFINED> instruction: 0xf7f84638
    df64:	stmdavs	r3, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    df68:	blcs	1df780 <_dbus_user_database_lock_system@plt+0x1d9154>
    df6c:	strtmi	sp, [r0], -r1, lsr #32
    df70:	b	1ecbf54 <_dbus_user_database_lock_system@plt+0x1ec5928>
    df74:	andlt	r2, r2, r1
    df78:	ldrhhi	lr, [r0, #141]!	; 0x8d
    df7c:	strtmi	r4, [r8], -sl, ror #20
    df80:	ldrtmi	r4, [r3], -sl, ror #18
    df84:			; <UNDEFINED> instruction: 0xf8cd447a
    df88:	ldrbtmi	r8, [r9], #-0
    df8c:	bl	1dcbf70 <_dbus_user_database_lock_system@plt+0x1dc5944>
    df90:	andlt	r2, r2, r0
    df94:	ldrhhi	lr, [r0, #141]!	; 0x8d
    df98:			; <UNDEFINED> instruction: 0xf0004660
    df9c:	bmi	194d630 <_dbus_user_database_lock_system@plt+0x1947004>
    dfa0:	ldrbtmi	r4, [sl], #-2404	; 0xfffff69c
    dfa4:			; <UNDEFINED> instruction: 0x46034479
    dfa8:			; <UNDEFINED> instruction: 0xf7f74628
    dfac:	ldrtmi	lr, [r0], -r8, ror #22
    dfb0:	stmvs	r0, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    dfb4:	b	164bf98 <_dbus_user_database_lock_system@plt+0x164596c>
    dfb8:	stmvs	r6, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    dfbc:			; <UNDEFINED> instruction: 0xf8d0495e
    dfc0:	ldrbtmi	r8, [r9], #-12
    dfc4:			; <UNDEFINED> instruction: 0xf7f84630
    dfc8:	ldmdblt	r0!, {r1, r6, r7, r9, fp, sp, lr, pc}^
    dfcc:	eorshi	pc, r8, r4, asr #17
    dfd0:	svceq	0x0000f1b8
    dfd4:	bmi	1684aec <_dbus_user_database_lock_system@plt+0x167e4c0>
    dfd8:	ldmdbmi	r9, {r3, r5, r9, sl, lr}^
    dfdc:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    dfe0:			; <UNDEFINED> instruction: 0xf7f74479
    dfe4:	andcs	lr, r0, ip, asr #22
    dfe8:	ldmdbmi	r6, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    dfec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    dff0:	b	feb4bfd8 <_dbus_user_database_lock_system@plt+0xfeb459ac>
    dff4:			; <UNDEFINED> instruction: 0xf8c4b910
    dff8:			; <UNDEFINED> instruction: 0xe7e9803c
    dffc:			; <UNDEFINED> instruction: 0x46304952
    e000:			; <UNDEFINED> instruction: 0xf7f84479
    e004:	ldmdblt	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
    e008:	subhi	pc, r0, r4, asr #17
    e00c:	stmdbmi	pc, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    e010:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e014:	b	fe6cbffc <_dbus_user_database_lock_system@plt+0xfe6c59d0>
    e018:			; <UNDEFINED> instruction: 0xf8c4b910
    e01c:	ldrb	r8, [r7, r4, asr #32]
    e020:	ldrtmi	r4, [r0], -fp, asr #18
    e024:			; <UNDEFINED> instruction: 0xf7f84479
    e028:	ldmdblt	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    e02c:	subhi	pc, r8, r4, asr #17
    e030:	stmdbmi	r8, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    e034:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e038:	b	fe24c020 <_dbus_user_database_lock_system@plt+0xfe2459f4>
    e03c:			; <UNDEFINED> instruction: 0xf8c4b910
    e040:	strb	r8, [r5, ip, asr #32]
    e044:	ldrtmi	r4, [r0], -r4, asr #18
    e048:			; <UNDEFINED> instruction: 0xf7f84479
    e04c:	ldmdblt	r0, {r7, r9, fp, sp, lr, pc}
    e050:	subshi	pc, r0, r4, asr #17
    e054:	stmdbmi	r1, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    e058:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e05c:	b	1dcc044 <_dbus_user_database_lock_system@plt+0x1dc5a18>
    e060:			; <UNDEFINED> instruction: 0xf8c4b910
    e064:	sbfx	r8, r4, #0, #20
    e068:			; <UNDEFINED> instruction: 0x4630493d
    e06c:			; <UNDEFINED> instruction: 0xf7f84479
    e070:	ldmdblt	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    e074:	subshi	pc, r8, r4, asr #17
    e078:	ldmdbmi	sl!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    e07c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e080:	b	194c068 <_dbus_user_database_lock_system@plt+0x1945a3c>
    e084:			; <UNDEFINED> instruction: 0xf8c4b910
    e088:			; <UNDEFINED> instruction: 0xe7a18078
    e08c:			; <UNDEFINED> instruction: 0x46304936
    e090:			; <UNDEFINED> instruction: 0xf7f84479
    e094:	ldmdblt	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    e098:	subshi	pc, ip, r4, asr #17
    e09c:	ldmdbmi	r3!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    e0a0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e0a4:	b	14cc08c <_dbus_user_database_lock_system@plt+0x14c5a60>
    e0a8:			; <UNDEFINED> instruction: 0xf8c4b910
    e0ac:	str	r8, [pc, r0, rrx]
    e0b0:	ldrtmi	r4, [r0], -pc, lsr #18
    e0b4:			; <UNDEFINED> instruction: 0xf7f84479
    e0b8:	ldmdblt	r0, {r1, r3, r6, r9, fp, sp, lr, pc}
    e0bc:	rsbhi	pc, r4, r4, asr #17
    e0c0:	stmdbmi	ip!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    e0c4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e0c8:	b	104c0b0 <_dbus_user_database_lock_system@plt+0x1045a84>
    e0cc:			; <UNDEFINED> instruction: 0xf8c4b910
    e0d0:	ldrb	r8, [sp, -r8, rrx]!
    e0d4:	ldrtmi	r4, [r0], -r8, lsr #18
    e0d8:			; <UNDEFINED> instruction: 0xf7f84479
    e0dc:	ldmdblt	r0, {r3, r4, r5, r9, fp, sp, lr, pc}
    e0e0:	rsbhi	pc, ip, r4, asr #17
    e0e4:	stmdbmi	r5!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    e0e8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e0ec:	b	bcc0d4 <_dbus_user_database_lock_system@plt+0xbc5aa8>
    e0f0:			; <UNDEFINED> instruction: 0xf8c4b910
    e0f4:			; <UNDEFINED> instruction: 0xe76b8070
    e0f8:	ldrtmi	r4, [r0], -r1, lsr #18
    e0fc:			; <UNDEFINED> instruction: 0xf7f84479
    e100:	ldmdblt	r0, {r1, r2, r5, r9, fp, sp, lr, pc}
    e104:	rsbshi	pc, r4, r4, asr #17
    e108:	bmi	7c7e98 <_dbus_user_database_lock_system@plt+0x7c186c>
    e10c:	ldmdbmi	lr, {r3, r5, r9, sl, lr}
    e110:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    e114:			; <UNDEFINED> instruction: 0xf7f74479
    e118:			; <UNDEFINED> instruction: 0x2000eab2
    e11c:	svclt	0x0000e700
    e120:	andeq	r1, r1, r2, lsr #32
    e124:	andeq	pc, r0, ip, lsl #12
    e128:	andeq	r0, r1, ip, ror #31
    e12c:	muleq	r0, sl, r5
    e130:	andeq	r1, r1, r2, lsl r0
    e134:	andeq	pc, r0, r0, lsl #11
    e138:	andeq	r1, r1, sl, lsr #32
    e13c:	andeq	r1, r1, r6, asr #3
    e140:	andeq	pc, r0, r4, asr #10
    e144:	andeq	r1, r1, r2, lsl r0
    e148:	andeq	r1, r1, r8, lsl r0
    e14c:	andeq	r1, r1, sl, lsl r0
    e150:	andeq	r1, r1, r0, lsr #32
    e154:	andeq	r1, r1, r2, lsr #32
    e158:	andeq	r1, r1, r8, lsr #32
    e15c:	andeq	r1, r1, lr, lsr #32
    e160:	andeq	r1, r1, ip, lsr #32
    e164:	andeq	r1, r1, lr, lsr #32
    e168:	andeq	r1, r1, ip, lsr #32
    e16c:	andeq	r1, r1, r6, lsr r0
    e170:	andeq	r1, r1, r0, asr #32
    e174:	andeq	r1, r1, sl, asr #32
    e178:	andeq	r1, r1, r4, asr r0
    e17c:	andeq	r1, r1, lr, asr r0
    e180:	andeq	r1, r1, ip, rrx
    e184:	andeq	r1, r1, r2, ror r0
    e188:	andeq	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
    e18c:	svcmi	0x00f0e92d
    e190:			; <UNDEFINED> instruction: 0xf8df4615
    e194:			; <UNDEFINED> instruction: 0xf1002598
    e198:			; <UNDEFINED> instruction: 0xf8df0714
    e19c:	umullslt	r3, r7, r4, r5
    e1a0:			; <UNDEFINED> instruction: 0x4604447a
    e1a4:			; <UNDEFINED> instruction: 0x468b4638
    e1a8:			; <UNDEFINED> instruction: 0xf8df58d3
    e1ac:	ldmdavs	fp, {r3, r7, r8, sl, sp, lr}
    e1b0:			; <UNDEFINED> instruction: 0xf04f9315
    e1b4:			; <UNDEFINED> instruction: 0xf7f70300
    e1b8:	ldrbtmi	lr, [lr], #-3406	; 0xfffff2b2
    e1bc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    e1c0:	stmdbvc	r3, {r2, r4, r5, ip, lr, pc}
    e1c4:	strle	r0, [pc, #-2009]	; d9f3 <_dbus_user_database_lock_system@plt+0x73c7>
    e1c8:			; <UNDEFINED> instruction: 0xf8df2700
    e1cc:			; <UNDEFINED> instruction: 0xf8df256c
    e1d0:	ldrbtmi	r3, [sl], #-1376	; 0xfffffaa0
    e1d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e1d8:	subsmi	r9, sl, r5, lsl fp
    e1dc:	rsbshi	pc, fp, #64	; 0x40
    e1e0:	andslt	r4, r7, r8, lsr r6
    e1e4:	svchi	0x00f0e8bd
    e1e8:			; <UNDEFINED> instruction: 0xf7f74638
    e1ec:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    e1f0:	stmdavs	r3, {r1, r3, r5, r6, r7, ip, lr, pc}
    e1f4:	blcs	59ce00 <_dbus_user_database_lock_system@plt+0x5967d4>
    e1f8:	ldm	pc, {r1, r2, r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    e1fc:	eoreq	pc, r2, r3, lsl r0	; <UNPREDICTABLE>
    e200:	rsbseq	r0, lr, pc, lsr r0
    e204:	umlaleq	r0, r3, r0, r0
    e208:	sbceq	r0, r1, r2, lsr #32
    e20c:	eoreq	r0, r2, r2, lsr #32
    e210:	sbcseq	r0, r7, r2, lsr #32
    e214:	smulwteq	r1, sl, r0
    e218:	biceq	r0, r0, r7, asr #2
    e21c:	eoreq	r0, r2, r2, lsr #32
    e220:	eoreq	r0, r2, r2, lsr #32
    e224:	eoreq	r0, r2, r2, lsr #32
    e228:	eoreq	r0, r2, r2, lsr #32
    e22c:	strcs	pc, [ip, #-2271]	; 0xfffff721
    e230:			; <UNDEFINED> instruction: 0xf8df4628
    e234:	ldrbmi	r1, [r7], -ip, lsl #10
    e238:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    e23c:	b	7cc220 <_dbus_user_database_lock_system@plt+0x7c5bf4>
    e240:	bge	488154 <_dbus_user_database_lock_system@plt+0x481b28>
    e244:	ldrbmi	r2, [r8], -r0, lsl #2
    e248:	bl	4c22c <_dbus_user_database_lock_system@plt+0x45c00>
    e24c:	ldrdcs	pc, [r4], -fp
    e250:	addsmi	r9, sl, #17408	; 0x4400
    e254:			; <UNDEFINED> instruction: 0x4638d074
    e258:	ldcl	7, cr15, [ip], #988	; 0x3dc
    e25c:	stmdavs	r0, {r8, ip, sp, pc}
    e260:	mcrr2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    e264:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    e268:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    e26c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    e270:			; <UNDEFINED> instruction: 0x46034479
    e274:			; <UNDEFINED> instruction: 0xf7f74628
    e278:	str	lr, [r6, r2, lsl #20]!
    e27c:	mulcs	r8, sl, r8
    e280:	mulcc	r4, sl, r8
    e284:			; <UNDEFINED> instruction: 0xf0430792
    e288:			; <UNDEFINED> instruction: 0xf88a0301
    e28c:	strle	r3, [r3, #-4]
    e290:	stc2l	0, cr15, [r6, #28]!
    e294:	subsle	r2, r3, r0, lsl #16
    e298:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    e29c:			; <UNDEFINED> instruction: 0xf7f74640
    e2a0:	stmdacs	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    e2a4:			; <UNDEFINED> instruction: 0xf89ad063
    e2a8:	ldrbeq	r3, [fp, -r8]
    e2ac:	cmnhi	pc, r0, asr #2	; <UNPREDICTABLE>
    e2b0:			; <UNDEFINED> instruction: 0xf954f008
    e2b4:			; <UNDEFINED> instruction: 0xf0002800
    e2b8:			; <UNDEFINED> instruction: 0xf00881cd
    e2bc:	strmi	pc, [r1], -pc, asr #18
    e2c0:	andls	sl, r0, r1, lsl r8
    e2c4:	stc	7, cr15, [lr], {247}	; 0xf7
    e2c8:	strbmi	r9, [r2], -r0, lsl #16
    e2cc:			; <UNDEFINED> instruction: 0xf7fd4659
    e2d0:	stmdacs	r0, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    e2d4:	cmnhi	r3, r0	; <UNPREDICTABLE>
    e2d8:	mulcs	r8, sl, r8
    e2dc:	strtmi	r4, [r0], -fp, lsr #12
    e2e0:			; <UNDEFINED> instruction: 0xf0024641
    e2e4:			; <UNDEFINED> instruction: 0xf7fe0201
    e2e8:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    e2ec:	cmnhi	r9, r0	; <UNPREDICTABLE>
    e2f0:	strcs	r4, [r1, -r0, asr #12]
    e2f4:	ldmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2f8:			; <UNDEFINED> instruction: 0xf89ae767
    e2fc:	ldmdbge	r1, {r2, ip, sp}
    e300:			; <UNDEFINED> instruction: 0xf0434658
    e304:			; <UNDEFINED> instruction: 0xf88a0301
    e308:			; <UNDEFINED> instruction: 0xf7f73004
    e30c:	cmnlt	r0, #247808	; 0x3c800
    e310:	strcs	r6, [r1, -r0, lsr #19]
    e314:	stmia	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e318:			; <UNDEFINED> instruction: 0x61a39b11
    e31c:			; <UNDEFINED> instruction: 0xf89ae755
    e320:	ldmdbge	r1, {r2, ip, sp}
    e324:			; <UNDEFINED> instruction: 0xf0434658
    e328:			; <UNDEFINED> instruction: 0xf88a0301
    e32c:			; <UNDEFINED> instruction: 0xf7f73004
    e330:	mvnlt	lr, r0, ror #23
    e334:			; <UNDEFINED> instruction: 0xf1049911
    e338:			; <UNDEFINED> instruction: 0xf7f70024
    e33c:	orrslt	lr, r8, ip, lsr #16
    e340:	strb	r2, [r2, -r1, lsl #14]
    e344:	mulcc	r4, sl, r8
    e348:			; <UNDEFINED> instruction: 0x4658a911
    e34c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e350:	andcc	pc, r4, sl, lsl #17
    e354:	bl	ff34c338 <_dbus_user_database_lock_system@plt+0xff345d0c>
    e358:	ldmdbls	r1, {r3, r6, r8, ip, sp, pc}
    e35c:	eoreq	pc, r8, r4, lsl #2
    e360:	ldmda	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e364:	mvnle	r2, r0, lsl #16
    e368:			; <UNDEFINED> instruction: 0xf7f79811
    e36c:	blmi	ffe0856c <_dbus_user_database_lock_system@plt+0xffe01f40>
    e370:	ldmibmi	r7!, {r3, r5, r9, sl, lr}^
    e374:	ldmpl	r2!, {r8, r9, sl, sp}^
    e378:			; <UNDEFINED> instruction: 0xf7f74479
    e37c:			; <UNDEFINED> instruction: 0xe724eb5a
    e380:	mulcs	r4, sl, r8
    e384:	ldrbmi	r2, [r8], -r0, lsl #6
    e388:			; <UNDEFINED> instruction: 0xf0424619
    e38c:			; <UNDEFINED> instruction: 0xf88a0201
    e390:	bge	4563a8 <_dbus_user_database_lock_system@plt+0x44fd7c>
    e394:			; <UNDEFINED> instruction: 0xf7f79311
    e398:	strmi	lr, [r7], -sl, lsr #21
    e39c:			; <UNDEFINED> instruction: 0xf0002800
    e3a0:	blls	46e7f0 <_dbus_user_database_lock_system@plt+0x4681c4>
    e3a4:			; <UNDEFINED> instruction: 0xf8ca2701
    e3a8:	str	r3, [lr, -ip]
    e3ac:	mulcc	r4, sl, r8
    e3b0:			; <UNDEFINED> instruction: 0x4658a911
    e3b4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e3b8:	andcc	pc, r4, sl, lsl #17
    e3bc:	bl	fe64c3a0 <_dbus_user_database_lock_system@plt+0xfe645d74>
    e3c0:	sbcsle	r2, r4, r0, lsl #16
    e3c4:	strcs	r6, [r1, -r0, ror #31]
    e3c8:	stmda	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e3cc:			; <UNDEFINED> instruction: 0x67e39b11
    e3d0:			; <UNDEFINED> instruction: 0xf89ae6fb
    e3d4:	svcge	0x00113004
    e3d8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e3dc:			; <UNDEFINED> instruction: 0xf88a4638
    e3e0:			; <UNDEFINED> instruction: 0xf7f73004
    e3e4:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
    e3e8:	stcne	0, cr13, [r0, #-772]!	; 0xfffffcfc
    e3ec:			; <UNDEFINED> instruction: 0x463a4659
    e3f0:	stc2l	7, cr15, [r0, #1012]!	; 0x3f4
    e3f4:			; <UNDEFINED> instruction: 0xf0002800
    e3f8:	stmdbge	sp, {r1, r2, r4, r6, r7, pc}
    e3fc:			; <UNDEFINED> instruction: 0xf7f74638
    e400:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    e404:	sbchi	pc, pc, r0
    e408:			; <UNDEFINED> instruction: 0xf8dd2008
    e40c:			; <UNDEFINED> instruction: 0xf7f79034
    e410:	pkhtbmi	lr, r0, r4, asr #25
    e414:			; <UNDEFINED> instruction: 0xf0002800
    e418:	movwcs	r8, #385	; 0x181
    e41c:	andls	pc, r4, r0, asr #17
    e420:			; <UNDEFINED> instruction: 0xf7f76003
    e424:			; <UNDEFINED> instruction: 0x4601e8f4
    e428:			; <UNDEFINED> instruction: 0xf0002800
    e42c:			; <UNDEFINED> instruction: 0xf104811e
    e430:			; <UNDEFINED> instruction: 0xf7fd002c
    e434:			; <UNDEFINED> instruction: 0x4638fd71
    e438:	stm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e43c:	strb	r2, [r4], r1, lsl #14
    e440:	mulcc	r4, sl, r8
    e444:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    e448:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e44c:			; <UNDEFINED> instruction: 0xf88a4640
    e450:			; <UNDEFINED> instruction: 0xf7f73004
    e454:	stmdacs	r0, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    e458:	stcne	0, cr13, [r0, #-548]!	; 0xfffffddc
    e45c:			; <UNDEFINED> instruction: 0x46424659
    e460:	stc2	7, cr15, [r8, #1012]!	; 0x3f4
    e464:			; <UNDEFINED> instruction: 0xf0002800
    e468:	ldmdals	r1, {r1, r3, r5, r7, pc}
    e46c:	bl	1b4c450 <_dbus_user_database_lock_system@plt+0x1b45e24>
    e470:	stmdacs	r0, {r0, r7, r9, sl, lr}
    e474:	sbchi	pc, r5, r0
    e478:	strcs	r6, [r1, -r0, ror #19]
    e47c:	svc	0x00f4f7f6
    e480:			; <UNDEFINED> instruction: 0xf8c44640
    e484:			; <UNDEFINED> instruction: 0xf7f7901c
    e488:	ldr	lr, [lr], r8, ror #16
    e48c:	mulcc	r4, sl, r8
    e490:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    e494:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e498:			; <UNDEFINED> instruction: 0xf88a4648
    e49c:			; <UNDEFINED> instruction: 0xf7f73004
    e4a0:	stmdacs	r0, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    e4a4:	svcge	0x0063f43f
    e4a8:	ldrbmi	r1, [r9], -r0, lsr #26
    e4ac:			; <UNDEFINED> instruction: 0xf7fd464a
    e4b0:	stmdacs	r0, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
    e4b4:	addshi	pc, r1, r0
    e4b8:	beq	94a8f4 <_dbus_user_database_lock_system@plt+0x9442c8>
    e4bc:			; <UNDEFINED> instruction: 0xf7f74650
    e4c0:	stmdacs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    e4c4:	addshi	pc, r1, r0
    e4c8:	strbmi	r4, [r8], -r9, lsr #12
    e4cc:	stc2l	0, cr15, [lr, #48]!	; 0x30
    e4d0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    e4d4:	adcshi	pc, r3, r0
    e4d8:			; <UNDEFINED> instruction: 0xf10d4f9e
    e4dc:	blmi	fe7905b4 <_dbus_user_database_lock_system@plt+0xfe789f88>
    e4e0:			; <UNDEFINED> instruction: 0x4640447f
    e4e4:	movwls	r4, #9339	; 0x247b
    e4e8:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
    e4ec:			; <UNDEFINED> instruction: 0xf7f79303
    e4f0:	strls	lr, [r0], -r6, ror #27
    e4f4:	and	r4, r2, lr, lsr r6
    e4f8:			; <UNDEFINED> instruction: 0xf7f74638
    e4fc:	strbmi	lr, [r2], -lr, lsr #16
    e500:			; <UNDEFINED> instruction: 0x46584651
    e504:	cdp2	0, 0, cr15, cr12, cr12, {0}
    e508:			; <UNDEFINED> instruction: 0xf0002800
    e50c:	svcge	0x001180c2
    e510:			; <UNDEFINED> instruction: 0xf7f74638
    e514:	stmdacs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
    e518:	adcshi	pc, r2, r0
    e51c:	ldrtmi	r2, [sl], -r0, lsl #6
    e520:			; <UNDEFINED> instruction: 0x46484619
    e524:	bl	134c508 <_dbus_user_database_lock_system@plt+0x1345edc>
    e528:	rsbsle	r2, r6, r0, lsl #16
    e52c:			; <UNDEFINED> instruction: 0x46384651
    e530:	bl	74c514 <_dbus_user_database_lock_system@plt+0x745ee8>
    e534:	rsbsle	r2, r0, r0, lsl #16
    e538:			; <UNDEFINED> instruction: 0x46384631
    e53c:	blx	dca57e <_dbus_user_database_lock_system@plt+0xdc3f52>
    e540:	sbcsle	r2, r9, r0, lsl #16
    e544:	andcs	r4, r1, #45088768	; 0x2b00000
    e548:			; <UNDEFINED> instruction: 0x46204639
    e54c:	ldc2l	7, cr15, [r8], #-1016	; 0xfffffc08
    e550:	bicsle	r2, r1, r0, lsl #16
    e554:	strtmi	r9, [r8], -r1
    e558:	svc	0x002ef7f7
    e55c:	sbcle	r2, fp, r0, lsl #16
    e560:	tstcs	r3, r2, lsl #16
    e564:	bl	84c548 <_dbus_user_database_lock_system@plt+0x845f1c>
    e568:	stmdbls	r3, {r0, r8, r9, fp, ip, pc}
    e56c:	ldrmi	r6, [r8], -sl, ror #16
    e570:			; <UNDEFINED> instruction: 0xf7f79b11
    e574:			; <UNDEFINED> instruction: 0x4628ee94
    e578:	svc	0x0042f7f7
    e57c:			; <UNDEFINED> instruction: 0xf89ae7bc
    e580:	ldmdbge	r1, {r2, ip, sp}
    e584:			; <UNDEFINED> instruction: 0xf0434658
    e588:			; <UNDEFINED> instruction: 0xf88a0301
    e58c:			; <UNDEFINED> instruction: 0xf7f73004
    e590:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr, pc}
    e594:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    e598:	strcs	r6, [r1, -r0, lsr #20]
    e59c:	svc	0x0064f7f6
    e5a0:	eorvs	r9, r3, #17408	; 0x4400
    e5a4:			; <UNDEFINED> instruction: 0x4638e611
    e5a8:	svc	0x00d6f7f6
    e5ac:	stcne	6, cr14, [r0, #-892]!	; 0xfffffc84
    e5b0:			; <UNDEFINED> instruction: 0x46424659
    e5b4:	ldc2l	7, cr15, [lr], #1012	; 0x3f4
    e5b8:			; <UNDEFINED> instruction: 0xf47f2800
    e5bc:	strbmi	sl, [r0], -sp, lsl #29
    e5c0:	svc	0x00caf7f6
    e5c4:	bmi	19c8118 <_dbus_user_database_lock_system@plt+0x19c1aec>
    e5c8:	stmdbmi	r6!, {r3, r5, r9, sl, lr}^
    e5cc:	ldrdcc	pc, [r8], -sl
    e5d0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    e5d4:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e5d8:			; <UNDEFINED> instruction: 0x4648e5f7
    e5dc:	svc	0x00bcf7f6
    e5e0:	strbmi	lr, [r0], -r5, asr #13
    e5e4:	svc	0x00b8f7f6
    e5e8:	blmi	1647da8 <_dbus_user_database_lock_system@plt+0x164177c>
    e5ec:	ldmdbmi	lr, {r3, r5, r9, sl, lr}^
    e5f0:	ldrbtmi	r5, [r9], #-2290	; 0xfffff70e
    e5f4:	b	74c5d8 <_dbus_user_database_lock_system@plt+0x745fac>
    e5f8:	strcs	r4, [r0, -r8, asr #12]
    e5fc:	svc	0x00acf7f6
    e600:	blmi	14c7d94 <_dbus_user_database_lock_system@plt+0x14c1768>
    e604:	ldmdbmi	r9, {r3, r5, r9, sl, lr}^
    e608:	ldmpl	r2!, {r0, r1, r2, r3, r6, r9, sl, lr}^
    e60c:			; <UNDEFINED> instruction: 0xf7f74479
    e610:			; <UNDEFINED> instruction: 0x4640ea10
    e614:	svc	0x00a0f7f6
    e618:	mcrls	5, 0, lr, cr0, cr7, {6}
    e61c:	blmi	12dfec4 <_dbus_user_database_lock_system@plt+0x12d9898>
    e620:	ldmpl	r2!, {r0, r1, r4, r6, r8, fp, lr}^
    e624:			; <UNDEFINED> instruction: 0xf7f74479
    e628:	ldrtmi	lr, [r8], -r4, lsl #20
    e62c:	svc	0x0094f7f6
    e630:			; <UNDEFINED> instruction: 0xf7f64650
    e634:	uadd8mi	lr, r8, r2
    e638:	stc2l	0, cr15, [r6, #48]	; 0x30
    e63c:	stmdbmi	sp, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    e640:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    e644:	mcr	7, 6, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    e648:	teqle	sp, r0, lsl #16
    e64c:			; <UNDEFINED> instruction: 0xf7f64650
    e650:	ldrb	lr, [r1, r4, lsl #31]
    e654:	strtmi	r4, [r8], -r8, asr #20
    e658:	ldrbtmi	r4, [sl], #-2376	; 0xfffff6b8
    e65c:			; <UNDEFINED> instruction: 0xf7f74479
    e660:	strbmi	lr, [r0], -lr, lsl #16
    e664:	svc	0x0078f7f6
    e668:	ldrtmi	lr, [r8], -lr, lsr #11
    e66c:	svc	0x0074f7f6
    e670:	ldrdeq	pc, [r4], -r8
    e674:	mrc	7, 7, APSR_nzcv, cr8, cr6, {7}
    e678:			; <UNDEFINED> instruction: 0xf7f64640
    e67c:			; <UNDEFINED> instruction: 0xe676eef6
    e680:	strtmi	r9, [r8], -r0, lsl #28
    e684:	ldmdbmi	lr!, {r0, r4, r5, r8, r9, fp, lr}
    e688:	ldrbtmi	r5, [r9], #-2290	; 0xfffff70e
    e68c:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e690:	strbmi	lr, [r0], -lr, asr #15
    e694:			; <UNDEFINED> instruction: 0xf7f79e00
    e698:	ldmiblt	r0!, {r4, r7, r9, sl, fp, sp, lr, pc}^
    e69c:			; <UNDEFINED> instruction: 0x4648a911
    e6a0:	b	9cc684 <_dbus_user_database_lock_system@plt+0x9c6058>
    e6a4:	ldmdbls	r1, {r3, r8, r9, ip, sp, pc}
    e6a8:	eorseq	pc, r0, r4, lsl #2
    e6ac:	mrc	7, 3, APSR_nzcv, cr2, cr6, {7}
    e6b0:			; <UNDEFINED> instruction: 0x4650b330
    e6b4:	svc	0x0050f7f6
    e6b8:			; <UNDEFINED> instruction: 0xf00c4658
    e6bc:	strbmi	pc, [r8], -r5, lsl #27	; <UNPREDICTABLE>
    e6c0:			; <UNDEFINED> instruction: 0xf7f62701
    e6c4:	str	lr, [r0, #3914]	; 0xf4a
    e6c8:			; <UNDEFINED> instruction: 0xf7f74628
    e6cc:			; <UNDEFINED> instruction: 0x4650ee9a
    e6d0:	svc	0x0042f7f6
    e6d4:			; <UNDEFINED> instruction: 0xf7f7e7f3
    e6d8:			; <UNDEFINED> instruction: 0x4640ecb4
    e6dc:			; <UNDEFINED> instruction: 0xf7f74629
    e6e0:	ldrbmi	lr, [r0], -r2, ror #26
    e6e4:	svc	0x0038f7f6
    e6e8:	blmi	648584 <_dbus_user_database_lock_system@plt+0x641f58>
    e6ec:	stmdbmi	r5!, {r3, r5, r9, sl, lr}
    e6f0:	ldrbtmi	r5, [r9], #-2290	; 0xfffff70e
    e6f4:	ldmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e6f8:			; <UNDEFINED> instruction: 0xf7f64650
    e6fc:	ldr	lr, [sl, lr, lsr #30]
    e700:			; <UNDEFINED> instruction: 0xf7f69811
    e704:	blmi	48a1d4 <_dbus_user_database_lock_system@plt+0x483ba8>
    e708:			; <UNDEFINED> instruction: 0x4628491f
    e70c:	ldrbtmi	r5, [r9], #-2290	; 0xfffff70e
    e710:	stmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e714:			; <UNDEFINED> instruction: 0xf7f64650
    e718:	str	lr, [ip, r0, lsr #30]
    e71c:			; <UNDEFINED> instruction: 0xf7f64638
    e720:	stmdals	sp, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    e724:	mcr	7, 5, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    e728:	svclt	0x0000e621
    e72c:	andeq	r5, r2, r0, lsl #16
    e730:	andeq	r0, r0, ip, asr #12
    e734:	andeq	r5, r2, r6, ror #15
    e738:	andeq	r5, r2, lr, asr #15
    e73c:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    e740:	andeq	pc, r0, sl, ror #5
    e744:	andeq	r0, r1, r6, lsr #31
    e748:			; <UNDEFINED> instruction: 0x0000f2b4
    e74c:	andeq	r0, r0, r0, lsr r6
    e750:	andeq	lr, r0, ip, lsl #27
    e754:	andeq	r3, r1, r8, ror pc
    e758:	andeq	pc, r0, r8, lsr #23
    e75c:			; <UNDEFINED> instruction: 0x00010db2
    e760:	strdeq	r0, [r1], -r8
    e764:	andeq	lr, r0, r2, asr pc
    e768:	andeq	lr, r0, r2, lsl fp
    e76c:	strdeq	lr, [r0], -r8
    e770:	andeq	lr, r0, r0, ror #21
    e774:			; <UNDEFINED> instruction: 0x000103ba
    e778:	andeq	r0, r1, r2, lsl #24
    e77c:	andeq	lr, r0, r8, asr #29
    e780:	andeq	lr, r0, sl, ror sl
    e784:	andeq	lr, r0, r2, lsl sl
    e788:	strdeq	lr, [r0], -r6
    e78c:			; <UNDEFINED> instruction: 0x460cb538
    e790:	ldmdblt	fp!, {r0, r1, r6, r8, fp, sp, lr}
    e794:	umullcc	pc, r8, r0, r8	; <UNPREDICTABLE>
    e798:	strle	r0, [r1, #-1819]	; 0xfffff8e5
    e79c:	orrslt	r6, r5, r5, asr #20
    e7a0:	ldclt	0, cr2, [r8, #-4]!
    e7a4:			; <UNDEFINED> instruction: 0xf7f73014
    e7a8:	tstlt	r0, r6, asr sl
    e7ac:			; <UNDEFINED> instruction: 0xf0006800
    e7b0:	bmi	28ce1c <_dbus_user_database_lock_system@plt+0x2867f0>
    e7b4:	ldrbtmi	r4, [sl], #-2313	; 0xfffff6f7
    e7b8:			; <UNDEFINED> instruction: 0x46034479
    e7bc:			; <UNDEFINED> instruction: 0xf7f64620
    e7c0:	andcs	lr, r0, lr, asr pc
    e7c4:			; <UNDEFINED> instruction: 0x4608bd38
    e7c8:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    e7cc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    e7d0:	svc	0x0054f7f6
    e7d4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    e7d8:	andeq	r0, r1, lr, asr fp
    e7dc:	andeq	lr, r0, ip, ror #26
    e7e0:	andeq	r0, r1, ip, ror fp
    e7e4:	andeq	lr, r0, r6, asr sp
    e7e8:	ldrbmi	r6, [r0, -r0, lsl #19]!
    e7ec:	ldrbmi	r6, [r0, -r0, lsl #20]!
    e7f0:	ldrbmi	r3, [r0, -r4, lsr #32]!
    e7f4:	ldrbmi	r3, [r0, -r8, lsr #32]!
    e7f8:	ldrbmi	r3, [r0, -ip, lsr #32]!
    e7fc:			; <UNDEFINED> instruction: 0x47703030
    e800:	umulleq	pc, r8, r0, r8	; <UNPREDICTABLE>
    e804:	andeq	pc, r1, r0
    e808:	svclt	0x00004770
    e80c:	umulleq	pc, r8, r0, r8	; <UNPREDICTABLE>
    e810:	subeq	pc, r0, r0, asr #7
    e814:	svclt	0x00004770
    e818:	umulleq	pc, r8, r0, r8	; <UNPREDICTABLE>
    e81c:	addeq	pc, r0, r0, asr #7
    e820:	svclt	0x00004770
    e824:	umulleq	pc, r8, r0, r8	; <UNPREDICTABLE>
    e828:	andne	pc, r0, r0, asr #7
    e82c:	svclt	0x00004770
    e830:	ldrbmi	r6, [r0, -r0, asr #31]!
    e834:	ldrbmi	r6, [r0, -r0, asr #19]!
    e838:	andcs	r4, r0, #3145728	; 0x300000
    e83c:	cmpvs	sl, #64, 22	; 0x10000
    e840:	svclt	0x00004770
    e844:	strmi	fp, [fp], -r8, lsl #10
    e848:			; <UNDEFINED> instruction: 0xf1002244
    e84c:			; <UNDEFINED> instruction: 0x46180138
    e850:	b	12cc834 <_dbus_user_database_lock_system@plt+0x12c6208>
    e854:	svclt	0x0000bd08
    e858:	andcs	r4, r0, #3145728	; 0x300000
    e85c:	ldrdeq	pc, [r4], r0
    e860:	addcs	pc, r4, r3, asr #17
    e864:	svclt	0x00004770
    e868:			; <UNDEFINED> instruction: 0x4605b570
    e86c:			; <UNDEFINED> instruction: 0x460e3030
    e870:	bl	64c854 <_dbus_user_database_lock_system@plt+0x646228>
    e874:	and	r4, r7, r4, lsl #12
    e878:			; <UNDEFINED> instruction: 0xf7f668a1
    e87c:	mvnlt	lr, ip, lsl #27
    e880:	blvs	ae8a18 <_dbus_user_database_lock_system@plt+0xae23ec>
    e884:	mulle	r2, ip, r2
    e888:	stccs	6, cr4, [r0], {48}	; 0x30
    e88c:			; <UNDEFINED> instruction: 0xf105d1f4
    e890:			; <UNDEFINED> instruction: 0xf7f7002c
    e894:	strmi	lr, [r4], -r8, lsl #22
    e898:	stmiavs	r3!, {r0, r1, r3, sp, lr, pc}
    e89c:	bfieq	r6, sl, #16, #3
    e8a0:	ldmdavs	r9, {r0, r1, sl, ip, lr, pc}^
    e8a4:	ldcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    e8a8:	stmdavs	r4!, {r6, r8, ip, sp, pc}^
    e8ac:	addsmi	r6, ip, #962560	; 0xeb000
    e8b0:	ldrtmi	sp, [r0], -r2
    e8b4:	mvnsle	r2, r0, lsl #24
    e8b8:	ldcllt	0, cr2, [r0, #-4]!
    e8bc:			; <UNDEFINED> instruction: 0xf7f74630
    e8c0:	andcs	lr, r0, ip, asr sp
    e8c4:	svclt	0x0000bd70
    e8c8:	ldrlt	r4, [r0, #-2414]	; 0xfffff692
    e8cc:			; <UNDEFINED> instruction: 0x46044479
    e8d0:	mrc	7, 1, APSR_nzcv, cr12, cr7, {7}
    e8d4:			; <UNDEFINED> instruction: 0xf0002800
    e8d8:	stmdbmi	fp!, {r0, r1, r2, r5, r7, pc}^
    e8dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e8e0:	mrc	7, 1, APSR_nzcv, cr4, cr7, {7}
    e8e4:			; <UNDEFINED> instruction: 0xf0002800
    e8e8:	stmdbmi	r8!, {r5, r7, pc}^
    e8ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e8f0:	mcr	7, 1, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    e8f4:			; <UNDEFINED> instruction: 0xf0002800
    e8f8:	stmdbmi	r5!, {r1, r3, r4, r7, pc}^
    e8fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e900:	mcr	7, 1, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    e904:			; <UNDEFINED> instruction: 0xf0002800
    e908:	stmdbmi	r2!, {r2, r4, r7, pc}^
    e90c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e910:	mrc	7, 0, APSR_nzcv, cr12, cr7, {7}
    e914:			; <UNDEFINED> instruction: 0xf0002800
    e918:	ldmdbmi	pc, {r1, r2, r3, r7, pc}^	; <UNPREDICTABLE>
    e91c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e920:	mrc	7, 0, APSR_nzcv, cr4, cr7, {7}
    e924:			; <UNDEFINED> instruction: 0xf0002800
    e928:	ldmdbmi	ip, {r3, r7, pc}^
    e92c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e930:	mcr	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    e934:			; <UNDEFINED> instruction: 0xf0002800
    e938:	ldmdbmi	r9, {r2, r7, pc}^
    e93c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e940:	mcr	7, 0, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    e944:	rsbsle	r2, lr, r0, lsl #16
    e948:			; <UNDEFINED> instruction: 0x46204956
    e94c:			; <UNDEFINED> instruction: 0xf7f74479
    e950:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    e954:	ldmdbmi	r4, {r0, r3, r4, r5, r6, ip, lr, pc}^
    e958:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e95c:	ldcl	7, cr15, [r6, #988]!	; 0x3dc
    e960:	rsbsle	r2, r4, r0, lsl #16
    e964:			; <UNDEFINED> instruction: 0x46204951
    e968:			; <UNDEFINED> instruction: 0xf7f74479
    e96c:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    e970:	stmdbmi	pc, {r0, r2, r5, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    e974:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e978:	stcl	7, cr15, [r8, #988]!	; 0x3dc
    e97c:	rsble	r2, r8, r0, lsl #16
    e980:	strtmi	r4, [r0], -ip, asr #18
    e984:			; <UNDEFINED> instruction: 0xf7f74479
    e988:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    e98c:	stmdbmi	sl, {r0, r1, r5, r6, ip, lr, pc}^
    e990:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e994:	ldcl	7, cr15, [sl, #988]	; 0x3dc
    e998:	subsle	r2, lr, r0, lsl #16
    e99c:	strtmi	r4, [r0], -r7, asr #18
    e9a0:			; <UNDEFINED> instruction: 0xf7f74479
    e9a4:	stmdacs	r0, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    e9a8:	stmdbmi	r5, {r0, r3, r4, r6, ip, lr, pc}^
    e9ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e9b0:	stcl	7, cr15, [ip, #988]	; 0x3dc
    e9b4:	subsle	r2, r4, r0, lsl #16
    e9b8:	strtmi	r4, [r0], -r2, asr #18
    e9bc:			; <UNDEFINED> instruction: 0xf7f74479
    e9c0:	stmdacs	r0, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    e9c4:	stmdbmi	r0, {r0, r1, r2, r3, r6, ip, lr, pc}^
    e9c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e9cc:	ldc	7, cr15, [lr, #988]!	; 0x3dc
    e9d0:	suble	r2, sl, r0, lsl #16
    e9d4:			; <UNDEFINED> instruction: 0x4620493d
    e9d8:			; <UNDEFINED> instruction: 0xf7f74479
    e9dc:	stmdacs	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    e9e0:	ldmdbmi	fp!, {r0, r2, r6, ip, lr, pc}
    e9e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e9e8:	ldc	7, cr15, [r0, #988]!	; 0x3dc
    e9ec:	suble	r2, r0, r0, lsl #16
    e9f0:			; <UNDEFINED> instruction: 0x46204938
    e9f4:			; <UNDEFINED> instruction: 0xf7f74479
    e9f8:	stmdacs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    e9fc:	ldmdbmi	r6!, {r0, r1, r3, r4, r5, ip, lr, pc}
    ea00:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ea04:	stc	7, cr15, [r2, #988]!	; 0x3dc
    ea08:	ldmdbmi	r4!, {r3, r4, r5, r7, r8, r9, ip, sp, pc}
    ea0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ea10:	ldc	7, cr15, [ip, #988]	; 0x3dc
    ea14:	ldmdbmi	r2!, {r3, r4, r7, r8, r9, ip, sp, pc}
    ea18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ea1c:	ldc	7, cr15, [r6, #988]	; 0x3dc
    ea20:	svclt	0x00142800
    ea24:	andscs	r2, r7, r0
    ea28:	andcs	fp, r1, r0, lsl sp
    ea2c:	andcs	fp, r3, r0, lsl sp
    ea30:	andcs	fp, r5, r0, lsl sp
    ea34:	andcs	fp, pc, r0, lsl sp	; <UNPREDICTABLE>
    ea38:	andcs	fp, sl, r0, lsl sp
    ea3c:	andcs	fp, sp, r0, lsl sp
    ea40:	andcs	fp, fp, r0, lsl sp
    ea44:	andcs	fp, r4, r0, lsl sp
    ea48:	andcs	fp, r8, r0, lsl sp
    ea4c:	andcs	fp, r9, r0, lsl sp
    ea50:	andcs	fp, lr, r0, lsl sp
    ea54:	andscs	fp, r2, r0, lsl sp
    ea58:	andscs	fp, r3, r0, lsl sp
    ea5c:	andcs	fp, ip, r0, lsl sp
    ea60:	andcs	fp, r2, r0, lsl sp
    ea64:	andcs	fp, r6, r0, lsl sp
    ea68:	andcs	fp, r7, r0, lsl sp
    ea6c:	andscs	fp, r0, r0, lsl sp
    ea70:	andscs	fp, r1, r0, lsl sp
    ea74:	andscs	fp, r5, r0, lsl sp
    ea78:	andscs	fp, r4, r0, lsl sp
    ea7c:	andscs	fp, r6, r0, lsl sp
    ea80:	svclt	0x0000bd10
    ea84:	andeq	r0, r1, r4, asr #21
    ea88:	andeq	r0, r1, r6, ror #2
    ea8c:	andeq	r0, r1, sl, lsl r8
    ea90:	andeq	r0, r1, lr, asr #3
    ea94:	andeq	pc, r0, sl, lsl #24
    ea98:	andeq	r3, r1, sl, lsr r4
    ea9c:	andeq	r3, r1, r6, asr r4
    eaa0:	andeq	r0, r1, r6, lsl #3
    eaa4:	andeq	r0, r1, ip, lsr r5
    eaa8:	andeq	r0, r1, r6, lsr r5
    eaac:	andeq	r0, r1, ip, ror #2
    eab0:	andeq	r0, r1, lr, ror #2
    eab4:	andeq	r0, r1, ip, ror #2
    eab8:			; <UNDEFINED> instruction: 0x000101b2
    eabc:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    eac0:	andeq	r0, r1, lr, asr #3
    eac4:	andeq	pc, r0, r0, lsl r5	; <UNPREDICTABLE>
    eac8:	andeq	r0, r1, lr, lsr #8
    eacc:	andeq	r0, r1, r8, asr r4
    ead0:			; <UNDEFINED> instruction: 0x000104b2
    ead4:	andeq	r3, r1, ip, lsr r3
    ead8:	strheq	r0, [r1], -r6
    eadc:	andeq	r0, r1, r2, asr r1
    eae0:	andeq	r0, r1, lr, lsl r4
    eae4:	ldmdacs	r6, {r0, fp, ip, sp}
    eae8:	ldm	pc, {r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    eaec:	cdpmi	0, 0, cr15, cr12, cr0, {0}
    eaf0:	submi	r4, r5, #4915200	; 0x4b0000
    eaf4:			; <UNDEFINED> instruction: 0x36393c3f
    eaf8:	bcs	b5abcc <_dbus_user_database_lock_system@plt+0xb545a0>
    eafc:	cdpne	4, 2, cr2, cr1, cr7, {1}
    eb00:	andsne	r1, r5, #1769472	; 0x1b0000
    eb04:	stmdami	r3!, {r0, r1, r2, r3}
    eb08:			; <UNDEFINED> instruction: 0x47704478
    eb0c:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    eb10:	stmdami	r2!, {r4, r5, r6, r8, r9, sl, lr}
    eb14:			; <UNDEFINED> instruction: 0x47704478
    eb18:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    eb1c:	stmdami	r1!, {r4, r5, r6, r8, r9, sl, lr}
    eb20:			; <UNDEFINED> instruction: 0x47704478
    eb24:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    eb28:	stmdami	r0!, {r4, r5, r6, r8, r9, sl, lr}
    eb2c:			; <UNDEFINED> instruction: 0x47704478
    eb30:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    eb34:	ldmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    eb38:			; <UNDEFINED> instruction: 0x47704478
    eb3c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    eb40:	ldmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    eb44:			; <UNDEFINED> instruction: 0x47704478
    eb48:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    eb4c:	ldmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    eb50:			; <UNDEFINED> instruction: 0x47704478
    eb54:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    eb58:	ldmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    eb5c:			; <UNDEFINED> instruction: 0x47704478
    eb60:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    eb64:	ldmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
    eb68:			; <UNDEFINED> instruction: 0x47704478
    eb6c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    eb70:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    eb74:			; <UNDEFINED> instruction: 0x47704478
    eb78:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    eb7c:	ldmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    eb80:			; <UNDEFINED> instruction: 0x47704478
    eb84:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    eb88:	ldmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    eb8c:			; <UNDEFINED> instruction: 0x47704478
    eb90:	ldrbmi	r2, [r0, -r0]!
    eb94:	andeq	pc, r0, ip, lsr pc	; <UNPREDICTABLE>
    eb98:	andeq	r0, r1, sl, lsr #6
    eb9c:	andeq	r0, r1, ip, asr #32
    eba0:	andeq	r3, r1, r6, lsl r2
    eba4:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    eba8:	andeq	r0, r1, lr, lsl r0
    ebac:	andeq	pc, r0, r4, asr #31
    ebb0:	andeq	r0, r1, r6, ror #6
    ebb4:	strdeq	r0, [r1], -r8
    ebb8:	ldrdeq	pc, [r0], -sl
    ebbc:	andeq	pc, r0, r0, lsr #31
    ebc0:	andeq	pc, r0, sl, lsl #31
    ebc4:	andeq	r0, r1, r0, lsr #32
    ebc8:	andeq	r3, r1, lr, lsr #4
    ebcc:	strdeq	r3, [r1], -ip
    ebd0:	andeq	r0, r1, lr, lsr #6
    ebd4:	andeq	r0, r1, r0, lsr #6
    ebd8:	andeq	r0, r1, sl, lsl #5
    ebdc:	andeq	pc, r0, r8, asr r3	; <UNPREDICTABLE>
    ebe0:	andeq	pc, r0, r2, asr pc	; <UNPREDICTABLE>
    ebe4:	andeq	pc, r0, r4, asr #30
    ebe8:	andeq	r0, r1, r2, lsl #11
    ebec:	strdeq	pc, [r0], -r0
    ebf0:	tstlt	fp, r3, lsl #16
    ebf4:	ldrmi	r6, [r8, -r0, lsl #17]
    ebf8:	svclt	0x00004770
    ebfc:	blmi	17c024 <_dbus_user_database_lock_system@plt+0x1759f8>
    ec00:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    ec04:	ldmib	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec08:	ldmdbvs	r8, {r0, r1, fp, sp, lr}^
    ec0c:			; <UNDEFINED> instruction: 0x4008e8bd
    ec10:	svclt	0x0078f7fb
    ec14:	andeq	r5, r2, ip, lsl #8
    ec18:			; <UNDEFINED> instruction: 0x4604b510
    ec1c:			; <UNDEFINED> instruction: 0xf7ff4608
    ec20:	strtmi	pc, [r1], -sp, ror #31
    ec24:			; <UNDEFINED> instruction: 0x4010e8bd
    ec28:	stmialt	r8!, {r0, r1, r3, ip, sp, lr, pc}
    ec2c:			; <UNDEFINED> instruction: 0x4605b538
    ec30:	strmi	r6, [ip], -r8, asr #16
    ec34:			; <UNDEFINED> instruction: 0xf7f7b108
    ec38:	stmiavs	r1!, {r6, fp, sp, lr, pc}
    ec3c:			; <UNDEFINED> instruction: 0x4628b111
    ec40:	stmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ec44:	pop	{r5, r9, sl, lr}
    ec48:			; <UNDEFINED> instruction: 0xf7f64038
    ec4c:	svclt	0x0000bc0b
    ec50:	stclt	7, cr15, [r8], {246}	; 0xf6
    ec54:			; <UNDEFINED> instruction: 0x4604b510
    ec58:	tstlt	fp, r3, asr #16
    ec5c:	ldrmi	r6, [r8, r0, lsl #17]
    ec60:	pop	{r5, r9, sl, lr}
    ec64:			; <UNDEFINED> instruction: 0xf7f64010
    ec68:	svclt	0x0000bbfd
    ec6c:			; <UNDEFINED> instruction: 0x4604b570
    ec70:	ldrmi	r6, [r5], -r0, lsl #19
    ec74:			; <UNDEFINED> instruction: 0xf7f7460e
    ec78:			; <UNDEFINED> instruction: 0x4631ea36
    ec7c:	stmibvs	r0!, {r1, r6, r8, fp, ip}
    ec80:	pop	{r0, r1, ip, lr, pc}
    ec84:			; <UNDEFINED> instruction: 0xf7f74070
    ec88:			; <UNDEFINED> instruction: 0xf7f7b865
    ec8c:	strdcs	lr, [r1], -sl
    ec90:	svclt	0x0000bd70
    ec94:			; <UNDEFINED> instruction: 0x4604b510
    ec98:			; <UNDEFINED> instruction: 0xf7ff4608
    ec9c:	strtmi	pc, [r1], -pc, lsr #31
    eca0:			; <UNDEFINED> instruction: 0x4010e8bd
    eca4:	stmdalt	r4, {r0, r1, r3, ip, sp, lr, pc}^
    eca8:			; <UNDEFINED> instruction: 0x4604b510
    ecac:			; <UNDEFINED> instruction: 0xb12b6803
    ecb0:			; <UNDEFINED> instruction: 0xf7f66898
    ecb4:	stmdavs	r0!, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    ecb8:	b	fe0ccc9c <_dbus_user_database_lock_system@plt+0xfe0c6670>
    ecbc:	pop	{r5, r9, sl, lr}
    ecc0:			; <UNDEFINED> instruction: 0xf7f64010
    ecc4:	svclt	0x0000bbcf
    ecc8:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    eccc:			; <UNDEFINED> instruction: 0x4605447b
    ecd0:			; <UNDEFINED> instruction: 0xf7f76819
    ecd4:	strmi	lr, [r4], -ip, lsl #19
    ecd8:	stcvs	6, cr4, [r6, #-160]!	; 0xffffff60
    ecdc:	stcl	7, cr15, [lr], #-984	; 0xfffffc28
    ece0:	svclt	0x00cc1e05
    ece4:	movwcs	r2, #769	; 0x301
    ece8:	svclt	0x00182e00
    ecec:	ldmdblt	r3!, {r8, r9, sp}^
    ecf0:	svclt	0x00d42e00
    ecf4:	strcs	r2, [r1], -r0, lsl #12
    ecf8:	svclt	0x00182d00
    ecfc:	stmdblt	lr, {r9, sl, sp}
    ed00:	cfldr64lt	mvdx6, [r0, #-148]!	; 0xffffff6c
    ed04:			; <UNDEFINED> instruction: 0xf7f66d60
    ed08:	strvs	lr, [r5, #-3196]!	; 0xfffff384
    ed0c:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    ed10:	ldmdbvs	r8, {r1, r2, r5, r6, r8, sl, fp, sp, lr}^
    ed14:			; <UNDEFINED> instruction: 0xff0af7fb
    ed18:	ldrtmi	r4, [r0], -r1, lsl #12
    ed1c:	bl	eccd00 <_dbus_user_database_lock_system@plt+0xec66d4>
    ed20:	cfldr64lt	mvdx6, [r0, #-148]!	; 0xffffff6c
    ed24:	andeq	r5, r2, r0, asr #6
    ed28:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    ed2c:			; <UNDEFINED> instruction: 0x460c447b
    ed30:			; <UNDEFINED> instruction: 0xf7f76819
    ed34:			; <UNDEFINED> instruction: 0x4621e95c
    ed38:			; <UNDEFINED> instruction: 0x4010e8bd
    ed3c:	ldmdbvs	r8, {r0, r1, fp, sp, lr}^
    ed40:	mcrlt	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    ed44:	andeq	r5, r2, r0, ror #5
    ed48:			; <UNDEFINED> instruction: 0x4604b510
    ed4c:			; <UNDEFINED> instruction: 0xf7ff4608
    ed50:	qsaxmi	pc, r1, r5	; <UNPREDICTABLE>
    ed54:			; <UNDEFINED> instruction: 0x4010e8bd
    ed58:	svclt	0x0098f00a
    ed5c:			; <UNDEFINED> instruction: 0x4604b510
    ed60:			; <UNDEFINED> instruction: 0xf7ff4608
    ed64:	strtmi	pc, [r1], -fp, asr #30
    ed68:			; <UNDEFINED> instruction: 0x4010e8bd
    ed6c:	svclt	0x009cf00a
    ed70:			; <UNDEFINED> instruction: 0x4604b510
    ed74:			; <UNDEFINED> instruction: 0xf7ff4608
    ed78:	strtmi	pc, [r1], -r1, asr #30
    ed7c:			; <UNDEFINED> instruction: 0x4010e8bd
    ed80:	svclt	0x001cf00a
    ed84:			; <UNDEFINED> instruction: 0x4604b510
    ed88:	tstlt	r1, r1, lsl #21
    ed8c:			; <UNDEFINED> instruction: 0xf7f76880
    ed90:	bvs	1849108 <_dbus_user_database_lock_system@plt+0x1842adc>
    ed94:			; <UNDEFINED> instruction: 0xf7f6b108
    ed98:	bvs	ff84abe0 <_dbus_user_database_lock_system@plt+0xff8445b4>
    ed9c:			; <UNDEFINED> instruction: 0xf006b108
    eda0:	blvs	fe84db3c <_dbus_user_database_lock_system@plt+0xfe847510>
    eda4:			; <UNDEFINED> instruction: 0xf7fab108
    eda8:	blvs	84da1c <_dbus_user_database_lock_system@plt+0x8473f0>
    edac:	bl	174cd8c <_dbus_user_database_lock_system@plt+0x1746760>
    edb0:			; <UNDEFINED> instruction: 0xf7f669e0
    edb4:			; <UNDEFINED> instruction: 0x4620eb5a
    edb8:			; <UNDEFINED> instruction: 0x4010e8bd
    edbc:	bllt	14ccd9c <_dbus_user_database_lock_system@plt+0x14c6770>
    edc0:			; <UNDEFINED> instruction: 0x4607b5f8
    edc4:	strmi	r3, [lr], -r4
    edc8:			; <UNDEFINED> instruction: 0xf7f74615
    edcc:	strmi	lr, [r4], -ip, ror #16
    edd0:	stmiavs	r0!, {r0, r1, r2, sp, lr, pc}
    edd4:	stmdavs	r4!, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
    edd8:	svclt	0x0008429c
    eddc:	ldrmi	r2, [r0, r0, lsl #8]!
    ede0:			; <UNDEFINED> instruction: 0x4629b118
    ede4:	mvnsle	r2, r0, lsl #24
    ede8:	ldcllt	0, cr2, [r8, #4]!
    edec:			; <UNDEFINED> instruction: 0x4604b510
    edf0:	movwne	lr, #2512	; 0x9d0
    edf4:			; <UNDEFINED> instruction: 0xf0066a58
    edf8:	stmdavs	r0!, {r0, r2, r5, fp, ip, sp, lr, pc}
    edfc:			; <UNDEFINED> instruction: 0x4010e8bd
    ee00:	bllt	c4cde0 <_dbus_user_database_lock_system@plt+0xc467b4>
    ee04:			; <UNDEFINED> instruction: 0x4604b510
    ee08:	movwne	lr, #2512	; 0x9d0
    ee0c:			; <UNDEFINED> instruction: 0xf0066a58
    ee10:	movwcs	pc, #2097	; 0x831	; <UNPREDICTABLE>
    ee14:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    ee18:	andcs	r4, r0, #147456	; 0x24000
    ee1c:	addlt	fp, r2, r0, lsl r5
    ee20:			; <UNDEFINED> instruction: 0x46044479
    ee24:	andls	r3, r1, r8
    ee28:	bl	ffa4ce0c <_dbus_user_database_lock_system@plt+0xffa467e0>
    ee2c:			; <UNDEFINED> instruction: 0xf7f79801
    ee30:	strtmi	lr, [r0], -r4, lsr #21
    ee34:	pop	{r1, ip, sp, pc}
    ee38:			; <UNDEFINED> instruction: 0xf7f64010
    ee3c:	svclt	0x0000bb13
    ee40:			; <UNDEFINED> instruction: 0xfffffe31
    ee44:	mvnsmi	lr, #737280	; 0xb4000
    ee48:	stmdavs	r0, {r7, r9, sl, lr}
    ee4c:			; <UNDEFINED> instruction: 0xf006460e
    ee50:	orrslt	pc, r0, r1, lsr #16
    ee54:			; <UNDEFINED> instruction: 0xf04f4604
    ee58:	strtmi	r0, [r1], -r0, lsl #18
    ee5c:	ldrdeq	pc, [r0], -r8
    ee60:			; <UNDEFINED> instruction: 0xf81af006
    ee64:	strtmi	r6, [r7], -r5, lsr #17
    ee68:	adcsmi	r6, r3, #11206656	; 0xab0000
    ee6c:	andsle	r4, r1, r4, lsl #12
    ee70:	addsmi	r6, lr, #15400960	; 0xeb0000
    ee74:	stccs	0, cr13, [r0], {3}
    ee78:	pop	{r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    ee7c:			; <UNDEFINED> instruction: 0xf8c583f8
    ee80:	stmib	r5, {r2, r3, ip, pc}^
    ee84:			; <UNDEFINED> instruction: 0xf8d89900
    ee88:			; <UNDEFINED> instruction: 0xf0050000
    ee8c:	stccs	15, cr15, [r0], {213}	; 0xd5
    ee90:	ldrb	sp, [r2, r3, ror #3]!
    ee94:	ldrdeq	pc, [r0], -r8
    ee98:			; <UNDEFINED> instruction: 0xf0054639
    ee9c:			; <UNDEFINED> instruction: 0x4628ffd1
    eea0:	b	ff8cce80 <_dbus_user_database_lock_system@plt+0xff8c6854>
    eea4:	bicsle	r2, r8, r0, lsl #24
    eea8:	svclt	0x0000e7e7
    eeac:	andle	r2, ip, r1, lsl #18
    eeb0:			; <UNDEFINED> instruction: 0x4605b538
    eeb4:	and	r4, r1, r4, lsl r6
    eeb8:			; <UNDEFINED> instruction: 0xf9a0f00b
    eebc:	strtmi	r4, [r0], -r9, lsr #12
    eec0:			; <UNDEFINED> instruction: 0xff90f00a
    eec4:	rscsle	r2, r7, r0, lsl #16
    eec8:			; <UNDEFINED> instruction: 0x4770bd38
    eecc:			; <UNDEFINED> instruction: 0x4605b570
    eed0:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    eed4:	stcl	7, cr15, [r4, #984]	; 0x3d8
    eed8:	orrlt	r4, r8, #4, 12	; 0x400000
    eedc:			; <UNDEFINED> instruction: 0xf7f62048
    eee0:	strmi	lr, [r4], -ip, ror #30
    eee4:	eorsle	r2, r9, r0, lsl #16
    eee8:	andcs	r2, r2, r0, lsl #4
    eeec:			; <UNDEFINED> instruction: 0xf7f64611
    eef0:	lsrvs	lr, r4	; <illegal shifter operand>
    eef4:	ldmdbmi	lr, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    eef8:	strtmi	r2, [r2], -r0, lsl #6
    eefc:	ldrbtmi	r2, [r9], #-100	; 0xffffff9c
    ef00:	b	8ccee4 <_dbus_user_database_lock_system@plt+0x8c68b8>
    ef04:	tstlt	r8, #224, 2	; 0x38
    ef08:	bl	1eccee8 <_dbus_user_database_lock_system@plt+0x1ec68bc>
    ef0c:			; <UNDEFINED> instruction: 0xf7fb4628
    ef10:			; <UNDEFINED> instruction: 0x4606fdf9
    ef14:			; <UNDEFINED> instruction: 0xf7fb4628
    ef18:	bmi	5ce79c <_dbus_user_database_lock_system@plt+0x5c8170>
    ef1c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    ef20:	ldrtmi	r4, [r0], -r1, lsl #12
    ef24:			; <UNDEFINED> instruction: 0xff3af005
    ef28:	cmnlt	r0, r0, ror #4
    ef2c:			; <UNDEFINED> instruction: 0xf7fb4628
    ef30:	stmibvs	r1!, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    ef34:	cdp2	0, 15, cr15, cr12, cr10, {0}
    ef38:	movwcs	fp, #4384	; 0x1120
    ef3c:	eorvs	r6, r3, r5, ror #2
    ef40:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ef44:			; <UNDEFINED> instruction: 0xf0056a60
    ef48:	stmibvs	r0!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    ef4c:	stc	7, cr15, [r4], {246}	; 0xf6
    ef50:			; <UNDEFINED> instruction: 0xf7f669a0
    ef54:			; <UNDEFINED> instruction: 0x4620eed0
    ef58:	b	fe1ccf38 <_dbus_user_database_lock_system@plt+0xfe1c690c>
    ef5c:	strcs	r4, [r0], #-2054	; 0xfffff7fa
    ef60:			; <UNDEFINED> instruction: 0xf7f64478
    ef64:	strtmi	lr, [r0], -r6, asr #31
    ef68:	svclt	0x0000bd70
    ef6c:	andeq	r5, r2, sl, lsr r1
    ef70:	muleq	r0, fp, r1
    ef74:			; <UNDEFINED> instruction: 0x000013b7
    ef78:	andeq	r5, r2, ip, lsr #1
    ef7c:	andcc	r6, r1, #131072	; 0x20000
    ef80:	ldrbmi	r6, [r0, -r2]!
    ef84:	mvnsmi	lr, #737280	; 0xb4000
    ef88:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    ef8c:	bmi	fb1ba4 <_dbus_user_database_lock_system@plt+0xfab578>
    ef90:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    ef94:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    ef98:	movwls	r6, #22555	; 0x581b
    ef9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    efa0:	blcs	292b4 <_dbus_user_database_lock_system@plt+0x22c88>
    efa4:	stmdbge	r4, {r1, r2, r4, r6, ip, lr, pc}
    efa8:			; <UNDEFINED> instruction: 0xf7f6a803
    efac:	stmdbvs	r8!, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    efb0:	ldc2	7, cr15, [sl, #1004]!	; 0x3ec
    efb4:			; <UNDEFINED> instruction: 0xf1054607
    efb8:			; <UNDEFINED> instruction: 0xf7f6000c
    efbc:			; <UNDEFINED> instruction: 0x4604ef74
    efc0:	suble	r2, r7, r0, lsl #16
    efc4:	ldrdhi	pc, [r8], #143	; 0x8f
    efc8:	bvc	fe44a7ec <_dbus_user_database_lock_system@plt+0xfe4441c0>
    efcc:	ldrdls	pc, [r4], #143	; 0x8f
    efd0:	blls	ffa0aab8 <_dbus_user_database_lock_system@plt+0xffa0448c>
    efd4:	cfldrs	mvf4, [pc, #992]	; f3bc <_dbus_user_database_lock_system@plt+0x8d90>
    efd8:	ldrbtmi	r8, [r9], #2858	; 0xb2a
    efdc:	stc	0, cr14, [sp, #44]	; 0x2c
    efe0:	ldrtmi	r5, [fp], -r0, lsl #22
    efe4:	tstcs	r1, sl, asr #12
    efe8:			; <UNDEFINED> instruction: 0xf7fb6968
    efec:	ldrtmi	pc, [r0], -r3, asr #27	; <UNPREDICTABLE>
    eff0:	stcl	7, cr15, [sl], {246}	; 0xf6
    eff4:	ldmib	r4, {r2, r4, r5, r6, r8, r9, ip, sp, pc}^
    eff8:	stmiavs	fp!, {r0, r9, sl, lr}^
    effc:	ldrdne	pc, [r0], -r8
    f000:	addsmi	r4, ip, #48, 12	; 0x3000000
    f004:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    f008:	svc	0x00f0f7f6
    f00c:	bvc	14a788 <_dbus_user_database_lock_system@plt+0x14415c>
    f010:	blpl	ffa0aaf8 <_dbus_user_database_lock_system@plt+0xffa044cc>
    f014:	bvc	10a790 <_dbus_user_database_lock_system@plt+0x104164>
    f018:	bvs	44a660 <_dbus_user_database_lock_system@plt+0x444034>
    f01c:	bvc	40a664 <_dbus_user_database_lock_system@plt+0x404038>
    f020:	blvs	ff1cab08 <_dbus_user_database_lock_system@plt+0xff1c44dc>
    f024:	blvs	11ca900 <_dbus_user_database_lock_system@plt+0x11c42d4>
    f028:	blpl	24aa48 <_dbus_user_database_lock_system@plt+0x24441c>
    f02c:	blvs	ff20ab14 <_dbus_user_database_lock_system@plt+0xff2044e8>
    f030:	blvc	ffa0ab18 <_dbus_user_database_lock_system@plt+0xffa044ec>
    f034:	blvc	11ca918 <_dbus_user_database_lock_system@plt+0x11c42ec>
    f038:	blpl	24a85c <_dbus_user_database_lock_system@plt+0x244230>
    f03c:	blls	ff18ab14 <_dbus_user_database_lock_system@plt+0xff1844e8>
    f040:	blx	44ac0c <_dbus_user_database_lock_system@plt+0x4445e0>
    f044:	vsub.f16	s26, s19, s22
    f048:	vcvtr.s32.f64	s19, d5
    f04c:	vnmla.f64	d7, d23, d9
    f050:	mul	r1, r0, sl
    f054:	mvnscc	pc, pc, asr #32
    f058:			; <UNDEFINED> instruction: 0xf00569e8
    f05c:	bmi	3cebd8 <_dbus_user_database_lock_system@plt+0x3c85ac>
    f060:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    f064:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f068:	subsmi	r9, sl, r5, lsl #22
    f06c:	andlt	sp, r7, r4, lsl #2
    f070:	blhi	14a36c <_dbus_user_database_lock_system@plt+0x143d40>
    f074:	mvnshi	lr, #12386304	; 0xbd0000
    f078:	svc	0x00e2f7f6
    f07c:	andhi	pc, r0, pc, lsr #7
    f080:	andeq	r0, r0, r0
    f084:	addmi	r4, pc, r0
    f088:	andeq	r4, r2, lr, lsl #20
    f08c:	andeq	r0, r0, ip, asr #12
    f090:	andeq	r5, r2, r8, lsr r0
    f094:			; <UNDEFINED> instruction: 0x000103be
    f098:	andeq	r4, r2, lr, lsr r9
    f09c:			; <UNDEFINED> instruction: 0xf7ffb508
    f0a0:	andcs	pc, r1, r1, ror pc	; <UNPREDICTABLE>
    f0a4:	svclt	0x0000bd08
    f0a8:	blmi	fe821b2c <_dbus_user_database_lock_system@plt+0xfe81b500>
    f0ac:	push	{r1, r3, r4, r5, r6, sl, lr}
    f0b0:			; <UNDEFINED> instruction: 0x460741f0
    f0b4:	ldrdlt	r5, [r8], r3
    f0b8:			; <UNDEFINED> instruction: 0x460d205c
    f0bc:	movwls	r6, #30747	; 0x781b
    f0c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f0c4:	mrc	7, 3, APSR_nzcv, cr8, cr6, {7}
    f0c8:	stmdacs	r0, {r2, r9, sl, lr}
    f0cc:	msrhi	CPSR_xc, r0
    f0d0:	mrseq	pc, (UNDEF: 80)	; <UNPREDICTABLE>
    f0d4:	addvs	r6, r5, r7
    f0d8:			; <UNDEFINED> instruction: 0xf7f6303c
    f0dc:	ldmibmi	r4, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    f0e0:			; <UNDEFINED> instruction: 0x46224b94
    f0e4:			; <UNDEFINED> instruction: 0x46284479
    f0e8:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f0ec:	ldc	7, cr15, [ip], {246}	; 0xf6
    f0f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    f0f4:	addhi	pc, sp, r0
    f0f8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    f0fc:	strtmi	r2, [r8], -r1, lsl #2
    f100:	mrc	7, 1, APSR_nzcv, cr12, cr6, {7}
    f104:			; <UNDEFINED> instruction: 0xf7f64640
    f108:			; <UNDEFINED> instruction: 0x4641efda
    f10c:			; <UNDEFINED> instruction: 0xf0074628
    f110:			; <UNDEFINED> instruction: 0x4603f93b
    f114:	cmnvs	r3, #64, 12	; 0x4000000
    f118:	stmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f11c:	strbmi	fp, [r1], -r0, lsl #22
    f120:			; <UNDEFINED> instruction: 0xf7fa4628
    f124:			; <UNDEFINED> instruction: 0x4603f97b
    f128:			; <UNDEFINED> instruction: 0x63a34640
    f12c:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f130:	stmdacs	r0, {r1, r2, r9, sl, lr}
    f134:	sbcshi	pc, lr, r0, asr #32
    f138:	bmi	fe021f3c <_dbus_user_database_lock_system@plt+0xfe01b910>
    f13c:	ldrbtmi	r4, [fp], #-2432	; 0xfffff680
    f140:	ldrbtmi	r9, [sl], #-1
    f144:			; <UNDEFINED> instruction: 0x46284479
    f148:			; <UNDEFINED> instruction: 0xf7f69500
    f14c:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    f150:	bmi	1f436fc <_dbus_user_database_lock_system@plt+0x1f3d0d0>
    f154:	ldmdbvs	r8!, {r0, r8, sp}^
    f158:			; <UNDEFINED> instruction: 0xf7fb447a
    f15c:	and	pc, r9, fp, lsl #26
    f160:	tstcs	r1, r9, ror sl
    f164:	blls	12974c <_dbus_user_database_lock_system@plt+0x123120>
    f168:			; <UNDEFINED> instruction: 0xf7fb447a
    f16c:	strbmi	pc, [r0], -r3, lsl #26	; <UNPREDICTABLE>
    f170:	stmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f174:	movwcs	r6, #2976	; 0xba0
    f178:	tstlt	r8, r3, ror #6
    f17c:			; <UNDEFINED> instruction: 0xf930f7fa
    f180:	strtmi	r2, [r8], -r0, lsl #6
    f184:	ldrmi	r6, [sl], -r3, lsr #7
    f188:	movwls	r4, #5657	; 0x1619
    f18c:			; <UNDEFINED> instruction: 0xf7f69500
    f190:	movwcs	lr, #3212	; 0xc8c
    f194:			; <UNDEFINED> instruction: 0x4619461a
    f198:	movwpl	lr, #2509	; 0x9cd
    f19c:			; <UNDEFINED> instruction: 0xf7f74628
    f1a0:	movwcs	lr, #2082	; 0x822
    f1a4:			; <UNDEFINED> instruction: 0x4619461a
    f1a8:			; <UNDEFINED> instruction: 0xf7f64628
    f1ac:	movwcs	lr, #3066	; 0xbfa
    f1b0:			; <UNDEFINED> instruction: 0x4619461a
    f1b4:			; <UNDEFINED> instruction: 0xf7f64628
    f1b8:	movwcs	lr, #2914	; 0xb62
    f1bc:	ldrmi	r4, [sl], -r8, lsr #12
    f1c0:			; <UNDEFINED> instruction: 0xf7f64619
    f1c4:	stclvs	13, cr14, [r0, #-856]!	; 0xfffffca8
    f1c8:			; <UNDEFINED> instruction: 0xf7f6b108
    f1cc:	strcs	lr, [r0], -r6, asr #22
    f1d0:	ldrtmi	r4, [r2], -r8, lsr #12
    f1d4:	strbvs	r4, [r6, #-1585]!	; 0xfffff9cf
    f1d8:	bl	fe0cd1b8 <_dbus_user_database_lock_system@plt+0xfe0c6b8c>
    f1dc:	tstlt	r0, r0, ror #16
    f1e0:	svc	0x00eef7f6
    f1e4:	ldmdbmi	r9, {r1, r2, r5, r6, sp, lr}^
    f1e8:	strtmi	r2, [r8], -r0, lsl #6
    f1ec:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    f1f0:	stmdavs	r9, {r1, r2, r3, r4, r9, sl, lr}
    f1f4:	bl	fe64d1d4 <_dbus_user_database_lock_system@plt+0xfe646ba8>
    f1f8:	blmi	1321b54 <_dbus_user_database_lock_system@plt+0x131b528>
    f1fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f200:	blls	1e9270 <_dbus_user_database_lock_system@plt+0x1e2c44>
    f204:			; <UNDEFINED> instruction: 0xf040405a
    f208:	ldrtmi	r8, [r0], -r4, lsl #1
    f20c:	pop	{r3, ip, sp, pc}
    f210:			; <UNDEFINED> instruction: 0x462081f0
    f214:	stmdb	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f218:	ldmdbvs	r8!, {r1, r2, r3, r6, r9, fp, lr}^
    f21c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    f220:	stc2	7, cr15, [r8], #1004	; 0x3ec
    f224:	bmi	13491cc <_dbus_user_database_lock_system@plt+0x1342ba0>
    f228:	stmdbmi	ip, {r0, r1, r4, r5, r9, sl, lr}^
    f22c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    f230:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
    f234:			; <UNDEFINED> instruction: 0xf7f69500
    f238:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    f23c:	stmdbmi	r8, {r0, r3, r7, ip, lr, pc}^
    f240:			; <UNDEFINED> instruction: 0x46324633
    f244:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    f248:	bl	feacd228 <_dbus_user_database_lock_system@plt+0xfeac6bfc>
    f24c:			; <UNDEFINED> instruction: 0xf7fb6978
    f250:	stmdbmi	r4, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
    f254:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    f258:	strtmi	r4, [r8], -r2, lsl #12
    f25c:	stc	7, cr15, [r8, #984]	; 0x3d8
    f260:			; <UNDEFINED> instruction: 0xf7f64628
    f264:	ldrdvs	lr, [r0], #-148	; 0xffffff6c	; <UNPREDICTABLE>
    f268:			; <UNDEFINED> instruction: 0xf43f2800
    f26c:	qsub16mi	sl, r8, r2
    f270:	ldc2l	0, cr15, [lr, #-8]
    f274:			; <UNDEFINED> instruction: 0xf43f2800
    f278:	strtmi	sl, [r8], -ip, ror #30
    f27c:	ldm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f280:	andle	r2, r7, r1, lsl #16
    f284:			; <UNDEFINED> instruction: 0xf7fb6978
    f288:			; <UNDEFINED> instruction: 0x4629fc3d
    f28c:	stc2	0, cr15, [sl, #40]!	; 0x28
    f290:	eorsle	r2, sl, r0, lsl #16
    f294:	movwcs	r4, #2356	; 0x934
    f298:	rsbcs	r4, r4, sl, lsr #12
    f29c:			; <UNDEFINED> instruction: 0xf7f74479
    f2a0:	strbvs	lr, [r0, #-2132]!	; 0xfffff7ac
    f2a4:			; <UNDEFINED> instruction: 0xf43f2800
    f2a8:			; <UNDEFINED> instruction: 0xf7f6af54
    f2ac:	ldmdbvs	r8!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}^
    f2b0:	stc2	7, cr15, [r8], #-1004	; 0xfffffc14
    f2b4:			; <UNDEFINED> instruction: 0xf00a6d61
    f2b8:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    f2bc:	svcge	0x0049f43f
    f2c0:	strtmi	r4, [sl], -sl, lsr #18
    f2c4:	strcs	r4, [r1], -r8, lsr #12
    f2c8:			; <UNDEFINED> instruction: 0xf7f64479
    f2cc:	stmdavs	r1!, {r1, r3, r8, r9, fp, sp, lr, pc}^
    f2d0:	andeq	pc, ip, r7, lsl #2
    f2d4:	mrc	7, 7, APSR_nzcv, cr10, cr6, {7}
    f2d8:			; <UNDEFINED> instruction: 0x4628693b
    f2dc:	teqvs	fp, r3, lsr r4
    f2e0:	ldm	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f2e4:			; <UNDEFINED> instruction: 0xf7ff4638
    f2e8:	stmdavs	r3!, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    f2ec:			; <UNDEFINED> instruction: 0xf7fc6958
    f2f0:	str	pc, [r1, pc, asr #22]
    f2f4:	tstcs	r1, lr, lsl sl
    f2f8:	blls	1298e0 <_dbus_user_database_lock_system@plt+0x1232b4>
    f2fc:			; <UNDEFINED> instruction: 0xf7fb447a
    f300:			; <UNDEFINED> instruction: 0x4640fc39
    f304:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f308:			; <UNDEFINED> instruction: 0x4628e734
    f30c:	ldc2	0, cr15, [lr, #-8]
    f310:			; <UNDEFINED> instruction: 0xf7f6e71f
    f314:	bmi	60ad74 <_dbus_user_database_lock_system@plt+0x604748>
    f318:	ldmdbvs	r8!, {r0, r8, sp}^
    f31c:	ldrbtmi	r4, [sl], #-1574	; 0xfffff9da
    f320:	stc2	7, cr15, [r8], #-1004	; 0xfffffc14
    f324:	svclt	0x0000e768
    f328:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    f32c:	andeq	r0, r0, ip, asr #12
    f330:	andeq	r4, r2, r8, lsr #30
    f334:			; <UNDEFINED> instruction: 0xfffffc99
    f338:			; <UNDEFINED> instruction: 0xfffffc07
    f33c:			; <UNDEFINED> instruction: 0xfffffc17
    f340:			; <UNDEFINED> instruction: 0xfffffc29
    f344:	andeq	r0, r1, r0, lsr #5
    f348:			; <UNDEFINED> instruction: 0x000102b4
    f34c:	andeq	r4, r2, lr, lsl lr
    f350:	andeq	r4, r2, r4, lsr #15
    f354:	ldrdeq	r0, [r1], -sl
    f358:			; <UNDEFINED> instruction: 0xfffff9e7
    f35c:			; <UNDEFINED> instruction: 0xfffffa5f
    f360:			; <UNDEFINED> instruction: 0xfffffadf
    f364:			; <UNDEFINED> instruction: 0xfffffc53
    f368:	ldrdeq	r0, [r0], -sp
    f36c:			; <UNDEFINED> instruction: 0xfffff9fd
    f370:	andeq	r0, r1, r0, lsr #2
    f374:	ldrdeq	r0, [r1], -sl
    f378:			; <UNDEFINED> instruction: 0x4615b530
    f37c:	addlt	r4, r3, r3, lsl sl
    f380:			; <UNDEFINED> instruction: 0x460c4b13
    f384:			; <UNDEFINED> instruction: 0x4669447a
    f388:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f38c:			; <UNDEFINED> instruction: 0xf04f9301
    f390:	movwcs	r0, #768	; 0x300
    f394:	eorvs	r6, fp, r3, lsr #32
    f398:	b	ff7cd378 <_dbus_user_database_lock_system@plt+0xff7c6d4c>
    f39c:	andcs	fp, r1, r0, asr r9
    f3a0:	blmi	2e1bd8 <_dbus_user_database_lock_system@plt+0x2db5ac>
    f3a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f3a8:	blls	69418 <_dbus_user_database_lock_system@plt+0x62dec>
    f3ac:	qaddle	r4, sl, sl
    f3b0:	ldclt	0, cr11, [r0, #-12]!
    f3b4:	strtmi	r9, [sl], -r0, lsl #16
    f3b8:			; <UNDEFINED> instruction: 0xf00b4621
    f3bc:	stmdacc	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    f3c0:	andcs	fp, r1, r8, lsl pc
    f3c4:			; <UNDEFINED> instruction: 0xf7f6e7ec
    f3c8:	svclt	0x0000ee3c
    f3cc:	andeq	r4, r2, ip, lsl r6
    f3d0:	andeq	r0, r0, ip, asr #12
    f3d4:	strdeq	r4, [r2], -ip
    f3d8:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    f3dc:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    f3e0:	cfldrsmi	mvf4, [r8], {252}	; 0xfc
    f3e4:	strmi	fp, [sp], -r5, lsl #1
    f3e8:	stmdbge	r1, {r1, r9, fp, sp, pc}
    f3ec:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    f3f0:	strls	r6, [r3], #-2084	; 0xfffff7dc
    f3f4:	streq	pc, [r0], #-79	; 0xffffffb1
    f3f8:			; <UNDEFINED> instruction: 0xffbef7ff
    f3fc:	ldmib	sp, {r7, r8, ip, sp, pc}^
    f400:	stmdbcs	r0, {r0, r8}
    f404:	svcne	0x0002dd16
    f408:	and	r2, r2, r0, lsl #6
    f40c:	addmi	r3, fp, #67108864	; 0x4000000
    f410:			; <UNDEFINED> instruction: 0xf852d010
    f414:	adcmi	r4, ip, #4, 30
    f418:			; <UNDEFINED> instruction: 0xf7f6d1f8
    f41c:	andcs	lr, r1, r6, lsr #16
    f420:	blmi	221c4c <_dbus_user_database_lock_system@plt+0x21b620>
    f424:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f428:	blls	e9498 <_dbus_user_database_lock_system@plt+0xe2e6c>
    f42c:	qaddle	r4, sl, r5
    f430:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    f434:	ldmda	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f438:	ldrb	r2, [r1, r0]!
    f43c:	mcr	7, 0, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    f440:	andeq	r4, r2, r0, asr #11
    f444:	andeq	r0, r0, ip, asr #12
    f448:	andeq	r4, r2, ip, ror r5
    f44c:			; <UNDEFINED> instruction: 0x4605b538
    f450:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    f454:			; <UNDEFINED> instruction: 0xf7f66821
    f458:	stmdavs	r1!, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    f45c:	strtmi	r4, [r8], -r3, lsl #12
    f460:			; <UNDEFINED> instruction: 0xf7f6461c
    f464:	stmibvs	r3, {r2, r6, r7, r8, sl, fp, sp, lr, pc}^
    f468:	blvs	83b89c <_dbus_user_database_lock_system@plt+0x835270>
    f46c:	stmdami	r2, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    f470:	cfldrslt	mvf4, [r8, #-480]!	; 0xfffffe20
    f474:			; <UNDEFINED> instruction: 0x00024bba
    f478:	ldrdeq	pc, [r0], -r0
    f47c:	ldrblt	r4, [r0, #2835]!	; 0xb13
    f480:	addlt	r4, r3, fp, ror r4
    f484:	ldmdavs	r9, {r0, r2, r9, sl, lr}
    f488:	ldc	7, cr15, [r0, #984]!	; 0x3d8
    f48c:	strmi	r6, [r4], -r3, lsl #16
    f490:			; <UNDEFINED> instruction: 0xf7fb6958
    f494:	stmdavs	r3!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    f498:	ldmdbvs	pc, {r2, r5, r6, r7, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    f49c:	orrlt	r4, ip, r6, lsl #12
    f4a0:			; <UNDEFINED> instruction: 0xf7ff4628
    f4a4:	bmi	2cf3f8 <_dbus_user_database_lock_system@plt+0x2c8dcc>
    f4a8:	tstcs	r1, r3, lsr #12
    f4ac:			; <UNDEFINED> instruction: 0x9601447a
    f4b0:	ldrtmi	r9, [r8], -r0
    f4b4:	blx	17cd4aa <_dbus_user_database_lock_system@plt+0x17c6e7e>
    f4b8:			; <UNDEFINED> instruction: 0xf7f64628
    f4bc:	andcs	lr, r1, r6, ror #20
    f4c0:	ldcllt	0, cr11, [r0, #12]!
    f4c4:	ldrbtmi	r4, [ip], #-3075	; 0xfffff3fd
    f4c8:	svclt	0x0000e7ea
    f4cc:	andeq	r4, r2, ip, lsl #23
    f4d0:	andeq	pc, r0, r8, lsr #31
    f4d4:	andeq	pc, r0, r6, lsl #31
    f4d8:	blmi	fc900 <_dbus_user_database_lock_system@plt+0xf62d4>
    f4dc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f4e0:	stc	7, cr15, [r4, #984]	; 0x3d8
    f4e4:	vstrlt	s12, [r8, #-768]	; 0xfffffd00
    f4e8:	andeq	r4, r2, r0, lsr fp
    f4ec:	svclt	0x0000e468
    f4f0:			; <UNDEFINED> instruction: 0x4605b5f8
    f4f4:	ldrmi	r4, [r7], -lr, lsl #12
    f4f8:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    f4fc:			; <UNDEFINED> instruction: 0xbdf8b900
    f500:	andeq	pc, ip, r5, lsl #2
    f504:	stcl	7, cr15, [lr], {246}	; 0xf6
    f508:	and	r4, r8, r4, lsl #12
    f50c:	stmiavs	fp!, {r5, r7, fp, sp, lr}^
    f510:	addsmi	r6, ip, #100, 16	; 0x640000
    f514:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    f518:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    f51c:	ldrtmi	sp, [r9], -pc, ror #1
    f520:	mvnsle	r2, r0, lsl #24
    f524:	svclt	0x0000bdf8
    f528:	ldrbmi	r6, [r0, -r0, asr #18]!
    f52c:	movwcc	r6, #6659	; 0x1a03
    f530:	ldrbmi	r6, [r0, -r3, lsl #4]!
    f534:	blmi	1fc95c <_dbus_user_database_lock_system@plt+0x1f6330>
    f538:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f53c:	ldcl	7, cr15, [r6, #-984]	; 0xfffffc28
    f540:	mcrrvs	8, 0, r6, r2, cr3
    f544:	addsmi	r6, sl, #110592	; 0x1b000
    f548:	strbvs	fp, [r3], #-3862	; 0xfffff0ea
    f54c:	andcs	r2, r1, r0
    f550:	svclt	0x0000bd08
    f554:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    f558:	blmi	13c980 <_dbus_user_database_lock_system@plt+0x136354>
    f55c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f560:	stcl	7, cr15, [r4, #-984]	; 0xfffffc28
    f564:	ldmdbvs	r8, {r0, r1, fp, sp, lr}^
    f568:	svclt	0x0000bd08
    f56c:			; <UNDEFINED> instruction: 0x00024ab0
    f570:	blmi	fc998 <_dbus_user_database_lock_system@plt+0xf636c>
    f574:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f578:	ldc	7, cr15, [r8, #-984]!	; 0xfffffc28
    f57c:	stclt	8, cr6, [r8, #-0]
    f580:	muleq	r2, r8, sl
    f584:	blmi	17c9ac <_dbus_user_database_lock_system@plt+0x176380>
    f588:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f58c:	stc	7, cr15, [lr, #-984]!	; 0xfffffc28
    f590:	ldmdbvs	r8, {r0, r1, fp, sp, lr}^
    f594:			; <UNDEFINED> instruction: 0x4008e8bd
    f598:	blt	feb4d58c <_dbus_user_database_lock_system@plt+0xfeb46f60>
    f59c:	andeq	r4, r2, r4, lsl #21
    f5a0:	blmi	17c9c8 <_dbus_user_database_lock_system@plt+0x17639c>
    f5a4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f5a8:	stc	7, cr15, [r0, #-984]!	; 0xfffffc28
    f5ac:	ldmdbvs	r8, {r0, r1, fp, sp, lr}^
    f5b0:			; <UNDEFINED> instruction: 0x4008e8bd
    f5b4:	blt	fe8cd5a8 <_dbus_user_database_lock_system@plt+0xfe8c6f7c>
    f5b8:	andeq	r4, r2, r8, ror #20
    f5bc:	blmi	17c9e4 <_dbus_user_database_lock_system@plt+0x1763b8>
    f5c0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f5c4:	ldc	7, cr15, [r2, #-984]	; 0xfffffc28
    f5c8:	ldmdbvs	r8, {r0, r1, fp, sp, lr}^
    f5cc:			; <UNDEFINED> instruction: 0x4008e8bd
    f5d0:	blt	fe5cd5c4 <_dbus_user_database_lock_system@plt+0xfe5c6f98>
    f5d4:	andeq	r4, r2, ip, asr #20
    f5d8:	blmi	fca00 <_dbus_user_database_lock_system@plt+0xf63d4>
    f5dc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f5e0:	stc	7, cr15, [r4, #-984]	; 0xfffffc28
    f5e4:	vstrlt	d6, [r8, #-256]	; 0xffffff00
    f5e8:	andeq	r4, r2, r0, lsr sl
    f5ec:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    f5f0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f5f4:	ldcl	7, cr15, [sl], #984	; 0x3d8
    f5f8:	blvs	fe020e10 <_dbus_user_database_lock_system@plt+0xfe01a7e4>
    f5fc:			; <UNDEFINED> instruction: 0xff00f7f9
    f600:	vldrlt	d6, [r0, #-640]	; 0xfffffd80
    f604:	andeq	r4, r2, ip, lsl sl
    f608:	blmi	17ca30 <_dbus_user_database_lock_system@plt+0x176404>
    f60c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f610:	stcl	7, cr15, [ip], #984	; 0x3d8
    f614:	stmdacc	r0, {r6, r7, r8, fp, sp, lr}
    f618:	andcs	fp, r1, r8, lsl pc
    f61c:	svclt	0x0000bd08
    f620:	andeq	r4, r2, r0, lsl #20
    f624:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    f628:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    f62c:	strcs	r4, [r1, #-1542]	; 0xfffff9fa
    f630:			; <UNDEFINED> instruction: 0xf7f66819
    f634:	bvs	fe10a9ac <_dbus_user_database_lock_system@plt+0xfe104380>
    f638:			; <UNDEFINED> instruction: 0x4628b113
    f63c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f640:	ldrtmi	r4, [r0], -r4, lsl #12
    f644:	ldmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f648:	strmi	r4, [r5], -r7, lsl #12
    f64c:	rscsle	r2, r4, r0, lsl #16
    f650:			; <UNDEFINED> instruction: 0xf7f62003
    f654:	strmi	lr, [r0], lr, lsl #24
    f658:	ldmdbmi	fp, {r4, r6, r7, r8, ip, sp, pc}
    f65c:			; <UNDEFINED> instruction: 0xf7f54479
    f660:	cmplt	r0, r8, lsl #29
    f664:	strbmi	r6, [r0], -r1, ror #19
    f668:	bl	e4d648 <_dbus_user_database_lock_system@plt+0xe4701c>
    f66c:	ldmdbmi	r7, {r3, r5, r8, ip, sp, pc}
    f670:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    f674:	svc	0x0090f7f5
    f678:	ldrtmi	fp, [r9], -r0, lsl #19
    f67c:			; <UNDEFINED> instruction: 0xf7f64630
    f680:	strcs	lr, [r0, #-3172]	; 0xfffff39c
    f684:			; <UNDEFINED> instruction: 0xf7f64640
    f688:			; <UNDEFINED> instruction: 0x4628eb18
    f68c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f690:			; <UNDEFINED> instruction: 0x46304639
    f694:	mrrc	7, 15, pc, r8, cr6	; <UNPREDICTABLE>
    f698:	strb	r4, [lr, r5, asr #12]
    f69c:	strbmi	r2, [r0], -lr, lsl #2
    f6a0:	mcrr	7, 15, pc, ip, cr6	; <UNPREDICTABLE>
    f6a4:			; <UNDEFINED> instruction: 0xb1204605
    f6a8:			; <UNDEFINED> instruction: 0xf8c42501
    f6ac:	adcvs	r8, r7, #36	; 0x24
    f6b0:	ldrtmi	lr, [r0], -r3, asr #15
    f6b4:			; <UNDEFINED> instruction: 0xf7f64639
    f6b8:	strbmi	lr, [r0], -r8, asr #24
    f6bc:	b	fff4d69c <_dbus_user_database_lock_system@plt+0xfff47070>
    f6c0:	svclt	0x0000e7bb
    f6c4:	andeq	r4, r2, r2, ror #19
    f6c8:	andeq	sp, r0, r8, lsr #21
    f6cc:	andeq	lr, r0, r2, ror #3
    f6d0:			; <UNDEFINED> instruction: 0x460eb5f8
    f6d4:			; <UNDEFINED> instruction: 0x46054b13
    f6d8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f6dc:	stc	7, cr15, [r6], {246}	; 0xf6
    f6e0:	strtmi	r4, [r8], -r4, lsl #12
    f6e4:	ldmdbvs	pc, {r0, r1, r5, fp, sp, lr}^	; <UNPREDICTABLE>
    f6e8:	mrc2	7, 5, pc, cr0, cr15, {7}
    f6ec:	tstcs	r1, lr, lsl #20
    f6f0:			; <UNDEFINED> instruction: 0x4603447a
    f6f4:			; <UNDEFINED> instruction: 0xf7fb4638
    f6f8:			; <UNDEFINED> instruction: 0x4630fa3d
    f6fc:			; <UNDEFINED> instruction: 0xf7f66a66
    f700:			; <UNDEFINED> instruction: 0x4601e8de
    f704:			; <UNDEFINED> instruction: 0xf7f64630
    f708:	movwcs	lr, #3098	; 0xc1a
    f70c:	strtmi	r6, [r8], -r2, ror #20
    f710:			; <UNDEFINED> instruction: 0xf7f56aa1
    f714:	bvs	184b0dc <_dbus_user_database_lock_system@plt+0x1844ab0>
    f718:	b	ff3cd6f8 <_dbus_user_database_lock_system@plt+0xff3c70cc>
    f71c:	stmib	r4, {r8, r9, sp}^
    f720:	ldcllt	3, cr3, [r8, #36]!	; 0x24
    f724:	andeq	r4, r2, r4, lsr r9
    f728:	andeq	pc, r0, r8, asr #27
    f72c:	ldrlt	r4, [r0, #-2834]	; 0xfffff4ee
    f730:	addlt	r4, r2, fp, ror r4
    f734:	ldmdavs	r9, {r2, r3, r9, sl, lr}
    f738:	mrrc	7, 15, pc, r8, cr6	; <UNPREDICTABLE>
    f73c:	andls	r4, r1, r1, lsr #12
    f740:	andscc	r4, r4, r4, lsl #12
    f744:	stcl	7, cr15, [r2], {246}	; 0xf6
    f748:			; <UNDEFINED> instruction: 0x6ca269a3
    f74c:			; <UNDEFINED> instruction: 0x61a33301
    f750:	stmdavs	r2!, {r0, r1, r4, r7, r9, lr}
    f754:	strtvs	fp, [r3], #4040	; 0xfc8
    f758:	addmi	r6, fp, #148480	; 0x24400
    f75c:	orrsvs	fp, r3, #196, 30	; 0x310
    f760:	blvs	4e97f0 <_dbus_user_database_lock_system@plt+0x4e31c4>
    f764:	tstvs	r3, #67108864	; 0x4000000
    f768:	ldmib	r3, {r0, r1, r5, fp, sp, lr}^
    f76c:	addmi	r2, sl, #12, 2
    f770:	cmpvs	sl, #200, 30	; 0x320
    f774:	ldclt	0, cr11, [r0, #-8]
    f778:	ldrdeq	r4, [r2], -ip
    f77c:			; <UNDEFINED> instruction: 0x4604b510
    f780:			; <UNDEFINED> instruction: 0xf7f54608
    f784:	strmi	lr, [r1], -r4, asr #30
    f788:			; <UNDEFINED> instruction: 0x4620b118
    f78c:			; <UNDEFINED> instruction: 0xffcef7ff
    f790:	ldclt	0, cr2, [r0, #-4]
    f794:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    f798:			; <UNDEFINED> instruction: 0x460c447b
    f79c:			; <UNDEFINED> instruction: 0xf7f66819
    f7a0:	strtmi	lr, [r1], -r6, lsr #24
    f7a4:	andscc	r4, r4, r4, lsl #12
    f7a8:	stm	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f7ac:	stmibvs	r3!, {r1, r5, fp, sp, lr}
    f7b0:			; <UNDEFINED> instruction: 0x61a33b01
    f7b4:	blcc	6a408 <_dbus_user_database_lock_system@plt+0x63ddc>
    f7b8:	ldclt	3, cr6, [r0, #-76]	; 0xffffffb4
    f7bc:	andeq	r4, r2, r4, ror r8
    f7c0:	blmi	fcbe8 <_dbus_user_database_lock_system@plt+0xf65bc>
    f7c4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f7c8:	ldc	7, cr15, [r0], {246}	; 0xf6
    f7cc:	vstrlt.16	s12, [r8, #-256]	; 0xffffff00	; <UNPREDICTABLE>
    f7d0:	andeq	r4, r2, r8, asr #16
    f7d4:	ldrlt	r4, [r0, #-2833]	; 0xfffff4ef
    f7d8:			; <UNDEFINED> instruction: 0x460c447b
    f7dc:			; <UNDEFINED> instruction: 0xf7f66819
    f7e0:	strtmi	lr, [r1], -r6, lsl #24
    f7e4:	andcc	r4, ip, r4, lsl #12
    f7e8:	ldcl	7, cr15, [r0], #-984	; 0xfffffc28
    f7ec:			; <UNDEFINED> instruction: 0x6ce26923
    f7f0:			; <UNDEFINED> instruction: 0x61233301
    f7f4:	stmdavs	r2!, {r0, r1, r4, r7, r9, lr}
    f7f8:	strbtvs	fp, [r3], #4040	; 0xfc8
    f7fc:	addmi	r6, fp, #20736	; 0x5100
    f800:	ldrbvs	fp, [r3], #-4036	; 0xfffff03c
    f804:	blvs	ff4e9894 <_dbus_user_database_lock_system@plt+0xff4e3268>
    f808:	bicsvs	r3, r3, #67108864	; 0x4000000
    f80c:	ldmib	r3, {r0, r1, r5, fp, sp, lr}^
    f810:	addmi	r2, sl, #-1073741821	; 0xc0000003
    f814:	ldrvs	fp, [sl], #-4040	; 0xfffff038
    f818:	svclt	0x0000bd10
    f81c:	andeq	r4, r2, r4, lsr r8
    f820:			; <UNDEFINED> instruction: 0x4604b510
    f824:			; <UNDEFINED> instruction: 0xf7f54608
    f828:			; <UNDEFINED> instruction: 0x4601eef2
    f82c:			; <UNDEFINED> instruction: 0x4620b118
    f830:			; <UNDEFINED> instruction: 0xffd0f7ff
    f834:	ldclt	0, cr2, [r0, #-4]
    f838:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    f83c:			; <UNDEFINED> instruction: 0x460c447b
    f840:			; <UNDEFINED> instruction: 0xf7f66819
    f844:			; <UNDEFINED> instruction: 0x4621ebd4
    f848:	andcc	r4, ip, r4, lsl #12
    f84c:	ldmda	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f850:	stmdbvs	r3!, {r1, r5, fp, sp, lr}
    f854:			; <UNDEFINED> instruction: 0x61233b01
    f858:	blcc	6a7ac <_dbus_user_database_lock_system@plt+0x64180>
    f85c:	ldclt	3, cr6, [r0, #-844]	; 0xfffffcb4
    f860:	ldrdeq	r4, [r2], -r0
    f864:	blmi	fcc8c <_dbus_user_database_lock_system@plt+0xf6660>
    f868:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    f86c:	bl	fefcd84c <_dbus_user_database_lock_system@plt+0xfefc7220>
    f870:	vstrlt.16	s12, [r8, #-0]	; <UNPREDICTABLE>
    f874:	andeq	r4, r2, r4, lsr #15
    f878:	push	{r4, r7, r8, r9, fp, lr}
    f87c:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    f880:	bmi	fe3e10e0 <_dbus_user_database_lock_system@plt+0xfe3daab4>
    f884:	ldmdavs	r9, {r0, r2, r3, r9, sl, lr}
    f888:	ldrbtmi	r4, [sl], #-2958	; 0xfffff472
    f88c:	strmi	fp, [r0], fp, lsl #1
    f890:	eorsls	pc, r4, #14614528	; 0xdf0000
    f894:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    f898:	movwls	r6, #38939	; 0x981b
    f89c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f8a0:	bl	fe94d880 <_dbus_user_database_lock_system@plt+0xfe947254>
    f8a4:	strtmi	r4, [r8], -r4, lsl #12
    f8a8:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
    f8ac:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f8b0:			; <UNDEFINED> instruction: 0xf0002800
    f8b4:	stmdavs	r3!, {r6, r7, pc}
    f8b8:			; <UNDEFINED> instruction: 0x46414632
    f8bc:			; <UNDEFINED> instruction: 0xf7fb6958
    f8c0:	strmi	pc, [r7], -sp, lsr #18
    f8c4:	stmdacs	r0, {r5, r6, r7, r9, sp, lr}
    f8c8:	rschi	pc, r1, r0
    f8cc:	strbmi	r4, [r0], -r9, ror #12
    f8d0:	stmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f8d4:			; <UNDEFINED> instruction: 0xf0402800
    f8d8:	stcge	0, cr8, [r5, #-540]	; 0xfffffde4
    f8dc:	movwls	r2, #13056	; 0x3300
    f8e0:	movwls	r4, #17960	; 0x4628
    f8e4:	ldc	7, cr15, [lr], {246}	; 0xf6
    f8e8:			; <UNDEFINED> instruction: 0xf0002800
    f8ec:	stmdbge	r1, {r0, r2, r7, pc}
    f8f0:			; <UNDEFINED> instruction: 0xf7f64640
    f8f4:	stmdacs	r0, {r1, r4, r5, fp, sp, lr, pc}
    f8f8:	adchi	pc, r7, r0, asr #32
    f8fc:	strbmi	sl, [r0], -r2, lsl #18
    f900:	b	fe8cd8e0 <_dbus_user_database_lock_system@plt+0xfe8c72b4>
    f904:			; <UNDEFINED> instruction: 0xf0002800
    f908:	ldmdbmi	r0!, {r3, r6, r7, pc}^
    f90c:	bls	a11b4 <_dbus_user_database_lock_system@plt+0x9ab88>
    f910:			; <UNDEFINED> instruction: 0xf7f64479
    f914:	stmdacs	r0, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    f918:	adchi	pc, ip, r0
    f91c:	stmdals	r2, {r0, r3, r5, r9, sl, lr}
    f920:	eorscs	r2, r2, #0, 6
    f924:	stc2l	0, cr15, [r6], #44	; 0x2c
    f928:	strtmi	r2, [r8], -r2, lsr #2
    f92c:	mrc	7, 7, APSR_nzcv, cr6, cr5, {7}
    f930:			; <UNDEFINED> instruction: 0xf0002800
    f934:	stmdbge	r3, {r0, r1, r2, r3, r4, r7, pc}
    f938:			; <UNDEFINED> instruction: 0xf7f54640
    f93c:			; <UNDEFINED> instruction: 0xb1a8edae
    f940:	strtmi	r2, [r8], -r0, lsr #2
    f944:	mcr	7, 7, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    f948:			; <UNDEFINED> instruction: 0xf0002800
    f94c:	stmdbmi	r0!, {r0, r1, r4, r7, pc}^
    f950:	bls	e11f8 <_dbus_user_database_lock_system@plt+0xdabcc>
    f954:			; <UNDEFINED> instruction: 0xf7f64479
    f958:			; <UNDEFINED> instruction: 0x4607eb50
    f95c:			; <UNDEFINED> instruction: 0xf7f59803
    f960:	movwcs	lr, #3460	; 0xd84
    f964:	svccs	0x00009303
    f968:	addhi	pc, r4, r0
    f96c:	strbmi	sl, [r0], -r4, lsl #18
    f970:	bl	ff5cd950 <_dbus_user_database_lock_system@plt+0xff5c7324>
    f974:			; <UNDEFINED> instruction: 0x2120b198
    f978:			; <UNDEFINED> instruction: 0xf7f54628
    f97c:	stmdacs	r0, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
    f980:	ldmdbmi	r4, {r3, r4, r5, r6, ip, lr, pc}^
    f984:	bls	12122c <_dbus_user_database_lock_system@plt+0x11ac00>
    f988:			; <UNDEFINED> instruction: 0xf7f64479
    f98c:			; <UNDEFINED> instruction: 0x4607eb36
    f990:			; <UNDEFINED> instruction: 0xf7f59804
    f994:	movwcs	lr, #3434	; 0xd6a
    f998:	svccs	0x00009304
    f99c:			; <UNDEFINED> instruction: 0xf104d06a
    f9a0:			; <UNDEFINED> instruction: 0x46280130
    f9a4:	ldc	7, cr15, [sl, #-980]	; 0xfffffc2c
    f9a8:	rsble	r2, r3, r0, lsl #16
    f9ac:	strcs	r4, [r1, #-1576]	; 0xfffff9d8
    f9b0:	ldcl	7, cr15, [r2, #980]	; 0x3d4
    f9b4:	ldrdeq	lr, [r0, -r4]
    f9b8:			; <UNDEFINED> instruction: 0xf7f6300c
    f9bc:	stmdavs	r2!, {r2, r3, r4, sl, fp, sp, lr, pc}
    f9c0:	blcc	69e14 <_dbus_user_database_lock_system@plt+0x637e8>
    f9c4:	ldmib	r4, {r0, r1, r4, r8, sp, lr}^
    f9c8:	andcc	r0, r4, r0, lsl #2
    f9cc:	bl	1fcd9ac <_dbus_user_database_lock_system@plt+0x1fc7380>
    f9d0:	ldmvs	r3, {r1, r5, fp, sp, lr}
    f9d4:	addsvs	r4, r3, fp, lsr #8
    f9d8:	ldmdbvs	r8, {r0, r1, r5, fp, sp, lr}^
    f9dc:			; <UNDEFINED> instruction: 0xffd8f7fb
    f9e0:			; <UNDEFINED> instruction: 0xf7ff6820
    f9e4:	ands	pc, sl, pc, asr #21
    f9e8:	andcs	r9, r1, #0, 18
    f9ec:			; <UNDEFINED> instruction: 0xf7ff6820
    f9f0:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    f9f4:	svcge	0x0071f47f
    f9f8:			; <UNDEFINED> instruction: 0x46304b37
    f9fc:			; <UNDEFINED> instruction: 0xf8594937
    fa00:	ldrbtmi	r2, [r9], #-3
    fa04:	ldmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fa08:			; <UNDEFINED> instruction: 0xf7f569e0
    fa0c:	bvs	ff84aecc <_dbus_user_database_lock_system@plt+0xff8448a0>
    fa10:	mvnvs	r2, r0, lsl #6
    fa14:			; <UNDEFINED> instruction: 0xf005b108
    fa18:	strcs	pc, [r0, #-3369]	; 0xfffff2d7
    fa1c:	bmi	c285b8 <_dbus_user_database_lock_system@plt+0xc21f8c>
    fa20:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    fa24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fa28:	subsmi	r9, sl, r9, lsl #22
    fa2c:	strtmi	sp, [r8], -r4, asr #2
    fa30:	pop	{r0, r1, r3, ip, sp, pc}
    fa34:	blmi	a309fc <_dbus_user_database_lock_system@plt+0xa2a3d0>
    fa38:	stmdbmi	sl!, {r0, r2, r9, sl, lr}
    fa3c:			; <UNDEFINED> instruction: 0xf8594630
    fa40:	ldrbtmi	r2, [r9], #-3
    fa44:	svc	0x00f4f7f5
    fa48:	stmdbmi	r7!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fa4c:	bls	612f4 <_dbus_user_database_lock_system@plt+0x5acc8>
    fa50:			; <UNDEFINED> instruction: 0xf7f64479
    fa54:	ldrdlt	lr, [r8, #-162]!	; 0xffffff5e
    fa58:	strbmi	sl, [r0], -r2, lsl #18
    fa5c:	ldmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fa60:			; <UNDEFINED> instruction: 0xf43f2800
    fa64:			; <UNDEFINED> instruction: 0x2120af68
    fa68:			; <UNDEFINED> instruction: 0xf7f54628
    fa6c:	stmdacs	r0, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    fa70:	svcge	0x004bf47f
    fa74:			; <UNDEFINED> instruction: 0xf7f54628
    fa78:	stmdals	r4, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    fa7c:			; <UNDEFINED> instruction: 0xf7f5b108
    fa80:	stmdals	r3, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    fa84:	adcsle	r2, r7, r0, lsl #16
    fa88:	stcl	7, cr15, [lr], #980	; 0x3d4
    fa8c:	stmibvs	r0!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    fa90:			; <UNDEFINED> instruction: 0xf7f5463d
    fa94:	mvnvs	lr, sl, ror #25
    fa98:	stmdbge	r3, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    fa9c:			; <UNDEFINED> instruction: 0xf7f54640
    faa0:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    faa4:	svcge	0x0053f47f
    faa8:	strbmi	sl, [r0], -r4, lsl #18
    faac:	bl	e4da8c <_dbus_user_database_lock_system@plt+0xe47460>
    fab0:			; <UNDEFINED> instruction: 0xf47f2800
    fab4:	ldrb	sl, [r2, -r6, ror #30]!
    fab8:	b	ff0cda98 <_dbus_user_database_lock_system@plt+0xff0c746c>
    fabc:	andeq	r4, r2, lr, lsl #15
    fac0:	andeq	r4, r2, r6, lsl r1
    fac4:	andeq	r0, r0, ip, asr #12
    fac8:	andeq	r4, r2, sl, lsl #2
    facc:	andeq	pc, r0, ip, ror #23
    fad0:	andeq	pc, r0, r0, asr #23
    fad4:	muleq	r0, r8, fp
    fad8:	andeq	r0, r0, r0, lsr r6
    fadc:	andeq	sp, r0, r2, lsl #14
    fae0:	andeq	r3, r2, lr, ror pc
    fae4:	andeq	sp, r0, r2, asr #13
    fae8:			; <UNDEFINED> instruction: 0x0000fabc
    faec:	mvnsmi	lr, #737280	; 0xb4000
    faf0:	andcc	r4, r4, r6, lsl #12
    faf4:			; <UNDEFINED> instruction: 0xf7f6460f
    faf8:			; <UNDEFINED> instruction: 0xf8dfe9d6
    fafc:	ldrbtmi	r8, [r8], #60	; 0x3c
    fb00:			; <UNDEFINED> instruction: 0xb1ac4604
    fb04:	ldrdls	pc, [r8], -r4
    fb08:	ldrdne	pc, [r0], -r8
    fb0c:			; <UNDEFINED> instruction: 0xf7f64648
    fb10:	strmi	lr, [r5], -lr, ror #20
    fb14:			; <UNDEFINED> instruction: 0xf0056ac0
    fb18:	ldmdbvs	r0!, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
    fb1c:			; <UNDEFINED> instruction: 0x4649463a
    fb20:			; <UNDEFINED> instruction: 0xfffcf7fa
    fb24:			; <UNDEFINED> instruction: 0xb12062e8
    fb28:	ldmdavs	r3!, {r2, r5, r6, fp, sp, lr}^
    fb2c:			; <UNDEFINED> instruction: 0xd1e8429c
    fb30:	pop	{r0, sp}
    fb34:	svclt	0x000083f8
    fb38:	andeq	r4, r2, lr, lsl #10
    fb3c:	blmi	fcf64 <_dbus_user_database_lock_system@plt+0xf6938>
    fb40:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    fb44:	b	14cdb24 <_dbus_user_database_lock_system@plt+0x14c74f8>
    fb48:	vstrlt.16	s12, [r8, #-384]	; 0xfffffe80	; <UNPREDICTABLE>
    fb4c:	andeq	r4, r2, ip, asr #9
    fb50:	mvnsmi	lr, #737280	; 0xb4000
    fb54:	bmi	ae159c <_dbus_user_database_lock_system@plt+0xadaf70>
    fb58:	blmi	ae13d8 <_dbus_user_database_lock_system@plt+0xadadac>
    fb5c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    fb60:	stmdbvs	r0, {r2, r9, sl, lr}^
    fb64:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
    fb68:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    fb6c:	movwls	r6, #6171	; 0x181b
    fb70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fb74:			; <UNDEFINED> instruction: 0xffdcf7fa
    fb78:	addmi	r6, r5, #10813440	; 0xa50000
    fb7c:			; <UNDEFINED> instruction: 0xf1b8db1b
    fb80:	andle	r0, r3, r0, lsl #30
    fb84:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    fb88:	andcc	pc, r0, r8, asr #17
    fb8c:	eorsvs	fp, r0, r6, lsl #2
    fb90:			; <UNDEFINED> instruction: 0x46484a1f
    fb94:	ldrbtmi	r4, [sl], #-2335	; 0xfffff6e1
    fb98:			; <UNDEFINED> instruction: 0xf7f54479
    fb9c:	andcs	lr, r0, r0, ror sp
    fba0:	blmi	66241c <_dbus_user_database_lock_system@plt+0x65bdf0>
    fba4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fba8:	blls	69c18 <_dbus_user_database_lock_system@plt+0x635ec>
    fbac:	qsuble	r4, sl, r6
    fbb0:	pop	{r0, r1, ip, sp, pc}
    fbb4:			; <UNDEFINED> instruction: 0x463883f0
    fbb8:			; <UNDEFINED> instruction: 0xf7f54669
    fbbc:	stmdblt	r8, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    fbc0:	strb	r2, [sp, r1]!
    fbc4:			; <UNDEFINED> instruction: 0xf7fa6960
    fbc8:	stmdbls	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fbcc:	stmibvs	r0!, {r0, r2, r9, sl, lr}
    fbd0:	b	fe24dbb0 <_dbus_user_database_lock_system@plt+0xfe247584>
    fbd4:	blle	ffce067c <_dbus_user_database_lock_system@plt+0xffcda050>
    fbd8:	svceq	0x0000f1b8
    fbdc:	blmi	403bf0 <_dbus_user_database_lock_system@plt+0x3fd5c4>
    fbe0:			; <UNDEFINED> instruction: 0xf8c8447b
    fbe4:	mrslt	r3, (UNDEF: 6)
    fbe8:	bmi	367cc4 <_dbus_user_database_lock_system@plt+0x361698>
    fbec:	stmdbmi	sp, {r3, r6, r9, sl, lr}
    fbf0:	ldrbtmi	r9, [sl], #-2816	; 0xfffff500
    fbf4:			; <UNDEFINED> instruction: 0xf7f54479
    fbf8:	andcs	lr, r0, r2, asr #26
    fbfc:			; <UNDEFINED> instruction: 0xf7f6e7d0
    fc00:	svclt	0x0000ea20
    fc04:	andeq	r3, r2, r2, asr #28
    fc08:	andeq	r0, r0, ip, asr #12
    fc0c:	andeq	pc, r0, r6, lsr r5	; <UNPREDICTABLE>
    fc10:	muleq	r0, r6, r9
    fc14:	andeq	sp, r0, r4, asr #23
    fc18:	strdeq	r3, [r2], -ip
    fc1c:	andeq	pc, r0, r4, lsl r5	; <UNPREDICTABLE>
    fc20:	andeq	pc, r0, r6, ror r9	; <UNPREDICTABLE>
    fc24:	andeq	sp, r0, r8, ror #22
    fc28:			; <UNDEFINED> instruction: 0x4604b510
    fc2c:			; <UNDEFINED> instruction: 0xf7f6200c
    fc30:	smlabtlt	r0, r4, r8, lr
    fc34:	ldclt	0, cr6, [r0, #-272]	; 0xfffffef0
    fc38:	ldrbmi	r6, [r0, -r0, asr #16]!
    fc3c:	ldrbmi	lr, [r0, sp, lsr #18]!
    fc40:	strmi	r4, [r8], -r5, lsl #12
    fc44:	ldrmi	r4, [r2], lr, lsl #12
    fc48:	mcrr	7, 15, pc, r4, cr6	; <UNPREDICTABLE>
    fc4c:	strcs	fp, [r1], #-2328	; 0xfffff6e8
    fc50:	pop	{r5, r9, sl, lr}
    fc54:	blmi	971c1c <_dbus_user_database_lock_system@plt+0x96b5f0>
    fc58:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    fc5c:			; <UNDEFINED> instruction: 0xf7f66819
    fc60:	strmi	lr, [r7], -r6, asr #19
    fc64:			; <UNDEFINED> instruction: 0xf7f6200c
    fc68:	pkhtbmi	lr, r0, lr, asr #16
    fc6c:	eorsle	r2, fp, r0, lsl #16
    fc70:			; <UNDEFINED> instruction: 0xf7f54630
    fc74:			; <UNDEFINED> instruction: 0x4604edfe
    fc78:	andeq	pc, r8, r8, asr #17
    fc7c:			; <UNDEFINED> instruction: 0xf107b380
    fc80:	ldrbmi	r0, [r0], -r0, lsr #18
    fc84:	ldc	7, cr15, [ip, #980]	; 0x3d4
    fc88:	strbmi	r4, [r8], -r1, asr #12
    fc8c:	bpl	4a3b4 <_dbus_user_database_lock_system@plt+0x43d88>
    fc90:	svc	0x009cf7f5
    fc94:	mvnlt	r4, r4, lsl #12
    fc98:			; <UNDEFINED> instruction: 0xf7f64648
    fc9c:	bvs	e8a0b4 <_dbus_user_database_lock_system@plt+0xe83a88>
    fca0:	addmi	r6, fp, #4390912	; 0x430000
    fca4:	cmplt	fp, sl
    fca8:	andcc	lr, r1, #3457024	; 0x34c000
    fcac:	ldmdavs	r2, {r0, r3, r4, r7, r9, lr}
    fcb0:	addsmi	sp, r5, #2
    fcb4:			; <UNDEFINED> instruction: 0xe7cad1f7
    fcb8:	smullle	r4, r8, r5, r2
    fcbc:	ldrtmi	r4, [r1], -r8, lsr #12
    fcc0:	svc	0x0084f7f5
    fcc4:	stmdacs	r0, {r2, r9, sl, lr}
    fcc8:	strbmi	sp, [r8], -r1, asr #3
    fccc:			; <UNDEFINED> instruction: 0xf7f64641
    fcd0:			; <UNDEFINED> instruction: 0x4630ec58
    fcd4:			; <UNDEFINED> instruction: 0xf7fe4641
    fcd8:	strtmi	pc, [r0], -r9, lsr #31
    fcdc:			; <UNDEFINED> instruction: 0x87f0e8bd
    fce0:			; <UNDEFINED> instruction: 0xf7f54640
    fce4:	ldr	lr, [r3, r2, asr #23]!
    fce8:	ldr	r4, [r1, r4, lsl #12]!
    fcec:			; <UNDEFINED> instruction: 0x000243b2
    fcf0:	mvnsmi	lr, sp, lsr #18
    fcf4:	bmi	861558 <_dbus_user_database_lock_system@plt+0x85af2c>
    fcf8:	blmi	861578 <_dbus_user_database_lock_system@plt+0x85af4c>
    fcfc:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    fd00:	stmdavs	r0, {r0, r2, r9, sl, lr}^
    fd04:	ldmpl	r3, {r3, r7, r9, sl, lr}^
    fd08:	ldmdavs	fp, {r0, sl, sp}
    fd0c:			; <UNDEFINED> instruction: 0xf04f9305
    fd10:	movwcs	r0, #768	; 0x300
    fd14:			; <UNDEFINED> instruction: 0xf7fa9304
    fd18:	bvs	fe10f8dc <_dbus_user_database_lock_system@plt+0xfe1092b0>
    fd1c:	strmi	fp, [r1], -fp, ror #2
    fd20:	bvs	ff021614 <_dbus_user_database_lock_system@plt+0xff01afe8>
    fd24:	strbmi	sl, [r2], -r4, lsl #30
    fd28:	strls	r9, [r1, -r0, lsl #12]
    fd2c:			; <UNDEFINED> instruction: 0xff9cf008
    fd30:	strcs	fp, [r0], #-2424	; 0xfffff688
    fd34:			; <UNDEFINED> instruction: 0xf7f64638
    fd38:	bmi	4ca9c0 <_dbus_user_database_lock_system@plt+0x4c4394>
    fd3c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    fd40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fd44:	subsmi	r9, sl, r5, lsl #22
    fd48:			; <UNDEFINED> instruction: 0x4620d116
    fd4c:	pop	{r1, r2, ip, sp, pc}
    fd50:			; <UNDEFINED> instruction: 0x463881f0
    fd54:	stmia	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd58:	andls	r4, r3, r4, lsl #12
    fd5c:	stmiavs	r1!, {r2, r4, r6, r8, ip, sp, pc}
    fd60:			; <UNDEFINED> instruction: 0x46284632
    fd64:			; <UNDEFINED> instruction: 0xff6af7ff
    fd68:	rscle	r2, r2, r0, lsl #16
    fd6c:	blls	129f04 <_dbus_user_database_lock_system@plt+0x1238d8>
    fd70:			; <UNDEFINED> instruction: 0xd1f3429c
    fd74:	ldrb	r2, [sp, r1, lsl #8]
    fd78:	stmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd7c:	andeq	r3, r2, r2, lsr #25
    fd80:	andeq	r0, r0, ip, asr #12
    fd84:	andeq	r3, r2, r2, ror #24
    fd88:			; <UNDEFINED> instruction: 0x4605b5f8
    fd8c:	ldrmi	r6, [lr], -r0, asr #16
    fd90:	ldrmi	r4, [r4], -pc, lsl #12
    fd94:	mrc2	7, 5, pc, cr0, cr10, {7}
    fd98:	biclt	r6, fp, r3, lsl #21
    fd9c:	andne	lr, r0, #212, 18	; 0x350000
    fda0:			; <UNDEFINED> instruction: 0xf7f54630
    fda4:			; <UNDEFINED> instruction: 0x4606eeba
    fda8:	cmnlt	r8, r4, lsl #12
    fdac:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    fdb0:	bl	ffccdd8c <_dbus_user_database_lock_system@plt+0xffcc7760>
    fdb4:	teqlt	r0, r4, lsl #12
    fdb8:			; <UNDEFINED> instruction: 0x4628463a
    fdbc:	tstcs	r0, r3, lsr r6
    fdc0:			; <UNDEFINED> instruction: 0xff96f7ff
    fdc4:	ldrtmi	r4, [r0], -r4, lsl #12
    fdc8:	svc	0x0076f7f5
    fdcc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    fdd0:	strtmi	r2, [r0], -r1, lsl #8
    fdd4:	svclt	0x0000bdf8
    fdd8:	andeq	sp, r0, r6, lsr #21
    fddc:	mvnsmi	lr, sp, lsr #18
    fde0:			; <UNDEFINED> instruction: 0x46074614
    fde4:	bmi	d6162c <_dbus_user_database_lock_system@plt+0xd5b000>
    fde8:	blmi	d7c018 <_dbus_user_database_lock_system@plt+0xd759ec>
    fdec:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    fdf0:			; <UNDEFINED> instruction: 0xae054934
    fdf4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    fdf8:	ldmdavs	fp, {r0, r9, sp}
    fdfc:			; <UNDEFINED> instruction: 0xf04f9309
    fe00:	movwcs	r0, #768	; 0x300
    fe04:	movwls	r6, #20659	; 0x50b3
    fe08:	rscsvs	r6, r3, r3, ror r0
    fe0c:	andscs	pc, ip, sp, lsl #17
    fe10:	bl	ff0cddec <_dbus_user_database_lock_system@plt+0xff0c77c0>
    fe14:	andcs	fp, r0, r8, asr r9
    fe18:	blmi	a626cc <_dbus_user_database_lock_system@plt+0xa5c0a0>
    fe1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fe20:	blls	269e90 <_dbus_user_database_lock_system@plt+0x263864>
    fe24:	qdaddle	r4, sl, r7
    fe28:	pop	{r1, r3, ip, sp, pc}
    fe2c:			; <UNDEFINED> instruction: 0xf8df81f0
    fe30:			; <UNDEFINED> instruction: 0x4628809c
    fe34:			; <UNDEFINED> instruction: 0xf8d844f8
    fe38:			; <UNDEFINED> instruction: 0xf7f61000
    fe3c:	stmibvs	r3, {r3, r4, r6, r7, fp, sp, lr, pc}^
    fe40:			; <UNDEFINED> instruction: 0xf8d8b153
    fe44:	strtmi	r1, [r8], -r0
    fe48:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe4c:	strtmi	r6, [r0], -r1, asr #19
    fe50:	svc	0x0044f7f5
    fe54:	sbcsle	r2, lr, r0, lsl #16
    fe58:	strtmi	r2, [r0], -r1, lsl #2
    fe5c:	mrc	7, 3, APSR_nzcv, cr10, cr5, {7}
    fe60:	strtmi	r4, [sl], -r3, lsr #12
    fe64:	ldrtmi	r2, [r8], -r0, lsl #2
    fe68:			; <UNDEFINED> instruction: 0xff42f7ff
    fe6c:	sbcsle	r2, r2, r0, lsl #16
    fe70:	strls	r2, [r3], -r0, lsl #4
    fe74:	strtmi	r9, [fp], -r2, lsl #4
    fe78:	strpl	lr, [r0], #-2509	; 0xfffff633
    fe7c:	ldmdavs	r8!, {r0, r3, r4, r5, r9, sl, lr}^
    fe80:	blx	1b4de76 <_dbus_user_database_lock_system@plt+0x1b4784a>
    fe84:	strtmi	fp, [r2], -r8, lsr #2
    fe88:	ldrtmi	r4, [r8], -r9, lsr #12
    fe8c:	mrc2	7, 6, pc, cr6, cr15, {7}
    fe90:	strtmi	lr, [r3], -r2, asr #15
    fe94:	ldrtmi	r4, [r2], -r9, lsr #12
    fe98:			; <UNDEFINED> instruction: 0xf7ff4638
    fe9c:	msrlt	LR_irq, r5
    fea0:			; <UNDEFINED> instruction: 0xf7f64630
    fea4:	andcs	lr, r1, lr, lsr #21
    fea8:	bmi	289d88 <_dbus_user_database_lock_system@plt+0x28375c>
    feac:	ldmdavs	r8!, {r0, r8, sp}^
    feb0:			; <UNDEFINED> instruction: 0xf7fa447a
    feb4:	ubfx	pc, pc, #28, #20
    feb8:	stmia	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    febc:			; <UNDEFINED> instruction: 0x00023bb2
    fec0:	andeq	r0, r0, ip, asr #12
    fec4:	andeq	sp, r0, lr, asr sl
    fec8:	andeq	r3, r2, r4, lsl #23
    fecc:	ldrdeq	r4, [r2], -r8
    fed0:	andeq	pc, r0, r0, lsl #14
    fed4:	ldrbmi	lr, [r0, sp, lsr #18]!
    fed8:			; <UNDEFINED> instruction: 0xf8df4607
    fedc:	ldrbtmi	sl, [sl], #132	; 0x84
    fee0:			; <UNDEFINED> instruction: 0xf7f54638
    fee4:	strmi	lr, [r5], -r6, asr #22
    fee8:			; <UNDEFINED> instruction: 0xf8dab370
    feec:			; <UNDEFINED> instruction: 0xf7f61000
    fef0:			; <UNDEFINED> instruction: 0xf100e87e
    fef4:	strmi	r0, [r6], -r0, lsr #18
    fef8:			; <UNDEFINED> instruction: 0xf7f54648
    fefc:			; <UNDEFINED> instruction: 0x4604efd4
    ff00:	rscle	r2, sp, r0, lsl #24
    ff04:	ldrdhi	pc, [r8], -r4
    ff08:	bvs	ca1794 <_dbus_user_database_lock_system@plt+0xc9b168>
    ff0c:			; <UNDEFINED> instruction: 0xf8d86864
    ff10:	addsmi	r3, r4, #0
    ff14:	addsmi	sp, pc, #9
    ff18:			; <UNDEFINED> instruction: 0x4648d1f2
    ff1c:	ldc	7, cr15, [ip], #980	; 0x3d4
    ff20:	strtmi	r4, [r8], -r1, asr #12
    ff24:	mcr2	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    ff28:	addsmi	lr, pc, #61341696	; 0x3a80000
    ff2c:			; <UNDEFINED> instruction: 0x4648d1d8
    ff30:	ldc	7, cr15, [r2], #980	; 0x3d4
    ff34:	strbmi	r4, [r1], -r8, lsr #12
    ff38:	mrc2	7, 3, pc, cr8, cr14, {7}
    ff3c:			; <UNDEFINED> instruction: 0xf7f54638
    ff40:			; <UNDEFINED> instruction: 0x4605eb18
    ff44:	bicsle	r2, r0, r0, lsl #16
    ff48:	strmi	r4, [r2], -r6, lsl #18
    ff4c:	andeq	pc, r8, r7, lsl #2
    ff50:			; <UNDEFINED> instruction: 0xf7f64479
    ff54:			; <UNDEFINED> instruction: 0x4638eb54
    ff58:			; <UNDEFINED> instruction: 0x47f0e8bd
    ff5c:	svclt	0x005cf7fe
    ff60:	andeq	r4, r2, lr, lsr #2
    ff64:			; <UNDEFINED> instruction: 0xffffec9d
    ff68:	svcmi	0x00f8e92d
    ff6c:			; <UNDEFINED> instruction: 0xf8df4607
    ff70:			; <UNDEFINED> instruction: 0xf04fb084
    ff74:	ldrbtmi	r0, [fp], #2560	; 0xa00
    ff78:			; <UNDEFINED> instruction: 0xf7f54638
    ff7c:			; <UNDEFINED> instruction: 0x4604eafa
    ff80:			; <UNDEFINED> instruction: 0xf8dbb390
    ff84:			; <UNDEFINED> instruction: 0xf7f61000
    ff88:			; <UNDEFINED> instruction: 0xf100e832
    ff8c:	strmi	r0, [r6], -r0, lsr #18
    ff90:			; <UNDEFINED> instruction: 0xf7f64648
    ff94:	strmi	lr, [r1], -r8, asr #19
    ff98:	rscle	r2, sp, r0, lsl #16
    ff9c:	stmvs	sp, {r1, r4, r5, r9, fp, sp, lr}
    ffa0:	stmdavs	fp!, {r1, r3, r7, r9, lr}
    ffa4:	addsmi	sp, pc, #12
    ffa8:	ldrdhi	pc, [r0], -r1
    ffac:	strbmi	sp, [r1], -ip
    ffb0:	svceq	0x0000f1b8
    ffb4:	bvs	cc433c <_dbus_user_database_lock_system@plt+0xcbdd10>
    ffb8:	addmi	r6, sl, #9240576	; 0x8d0000
    ffbc:	mvnsle	r6, fp, lsr #16
    ffc0:			; <UNDEFINED> instruction: 0xd1d9429f
    ffc4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ffc8:			; <UNDEFINED> instruction: 0xf7f54648
    ffcc:	stmiavs	r9!, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    ffd0:	stmdavs	sl!, {r5, r9, sl, lr}^
    ffd4:			; <UNDEFINED> instruction: 0xf7f52300
    ffd8:	strtmi	lr, [r9], -lr, lsl #20
    ffdc:			; <UNDEFINED> instruction: 0xf8c54620
    ffe0:			; <UNDEFINED> instruction: 0xf7fea008
    ffe4:	strb	pc, [r2, r3, lsr #28]!	; <UNPREDICTABLE>
    ffe8:	pop	{r3, r4, r5, r9, sl, lr}
    ffec:			; <UNDEFINED> instruction: 0xf7fe4ff8
    fff0:	svclt	0x0000bf13
    fff4:	muleq	r2, r6, r0
    fff8:	blmi	fe2a2624 <_dbus_user_database_lock_system@plt+0xfe29bff8>
    fffc:	ldrbtmi	r4, [r9], #-2698	; 0xfffff576
   10000:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   10004:	strdlt	r4, [r9], r0
   10008:	strmi	r5, [r0], sl, lsl #17
   1000c:	ldmdavs	r2, {r0, r3, r4, fp, sp, lr}
   10010:			; <UNDEFINED> instruction: 0xf04f9207
   10014:			; <UNDEFINED> instruction: 0xf7f50200
   10018:	stmibvs	r3, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1001c:	blcs	21a28 <_dbus_user_database_lock_system@plt+0x1b3fc>
   10020:	stmdavs	r3, {r1, r2, r8, sl, fp, ip, lr, pc}
   10024:			; <UNDEFINED> instruction: 0xf7fa6958
   10028:	strbmi	pc, [r1], -fp, ror #26	; <UNPREDICTABLE>
   1002c:	ldc2l	0, cr15, [r8, #32]
   10030:	bleq	34c45c <_dbus_user_database_lock_system@plt+0x345e30>
   10034:	ldrsbge	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
   10038:	ldrbmi	sl, [r8], -r3, lsl #26
   1003c:			; <UNDEFINED> instruction: 0xf7f544fa
   10040:	strmi	lr, [r7], -sl, lsl #28
   10044:	eor	fp, fp, r8, ror #18
   10048:			; <UNDEFINED> instruction: 0x46284651
   1004c:	stmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10050:	strtmi	fp, [r8], -r8, ror #3
   10054:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10058:			; <UNDEFINED> instruction: 0xf7ff4620
   1005c:			; <UNDEFINED> instruction: 0xf00aff3b
   10060:	strtmi	pc, [r8], -sp, asr #17
   10064:	stmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10068:	ldrdcc	pc, [r0], -r9
   1006c:	ldmdbvs	lr, {r2, r3, sp}^
   10070:	mcr	7, 5, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   10074:	stmdacs	r0, {r2, r9, sl, lr}
   10078:	sbchi	pc, ip, r0
   1007c:	subvs	r4, r6, r2, lsl #12
   10080:	strbmi	r4, [r1], -fp, lsr #12
   10084:			; <UNDEFINED> instruction: 0xf0064638
   10088:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1008c:			; <UNDEFINED> instruction: 0x4620d0dc
   10090:			; <UNDEFINED> instruction: 0xff6af7ff
   10094:			; <UNDEFINED> instruction: 0xf7f54658
   10098:			; <UNDEFINED> instruction: 0x4607edde
   1009c:	mvnle	r2, r0, lsl #16
   100a0:			; <UNDEFINED> instruction: 0xf0014640
   100a4:			; <UNDEFINED> instruction: 0x463bfe53
   100a8:			; <UNDEFINED> instruction: 0x4639463a
   100ac:	stmib	sp, {r6, r9, sl, lr}^
   100b0:			; <UNDEFINED> instruction: 0xf7f58700
   100b4:			; <UNDEFINED> instruction: 0x463becfa
   100b8:			; <UNDEFINED> instruction: 0x4639463a
   100bc:	stmib	sp, {r6, r9, sl, lr}^
   100c0:			; <UNDEFINED> instruction: 0xf7f68700
   100c4:			; <UNDEFINED> instruction: 0x463be890
   100c8:			; <UNDEFINED> instruction: 0x4639463a
   100cc:			; <UNDEFINED> instruction: 0xf7f54640
   100d0:	ldrtmi	lr, [fp], -r8, ror #24
   100d4:			; <UNDEFINED> instruction: 0x4639463a
   100d8:			; <UNDEFINED> instruction: 0xf7f54640
   100dc:			; <UNDEFINED> instruction: 0x463bebd0
   100e0:			; <UNDEFINED> instruction: 0x4639463a
   100e4:			; <UNDEFINED> instruction: 0xf7f54640
   100e8:			; <UNDEFINED> instruction: 0xf8d9ee44
   100ec:	qdsublt	r3, r4, r3
   100f0:	ldrdcc	pc, [r0], -r9
   100f4:			; <UNDEFINED> instruction: 0xf7fa6958
   100f8:			; <UNDEFINED> instruction: 0xf8d9fd05
   100fc:			; <UNDEFINED> instruction: 0xf0091054
   10100:			; <UNDEFINED> instruction: 0xf8d9fe3d
   10104:			; <UNDEFINED> instruction: 0xf7f50054
   10108:	andcs	lr, r0, #168, 22	; 0x2a000
   1010c:	ldrmi	r4, [r1], -r0, asr #12
   10110:	subscs	pc, r4, r9, asr #17
   10114:	bl	ff94e0f0 <_dbus_user_database_lock_system@plt+0xff947ac4>
   10118:	strbmi	r4, [r0], -r5, asr #22
   1011c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   10120:	svc	0x0064f7f5
   10124:	streq	pc, [r0, #-256]!	; 0xffffff00
   10128:	strbmi	lr, [r1], -fp
   1012c:			; <UNDEFINED> instruction: 0xf7f66820
   10130:	strtmi	lr, [r1], -r8, lsr #20
   10134:			; <UNDEFINED> instruction: 0xf7f64628
   10138:	strtmi	lr, [r1], -r4, lsr #20
   1013c:			; <UNDEFINED> instruction: 0xf7fe4640
   10140:			; <UNDEFINED> instruction: 0x4628fd75
   10144:	svc	0x004cf7f5
   10148:	stmdacs	r0, {r2, r9, sl, lr}
   1014c:			; <UNDEFINED> instruction: 0xf8d9d1ed
   10150:			; <UNDEFINED> instruction: 0xf8d91058
   10154:	orrlt	r3, r9, r0
   10158:	teqlt	r0, r8	; <illegal shifter operand>
   1015c:			; <UNDEFINED> instruction: 0xf0084641
   10160:			; <UNDEFINED> instruction: 0xf8d9fd3f
   10164:			; <UNDEFINED> instruction: 0xf8d93000
   10168:			; <UNDEFINED> instruction: 0xf1031058
   1016c:			; <UNDEFINED> instruction: 0xf7f50028
   10170:			; <UNDEFINED> instruction: 0xf8d9eb94
   10174:	andcs	r3, r0, #0
   10178:	subscs	pc, r8, r9, asr #17
   1017c:	ldrdne	pc, [r4], -r9
   10180:			; <UNDEFINED> instruction: 0xf8d9b1a1
   10184:	cmnlt	r4, #28
   10188:			; <UNDEFINED> instruction: 0xf7f51d18
   1018c:			; <UNDEFINED> instruction: 0xf8d9eb86
   10190:	movwcs	r2, #0
   10194:	andcc	pc, r4, r9, asr #17
   10198:	strbmi	sl, [r0], -r3, lsl #18
   1019c:	blcc	6a3f0 <_dbus_user_database_lock_system@plt+0x63dc4>
   101a0:			; <UNDEFINED> instruction: 0xf7f56093
   101a4:	bllt	1a4b114 <_dbus_user_database_lock_system@plt+0x1a44ae8>
   101a8:	ldrdcc	pc, [r0], -r9
   101ac:	eoreq	pc, r4, r3, lsl #2
   101b0:			; <UNDEFINED> instruction: 0xf7fe4641
   101b4:	ldmdbmi	pc, {r0, r1, r2, r6, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   101b8:	strbmi	r2, [r0], -r0, lsl #6
   101bc:			; <UNDEFINED> instruction: 0x461a4479
   101c0:			; <UNDEFINED> instruction: 0xf7f56809
   101c4:			; <UNDEFINED> instruction: 0x4640ebb2
   101c8:	ldm	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   101cc:	blmi	5a2a3c <_dbus_user_database_lock_system@plt+0x59c410>
   101d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   101d4:	blls	1ea244 <_dbus_user_database_lock_system@plt+0x1e3c18>
   101d8:	tstle	lr, sl, asr r0
   101dc:	pop	{r0, r3, ip, sp, pc}
   101e0:			; <UNDEFINED> instruction: 0xf1038ff0
   101e4:			; <UNDEFINED> instruction: 0xf7f5000c
   101e8:			; <UNDEFINED> instruction: 0xf8d9eb58
   101ec:			; <UNDEFINED> instruction: 0xf8c92000
   101f0:	ldmdbvs	r3, {r2, lr}
   101f4:	tstvs	r3, r1, lsl #22
   101f8:	ldrdcc	pc, [r0], -r9
   101fc:			; <UNDEFINED> instruction: 0xf7fb6958
   10200:	ldrb	pc, [r1, r7, asr #23]	; <UNPREDICTABLE>
   10204:			; <UNDEFINED> instruction: 0xf04f9903
   10208:			; <UNDEFINED> instruction: 0xf8d932ff
   1020c:			; <UNDEFINED> instruction: 0xf7fe0000
   10210:	strb	pc, [r9, sp, lsr #26]	; <UNPREDICTABLE>
   10214:			; <UNDEFINED> instruction: 0xfff2f009
   10218:			; <UNDEFINED> instruction: 0xf7f5e726
   1021c:	svclt	0x0000ef12
   10220:	andeq	r3, r2, r2, lsr #19
   10224:	andeq	r4, r2, ip
   10228:	andeq	r0, r0, ip, asr #12
   1022c:	andeq	sp, r0, r8, asr #1
   10230:	strdeq	r3, [r2], -r0
   10234:	andeq	r3, r2, r0, asr lr
   10238:	ldrdeq	r3, [r2], -r0
   1023c:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   10240:	andvs	r3, r3, r1, lsl #22
   10244:	cmple	r4, r0, lsl #22
   10248:	strmi	r6, [r5], -r3, asr #17
   1024c:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}
   10250:			; <UNDEFINED> instruction: 0xf7f64620
   10254:			; <UNDEFINED> instruction: 0x4620e8dc
   10258:	bl	fe5ce234 <_dbus_user_database_lock_system@plt+0xfe5c7c08>
   1025c:			; <UNDEFINED> instruction: 0xf7ff4620
   10260:	strtmi	pc, [r0], -fp, asr #29
   10264:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10268:	blcs	2a61c <_dbus_user_database_lock_system@plt+0x23ff0>
   1026c:			; <UNDEFINED> instruction: 0xf105d1ef
   10270:			; <UNDEFINED> instruction: 0xf7f60028
   10274:	stmdavs	fp!, {r1, r7, fp, sp, lr, pc}^
   10278:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}
   1027c:			; <UNDEFINED> instruction: 0xf7f64620
   10280:	strtmi	lr, [r0], -r6, asr #17
   10284:	bl	fe04e260 <_dbus_user_database_lock_system@plt+0xfe047c34>
   10288:			; <UNDEFINED> instruction: 0xf7ff4620
   1028c:			; <UNDEFINED> instruction: 0x4620feb5
   10290:	ldmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10294:	blcs	2a448 <_dbus_user_database_lock_system@plt+0x23e1c>
   10298:	bvs	1a44a5c <_dbus_user_database_lock_system@plt+0x1a3e430>
   1029c:	stc2	0, cr15, [lr, #16]!
   102a0:			; <UNDEFINED> instruction: 0xf7fa6968
   102a4:	stmibvs	r9!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}^
   102a8:	stc2l	0, cr15, [r8, #-36]!	; 0xffffffdc
   102ac:			; <UNDEFINED> instruction: 0xf7f569e8
   102b0:	stmibvs	r8!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   102b4:	ldc	7, cr15, [lr, #-980]	; 0xfffffc2c
   102b8:	smlattlt	r8, r8, sl, r6
   102bc:	blx	9cc2e6 <_dbus_user_database_lock_system@plt+0x9c5cba>
   102c0:			; <UNDEFINED> instruction: 0xf7f54628
   102c4:	stmdami	r3, {r1, r4, r6, r7, fp, sp, lr, pc}
   102c8:	ldrhtmi	lr, [r8], -sp
   102cc:			; <UNDEFINED> instruction: 0xf7f54478
   102d0:	ldclt	14, cr11, [r8, #-52]!	; 0xffffffcc
   102d4:	andeq	r3, r2, r0, asr #26
   102d8:	mvnsmi	lr, #737280	; 0xb4000
   102dc:	bmi	d21b3c <_dbus_user_database_lock_system@plt+0xd1b510>
   102e0:	blmi	d3c52c <_dbus_user_database_lock_system@plt+0xd35f00>
   102e4:	ldrbtmi	r2, [sl], #-12
   102e8:	ldrdhi	pc, [r8], -r1
   102ec:			; <UNDEFINED> instruction: 0x460f6975
   102f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   102f4:			; <UNDEFINED> instruction: 0xf04f930f
   102f8:			; <UNDEFINED> instruction: 0xf7f50300
   102fc:			; <UNDEFINED> instruction: 0x4604ed5e
   10300:	subvs	fp, r5, r8, lsr #3
   10304:			; <UNDEFINED> instruction: 0xf7f52003
   10308:			; <UNDEFINED> instruction: 0x4605edb4
   1030c:	tstcs	r1, r8, asr r1
   10310:	stc	7, cr15, [r0], #-980	; 0xfffffc2c
   10314:			; <UNDEFINED> instruction: 0x1010f8d8
   10318:			; <UNDEFINED> instruction: 0xf7f54628
   1031c:	stmiblt	r8, {r4, r9, sl, fp, sp, lr, pc}
   10320:			; <UNDEFINED> instruction: 0xf7f54628
   10324:	strtmi	lr, [r0], -sl, asr #25
   10328:	ldc2l	7, cr15, [r4, #1020]	; 0x3fc
   1032c:	bmi	898334 <_dbus_user_database_lock_system@plt+0x891d08>
   10330:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   10334:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10338:	subsmi	r9, sl, pc, lsl #22
   1033c:	andslt	sp, r1, r6, lsr r1
   10340:	mvnshi	lr, #12386304	; 0xbd0000
   10344:			; <UNDEFINED> instruction: 0x4628491d
   10348:			; <UNDEFINED> instruction: 0xf7f54479
   1034c:	stmdacs	r0, {r1, r4, fp, sp, lr, pc}
   10350:			; <UNDEFINED> instruction: 0xf8d8d0e6
   10354:	teqlt	r3, #12
   10358:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
   1035c:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   10360:	movwls	r4, #1576	; 0x628
   10364:			; <UNDEFINED> instruction: 0xf7f54649
   10368:	strbmi	lr, [r8], -r4, lsr #18
   1036c:	cmncs	r3, sl, ror #12
   10370:	b	84e34c <_dbus_user_database_lock_system@plt+0x847d20>
   10374:	sbcsle	r2, r3, r0, lsl #16
   10378:	ldrdne	pc, [r8], -r8
   1037c:	strtmi	r4, [r0], -sl, lsr #12
   10380:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   10384:	sbcle	r2, fp, r0, lsl #16
   10388:			; <UNDEFINED> instruction: 0xf7f54628
   1038c:			; <UNDEFINED> instruction: 0x4639ec96
   10390:			; <UNDEFINED> instruction: 0xf0046a70
   10394:			; <UNDEFINED> instruction: 0x4640fd55
   10398:	stmda	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1039c:			; <UNDEFINED> instruction: 0xf7ff4620
   103a0:	andcs	pc, r1, r3, ror #27
   103a4:	blmi	20a2b8 <_dbus_user_database_lock_system@plt+0x203c8c>
   103a8:			; <UNDEFINED> instruction: 0xe7d7447b
   103ac:	mcr	7, 2, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
   103b0:			; <UNDEFINED> instruction: 0x000236ba
   103b4:	andeq	r0, r0, ip, asr #12
   103b8:	andeq	r3, r2, lr, ror #12
   103bc:	andeq	pc, r0, r0, lsr r3	; <UNPREDICTABLE>
   103c0:	andeq	pc, r0, r2, ror #5
   103c4:	andeq	pc, r0, r0, asr r2	; <UNPREDICTABLE>
   103c8:			; <UNDEFINED> instruction: 0x4614b570
   103cc:	ldmdavs	r2, {r0, r2, r9, sl, lr}^
   103d0:	ldrmi	r4, [r8], -lr, lsl #12
   103d4:			; <UNDEFINED> instruction: 0xf7f56821
   103d8:	strmi	lr, [r4], -r0, lsr #23
   103dc:	strtmi	fp, [r8], -r0, ror #2
   103e0:			; <UNDEFINED> instruction: 0x46224631
   103e4:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   103e8:	strtmi	r4, [r0], -r5, lsl #12
   103ec:	strcs	fp, [r1, #-261]	; 0xfffffefb
   103f0:	stcl	7, cr15, [r2], #-980	; 0xfffffc2c
   103f4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   103f8:	strtmi	r4, [r8], -r5, lsl #12
   103fc:	svclt	0x0000bd70
   10400:	mvnsmi	lr, sp, lsr #18
   10404:	andcs	r4, ip, r7, lsl #12
   10408:	ldrmi	r4, [r6], -r8, lsl #13
   1040c:			; <UNDEFINED> instruction: 0xf7f5461d
   10410:	strmi	lr, [r4], -sl, lsl #25
   10414:			; <UNDEFINED> instruction: 0xf8c0b1a0
   10418:	strtmi	r8, [r1], -r0
   1041c:			; <UNDEFINED> instruction: 0xf1076065
   10420:	adcvs	r0, r6, r8
   10424:	bl	ff4ce400 <_dbus_user_database_lock_system@plt+0xff4c7dd4>
   10428:	tstlt	r8, r5, lsl #12
   1042c:	strtmi	r2, [r8], -r1, lsl #10
   10430:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10434:			; <UNDEFINED> instruction: 0xf7f54620
   10438:			; <UNDEFINED> instruction: 0x4628e818
   1043c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10440:	ldrb	r4, [r4, r5, lsl #12]!
   10444:	svcmi	0x00f0e92d
   10448:	strmi	fp, [r5], -r5, lsl #1
   1044c:	mcrls	6, 0, r4, cr14, cr4, {0}
   10450:			; <UNDEFINED> instruction: 0x91024699
   10454:			; <UNDEFINED> instruction: 0xf8df2701
   10458:	ldrtmi	fp, [r0], -r8, lsl #3
   1045c:	ldmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10460:			; <UNDEFINED> instruction: 0xb11844fb
   10464:	andlt	r4, r5, r8, lsr r6
   10468:	svchi	0x00f0e8bd
   1046c:	ldrtmi	r4, [r0], -r7, lsl #12
   10470:	b	94e44c <_dbus_user_database_lock_system@plt+0x947e20>
   10474:			; <UNDEFINED> instruction: 0x460646b8
   10478:			; <UNDEFINED> instruction: 0xf0046a68
   1047c:	strmi	pc, [r1], -fp, lsl #26
   10480:			; <UNDEFINED> instruction: 0xf8d1b1a9
   10484:			; <UNDEFINED> instruction: 0xf8daa008
   10488:	adcsmi	r2, r2, #16
   1048c:			; <UNDEFINED> instruction: 0xf8dad103
   10490:	adcmi	r2, r2, #8
   10494:	bvs	1a44594 <_dbus_user_database_lock_system@plt+0x1a3df68>
   10498:	ldc2l	0, cr15, [lr], #16
   1049c:	ldrdcc	pc, [r8], -sl
   104a0:	svclt	0x000842a3
   104a4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   104a8:	stmdbcs	r0, {r0, r9, sl, lr}
   104ac:	stmdbvs	r8!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
   104b0:	blx	13ce4a2 <_dbus_user_database_lock_system@plt+0x13c7e76>
   104b4:	cfstr64le	mvdx4, [r8, #-256]	; 0xffffff00
   104b8:			; <UNDEFINED> instruction: 0xf7f52014
   104bc:	sxtab16mi	lr, r0, lr, ror #24
   104c0:			; <UNDEFINED> instruction: 0xf0002800
   104c4:	addvs	r8, r4, r4, lsl #1
   104c8:	stmib	r8, {r3, sp}^
   104cc:			; <UNDEFINED> instruction: 0xf7f59603
   104d0:			; <UNDEFINED> instruction: 0x4604ec74
   104d4:	rsble	r2, lr, r0, lsl #16
   104d8:	strbmi	r6, [r1], -r8, ror #20
   104dc:	ldc2	0, cr15, [r6], #16
   104e0:	tstlt	r8, #7340032	; 0x700000
   104e4:			; <UNDEFINED> instruction: 0x46224b3f
   104e8:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r8, fp, lr}
   104ec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   104f0:			; <UNDEFINED> instruction: 0xff86f7ff
   104f4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   104f8:	strbmi	sp, [r0], -sl, asr #32
   104fc:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
   10500:	andhi	pc, r0, r4, asr #17
   10504:	rsbvs	r2, r5, r1, lsl #14
   10508:	mcrr	7, 15, pc, r4, cr5	; <UNPREDICTABLE>
   1050c:	andlt	r4, r5, r8, lsr r6
   10510:	svchi	0x00f0e8bd
   10514:	ldrdcs	pc, [ip], -sl
   10518:			; <UNDEFINED> instruction: 0xd1bc454a
   1051c:	ldmdbmi	r4!, {r0, r1, r4, r5, r9, fp, lr}
   10520:	ldrbtmi	r9, [sl], #-2063	; 0xfffff7f1
   10524:			; <UNDEFINED> instruction: 0xf7f54479
   10528:	ldr	lr, [fp, sl, lsr #17]
   1052c:	ldmdbmi	r2!, {r0, r4, r5, r8, r9, fp, lr}
   10530:			; <UNDEFINED> instruction: 0xf85b980f
   10534:	ldrbtmi	r2, [r9], #-3
   10538:	b	1ece514 <_dbus_user_database_lock_system@plt+0x1ec7ee8>
   1053c:			; <UNDEFINED> instruction: 0xf7f44620
   10540:			; <UNDEFINED> instruction: 0x4640ef94
   10544:	svc	0x0090f7f4
   10548:	blmi	b4a380 <_dbus_user_database_lock_system@plt+0xb43d54>
   1054c:	strtmi	r9, [r0], -r3
   10550:	stmdbvs	sp!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10554:			; <UNDEFINED> instruction: 0xf7f56819
   10558:	stmibvs	r3, {r1, r3, r6, r8, sl, fp, sp, lr, pc}^
   1055c:	movwls	r4, #9760	; 0x2620
   10560:			; <UNDEFINED> instruction: 0xff74f7fe
   10564:	blls	b6d78 <_dbus_user_database_lock_system@plt+0xb074c>
   10568:	bmi	974d74 <_dbus_user_database_lock_system@plt+0x96e748>
   1056c:			; <UNDEFINED> instruction: 0x4601447a
   10570:	tstls	r0, r8, lsr #12
   10574:			; <UNDEFINED> instruction: 0xf7fa2101
   10578:	bmi	8cf174 <_dbus_user_database_lock_system@plt+0x8c8b48>
   1057c:	stmdals	pc, {r1, r5, r8, fp, lr}	; <UNPREDICTABLE>
   10580:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10584:	ldmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10588:	andlt	r4, r5, r8, lsr r6
   1058c:	svchi	0x00f0e8bd
   10590:	ldmdbmi	lr, {r3, r4, r8, r9, fp, lr}
   10594:			; <UNDEFINED> instruction: 0xf85b980f
   10598:	ldrbtmi	r2, [r9], #-3
   1059c:	b	124e578 <_dbus_user_database_lock_system@plt+0x1247f4c>
   105a0:	bvs	1a21eac <_dbus_user_database_lock_system@plt+0x1a1b880>
   105a4:	mcrr2	0, 0, pc, lr, cr4	; <UNPREDICTABLE>
   105a8:			; <UNDEFINED> instruction: 0xf7f44620
   105ac:			; <UNDEFINED> instruction: 0x4640ef5e
   105b0:	svc	0x005af7f4
   105b4:	blmi	40a314 <_dbus_user_database_lock_system@plt+0x403ce8>
   105b8:	stmdals	pc, {r0, r2, r4, r8, fp, lr}	; <UNPREDICTABLE>
   105bc:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   105c0:			; <UNDEFINED> instruction: 0xf7f54479
   105c4:			; <UNDEFINED> instruction: 0x4640ea36
   105c8:	svc	0x004ef7f4
   105cc:	blmi	28a2fc <_dbus_user_database_lock_system@plt+0x283cd0>
   105d0:	stmdals	pc, {r4, r8, fp, lr}	; <UNPREDICTABLE>
   105d4:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   105d8:			; <UNDEFINED> instruction: 0xf7f54479
   105dc:	strb	lr, [r1, -sl, lsr #20]
   105e0:	andeq	r3, r2, r0, asr #10
   105e4:			; <UNDEFINED> instruction: 0xffffe761
   105e8:			; <UNDEFINED> instruction: 0xffffe8fb
   105ec:	andeq	pc, r0, sl, ror r1	; <UNPREDICTABLE>
   105f0:	andeq	sp, r0, r8, lsl #16
   105f4:	andeq	r0, r0, r0, lsr r6
   105f8:	andeq	ip, r0, lr, asr #23
   105fc:			; <UNDEFINED> instruction: 0x00023abc
   10600:	andeq	pc, r0, r4, lsl #3
   10604:	ldrdeq	pc, [r0], -r8
   10608:	ldrdeq	sp, [r0], -sl
   1060c:	andeq	ip, r0, sl, ror #22
   10610:	andeq	ip, r0, r4, asr #22
   10614:	andeq	ip, r0, ip, lsr #22
   10618:	svcmi	0x00f8e92d
   1061c:	stmdals	sl, {r1, r2, r9, sl, lr}
   10620:	ldrmi	r4, [r1], sl, lsl #13
   10624:			; <UNDEFINED> instruction: 0xf7f54698
   10628:			; <UNDEFINED> instruction: 0xf8dfe98c
   1062c:	ldrbtmi	fp, [fp], #156	; 0x9c
   10630:	bvs	1c21e54 <_dbus_user_database_lock_system@plt+0x1c1b828>
   10634:	stc2	0, cr15, [lr], #-16
   10638:	stmdblt	r8!, {r2, r9, sl, lr}
   1063c:	bvs	1c486e4 <_dbus_user_database_lock_system@plt+0x1c420b8>
   10640:	stc2	0, cr15, [sl], #-16
   10644:	tstlt	r8, #4, 12	; 0x400000
   10648:	strtmi	r6, [r1], -r5, lsr #17
   1064c:	adcsmi	r6, fp, #704512	; 0xac000
   10650:	stmiavs	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10654:	mvnsle	r4, r3, asr #10
   10658:	strbmi	r6, [fp, #-2283]	; 0xfffff715
   1065c:	andcs	sp, r8, pc, ror #3
   10660:	bl	feace63c <_dbus_user_database_lock_system@plt+0xfeac8010>
   10664:			; <UNDEFINED> instruction: 0xb3284607
   10668:			; <UNDEFINED> instruction: 0x46504b18
   1066c:			; <UNDEFINED> instruction: 0x463a4918
   10670:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   10674:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   10678:	cmnlt	r8, r5, lsl #12
   1067c:			; <UNDEFINED> instruction: 0x46216a70
   10680:	eorsvs	r2, ip, r1, lsl #10
   10684:			; <UNDEFINED> instruction: 0xf004607e
   10688:			; <UNDEFINED> instruction: 0x4628fbdf
   1068c:	svchi	0x00f8e8bd
   10690:	strtmi	r2, [r8], -r0, lsl #10
   10694:	svchi	0x00f8e8bd
   10698:	stmdbmi	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
   1069c:			; <UNDEFINED> instruction: 0xf85b980b
   106a0:	ldrbtmi	r2, [r9], #-3
   106a4:	stmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   106a8:			; <UNDEFINED> instruction: 0xf7f44638
   106ac:			; <UNDEFINED> instruction: 0x4628eede
   106b0:	svchi	0x00f8e8bd
   106b4:	ldrtmi	r4, [sp], -r7, lsl #22
   106b8:	stmdals	fp, {r3, r8, fp, lr}
   106bc:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   106c0:			; <UNDEFINED> instruction: 0xf7f54479
   106c4:			; <UNDEFINED> instruction: 0xe7e4e9b6
   106c8:	andeq	r3, r2, r2, ror r3
   106cc:			; <UNDEFINED> instruction: 0xffffe635
   106d0:			; <UNDEFINED> instruction: 0xffffe78f
   106d4:	andeq	r0, r0, r0, lsr r6
   106d8:	andeq	ip, r0, r2, ror #20
   106dc:	andeq	ip, r0, r4, asr #20
   106e0:	ldrbmi	r6, [r0, -r0, lsl #17]!
   106e4:	ldrbmi	r6, [r0, -r0, lsl #18]!
   106e8:	ldrbmi	r6, [r0, -r0, lsl #22]!
   106ec:	ldrbmi	r6, [r0, -r0, asr #22]!
   106f0:	ldrbmi	r6, [r0, -r0, lsl #23]!
   106f4:	ldrbmi	r6, [r0, -r0, asr #23]!
   106f8:	ldrbmi	r6, [r0, -r0, lsl #24]!
   106fc:	ldrbmi	r6, [r0, -r0, asr #24]!
   10700:	blmi	fdb28 <_dbus_user_database_lock_system@plt+0xf74fc>
   10704:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   10708:	ldcl	7, cr15, [r0], #-980	; 0xfffffc2c
   1070c:	stclt	12, cr6, [r8, #-512]	; 0xfffffe00
   10710:	andeq	r3, r2, r8, lsl #18
   10714:	blmi	fdb3c <_dbus_user_database_lock_system@plt+0xf7510>
   10718:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1071c:	stcl	7, cr15, [r6], #-980	; 0xfffffc2c
   10720:	stclt	12, cr6, [r8, #-768]	; 0xfffffd00
   10724:	strdeq	r3, [r2], -r4
   10728:	blmi	17db50 <_dbus_user_database_lock_system@plt+0x177524>
   1072c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   10730:	mrrc	7, 15, pc, ip, cr5	; <UNPREDICTABLE>
   10734:	stmdacc	r0, {r7, r8, sl, fp, sp, lr}
   10738:	andcs	fp, r1, r8, lsl pc
   1073c:	svclt	0x0000bd08
   10740:	andeq	r3, r2, r0, ror #17
   10744:	svcmi	0x00f0e92d
   10748:	bmi	18e219c <_dbus_user_database_lock_system@plt+0x18dbb70>
   1074c:	stclmi	6, cr4, [r3], #-120	; 0xffffff88
   10750:	blmi	18fc974 <_dbus_user_database_lock_system@plt+0x18f6348>
   10754:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
   10758:	strmi	r4, [r5], -r8, lsl #13
   1075c:	stmdavs	r1!, {r0, r1, r4, r6, r7, fp, ip, lr}
   10760:	movwls	r6, #22555	; 0x581b
   10764:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10768:	mcrr	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
   1076c:	strtmi	r4, [r8], -r7, lsl #12
   10770:	svc	0x004cf7f4
   10774:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
   10778:	strmi	r9, [r1], r3, lsl #6
   1077c:			; <UNDEFINED> instruction: 0xf0002800
   10780:	ldmdavs	fp!, {r0, r4, r7, pc}
   10784:	ldrdge	pc, [ip], -r3	; <UNPREDICTABLE>
   10788:	svceq	0x0000f1ba
   1078c:	addhi	pc, r2, r0
   10790:			; <UNDEFINED> instruction: 0xf7f54658
   10794:	strmi	lr, [r4], -r8, lsl #23
   10798:	stmiavs	r1!, {r2, r4, r6, r8, ip, sp, pc}
   1079c:			; <UNDEFINED> instruction: 0xf0084650
   107a0:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   107a4:	stmdavs	r4!, {r0, r2, r5, r6, ip, lr, pc}^
   107a8:	ldrdcs	pc, [r0], -fp
   107ac:			; <UNDEFINED> instruction: 0xd1f34294
   107b0:	bleq	44cbec <_dbus_user_database_lock_system@plt+0x4465c0>
   107b4:	andeq	pc, ip, r7, lsl #2
   107b8:			; <UNDEFINED> instruction: 0xf7f54659
   107bc:	strmi	lr, [r4], -r8, lsl #26
   107c0:	ldmdavs	fp!, {r5, r6, r7, r8, fp, ip, sp, pc}
   107c4:			; <UNDEFINED> instruction: 0xb1106ad8
   107c8:			; <UNDEFINED> instruction: 0xf0084629
   107cc:	strbmi	pc, [r8], -r9, lsl #20	; <UNPREDICTABLE>
   107d0:	ldcl	7, cr15, [r6], #980	; 0x3d4
   107d4:	bls	e34ec <_dbus_user_database_lock_system@plt+0xdcec0>
   107d8:	stmdbmi	r4, {r4, r5, r9, sl, lr}^
   107dc:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   107e0:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   107e4:	blmi	fa30f4 <_dbus_user_database_lock_system@plt+0xf9cac8>
   107e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   107ec:	blls	16a85c <_dbus_user_database_lock_system@plt+0x164230>
   107f0:	qdsuble	r4, sl, lr
   107f4:	andlt	r4, r7, r0, lsr #12
   107f8:	svchi	0x00f0e8bd
   107fc:			; <UNDEFINED> instruction: 0xf7f54658
   10800:	pkhtbmi	lr, r2, r2, asr #22
   10804:	svceq	0x0000f1ba
   10808:			; <UNDEFINED> instruction: 0xf8dad00e
   1080c:	ldrtmi	r0, [r3], -r8
   10810:	strtmi	r4, [r9], -r2, asr #12
   10814:	blx	feccc834 <_dbus_user_database_lock_system@plt+0xfecc6208>
   10818:	stmdacs	r0, {r2, r9, sl, lr}
   1081c:			; <UNDEFINED> instruction: 0xf8dad04c
   10820:	blls	138838 <_dbus_user_database_lock_system@plt+0x13220c>
   10824:			; <UNDEFINED> instruction: 0xd1ed459a
   10828:			; <UNDEFINED> instruction: 0xf7f54658
   1082c:	blvs	f4becc <_dbus_user_database_lock_system@plt+0xf458a0>
   10830:	tstcs	r0, r0, lsr sl
   10834:			; <UNDEFINED> instruction: 0xf8d869fb
   10838:	ldrbtmi	r0, [sl], #-4
   1083c:			; <UNDEFINED> instruction: 0xf7fa9400
   10840:	ldmibvs	fp!, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   10844:	vstrle	d2, [r6, #-0]
   10848:	ldmdbvs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}^
   1084c:			; <UNDEFINED> instruction: 0xf958f7fa
   10850:			; <UNDEFINED> instruction: 0xf0084629
   10854:	ldmdavs	r8!, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
   10858:			; <UNDEFINED> instruction: 0xf8c74649
   1085c:	strcs	r9, [r1], #-88	; 0xffffffa8
   10860:			; <UNDEFINED> instruction: 0xf7f53028
   10864:	ldmdavs	r8!, {r2, r4, r5, sl, fp, sp, lr, pc}
   10868:	eorcc	r4, r4, r9, lsr #12
   1086c:	blx	fface86c <_dbus_user_database_lock_system@plt+0xffac8240>
   10870:			; <UNDEFINED> instruction: 0x4629e7b8
   10874:			; <UNDEFINED> instruction: 0xf0084650
   10878:			; <UNDEFINED> instruction: 0x4648f9b3
   1087c:			; <UNDEFINED> instruction: 0xf7f52400
   10880:	blmi	68bb08 <_dbus_user_database_lock_system@plt+0x6854dc>
   10884:	ldrtmi	r9, [r0], -r3, lsl #20
   10888:	ldmpl	r2, {r0, r1, r3, r4, r8, fp, lr}^
   1088c:			; <UNDEFINED> instruction: 0xf7f54479
   10890:	sbfx	lr, r0, #17, #8
   10894:			; <UNDEFINED> instruction: 0xfffef007
   10898:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1089c:	ldmdavs	sl!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   108a0:			; <UNDEFINED> instruction: 0xe77562d0
   108a4:			; <UNDEFINED> instruction: 0x46304b10
   108a8:	strbmi	r9, [ip], -r3, lsl #20
   108ac:	ldmpl	r2, {r0, r1, r4, r8, fp, lr}^
   108b0:			; <UNDEFINED> instruction: 0xf7f54479
   108b4:			; <UNDEFINED> instruction: 0xe795e8be
   108b8:	bvs	ff62a9ac <_dbus_user_database_lock_system@plt+0xff624380>
   108bc:			; <UNDEFINED> instruction: 0x4629b110
   108c0:			; <UNDEFINED> instruction: 0xf98ef008
   108c4:			; <UNDEFINED> instruction: 0xf7f54648
   108c8:			; <UNDEFINED> instruction: 0x4658ec7c
   108cc:	ldcl	7, cr15, [r4, #-980]	; 0xfffffc2c
   108d0:			; <UNDEFINED> instruction: 0xf7f5e788
   108d4:	svclt	0x0000ebb6
   108d8:	andeq	r3, r2, ip, asr #4
   108dc:			; <UNDEFINED> instruction: 0x000238b6
   108e0:	andeq	r0, r0, ip, asr #12
   108e4:	andeq	r3, r2, sl, lsr #4
   108e8:	andeq	r0, r0, r0, lsr r6
   108ec:	andeq	ip, r0, r6, lsr #18
   108f0:			; <UNDEFINED> instruction: 0x000231b8
   108f4:	andeq	lr, r0, r6, ror #30
   108f8:	andeq	ip, r0, r8, ror r8
   108fc:	andeq	ip, r0, r4, asr r8
   10900:			; <UNDEFINED> instruction: 0x4604b570
   10904:	ldrmi	r6, [r8], -r5, asr #18
   10908:	addlt	r6, r2, r6, lsr #20
   1090c:	andle	r1, sp, fp, ror #24
   10910:			; <UNDEFINED> instruction: 0x012d6923
   10914:	ldmdbpl	fp, {r0, r1, r3, r4, r6, fp, sp, lr}^
   10918:	stmib	sp, {r0, r1, r6, r8, ip, sp, pc}^
   1091c:	ldrmi	r6, [r1], -r0, lsl #2
   10920:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   10924:	mcr	7, 5, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   10928:	ldcllt	0, cr11, [r0, #-8]!
   1092c:	ldrmi	r9, [r1], -r0, lsl #2
   10930:	ldrtmi	r4, [r3], -r4, lsl #20
   10934:			; <UNDEFINED> instruction: 0xf7f4447a
   10938:	andlt	lr, r2, r2, lsr #29
   1093c:	svclt	0x0000bd70
   10940:	andeq	lr, r0, r6, lsr #29
   10944:			; <UNDEFINED> instruction: 0x0000eeb8
   10948:	svcmi	0x00f8e92d
   1094c:	bne	fe6e21cc <_dbus_user_database_lock_system@plt+0xfe6dbba0>
   10950:	mrrcne	6, 8, r4, r8, cr0
   10954:			; <UNDEFINED> instruction: 0x460d4614
   10958:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1095c:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
   10960:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10964:	adcmi	sp, r6, #124	; 0x7c
   10968:			; <UNDEFINED> instruction: 0x4603bfd8
   1096c:	stmdavs	r8!, {r0, r1, r2, r6, r8, sl, fp, ip, lr, pc}
   10970:			; <UNDEFINED> instruction: 0xf04f1c7a
   10974:			; <UNDEFINED> instruction: 0xf04f0b5c
   10978:			; <UNDEFINED> instruction: 0xf04f0a0d
   1097c:			; <UNDEFINED> instruction: 0xf04f090a
   10980:			; <UNDEFINED> instruction: 0xf04f0e09
   10984:	and	r0, r3, r0, lsr #24
   10988:			; <UNDEFINED> instruction: 0xf10242a6
   1098c:	lfmle	f0, 4, [r6, #-4]!
   10990:	stmdbcs	r0, {r0, r8, sl, fp, ip, lr}
   10994:	ldmdbcs	ip, {r3, r6, ip, lr, pc}^
   10998:	streq	pc, [r1, #-260]	; 0xfffffefc
   1099c:			; <UNDEFINED> instruction: 0xf802bf1e
   109a0:	strtmi	r1, [ip], -r1, lsl #24
   109a4:	mvnle	r4, r3, lsl r6
   109a8:	sfmle	f4, 2, [ip, #-696]	; 0xfffffd48
   109ac:	blcc	1727ec0 <_dbus_user_database_lock_system@plt+0x1721894>
   109b0:	stmdale	lr, {r3, r4, r8, r9, fp, sp}
   109b4:			; <UNDEFINED> instruction: 0xf003e8df
   109b8:	stceq	13, cr0, [sp, #-208]	; 0xffffff30
   109bc:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
   109c0:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
   109c4:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
   109c8:	ldceq	13, cr0, [r0, #-52]!	; 0xffffffcc
   109cc:	stmdacs	ip!, {r0, r2, r3, r8, sl, fp}
   109d0:			; <UNDEFINED> instruction: 0x4638001c
   109d4:			; <UNDEFINED> instruction: 0xf7f42700
   109d8:	bmi	9cbf00 <_dbus_user_database_lock_system@plt+0x9c58d4>
   109dc:	strbmi	r4, [r0], -r6, lsr #18
   109e0:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
   109e4:			; <UNDEFINED> instruction: 0xf7ff4479
   109e8:	ldrtmi	pc, [r8], -fp, lsl #31	; <UNPREDICTABLE>
   109ec:	svchi	0x00f8e8bd
   109f0:			; <UNDEFINED> instruction: 0xf8024613
   109f4:	strcc	lr, [r2], #-3073	; 0xfffff3ff
   109f8:	adcmi	r3, r6, #268435456	; 0x10000000
   109fc:	andcs	sp, r0, #200, 24	; 0xc800
   10a00:	andsvc	r4, sl, r8, lsr r6
   10a04:	svchi	0x00f8e8bd
   10a08:			; <UNDEFINED> instruction: 0xf8024613
   10a0c:	ldrb	ip, [r2, r1, lsl #24]!
   10a10:			; <UNDEFINED> instruction: 0xf8024613
   10a14:	strb	sl, [lr, r1, lsl #24]!
   10a18:			; <UNDEFINED> instruction: 0xf8024613
   10a1c:	strb	r9, [sl, r1, lsl #24]!
   10a20:			; <UNDEFINED> instruction: 0xf8024613
   10a24:	strb	fp, [r6, r1, lsl #24]!
   10a28:			; <UNDEFINED> instruction: 0x460f4638
   10a2c:	ldc	7, cr15, [ip, #-976]	; 0xfffffc30
   10a30:	ldmdbmi	r3, {r1, r4, r9, fp, lr}
   10a34:	blls	2a233c <_dbus_user_database_lock_system@plt+0x29bd10>
   10a38:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10a3c:			; <UNDEFINED> instruction: 0xff60f7ff
   10a40:	pop	{r3, r4, r5, r9, sl, lr}
   10a44:	shsub8mi	r8, r8, r8
   10a48:			; <UNDEFINED> instruction: 0xf7f42700
   10a4c:	bmi	38be8c <_dbus_user_database_lock_system@plt+0x385860>
   10a50:	strbmi	r4, [r0], -sp, lsl #18
   10a54:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
   10a58:			; <UNDEFINED> instruction: 0xf7ff4479
   10a5c:			; <UNDEFINED> instruction: 0xe7c4ff51
   10a60:	stmdbmi	fp, {r1, r3, r9, fp, lr}
   10a64:	ldmpl	sl, {r1, r3, fp, ip, pc}
   10a68:			; <UNDEFINED> instruction: 0xf7f44479
   10a6c:	ldr	lr, [ip, r2, ror #31]!
   10a70:	andeq	r3, r2, r2, asr #32
   10a74:	andeq	lr, r0, r2, lsr #28
   10a78:	andeq	lr, r0, r4, lsr #29
   10a7c:	andeq	lr, r0, ip, asr #27
   10a80:	andeq	lr, r0, r2, lsl #28
   10a84:	andeq	lr, r0, lr, lsr #27
   10a88:	andeq	lr, r0, r0, lsl lr
   10a8c:	andeq	r0, r0, r0, lsr r6
   10a90:	muleq	r0, ip, r6
   10a94:	ldrbmi	lr, [r0, sp, lsr #18]!
   10a98:	stmdavs	r3, {r0, r7, r9, sl, lr}
   10a9c:	vstmdble	r4!, {d2-d1}
   10aa0:			; <UNDEFINED> instruction: 0xf8d92600
   10aa4:	teqeq	r7, r4
   10aa8:	streq	lr, [r7, #-2824]	; 0xfffff4f8
   10aac:	blcs	2ac60 <_dbus_user_database_lock_system@plt+0x24634>
   10ab0:	strcs	sp, [r0], #-3343	; 0xfffff2f1
   10ab4:	bl	ead68 <_dbus_user_database_lock_system@plt+0xe473c>
   10ab8:			; <UNDEFINED> instruction: 0xf8530ac4
   10abc:	strcc	r0, [r1], #-52	; 0xffffffcc
   10ac0:	ldcl	7, cr15, [r2], {244}	; 0xf4
   10ac4:	ldrdeq	pc, [r4], -sl
   10ac8:	stcl	7, cr15, [lr], {244}	; 0xf4
   10acc:	addsmi	r6, ip, #7012352	; 0x6b0000
   10ad0:	stmiavs	r8!, {r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   10ad4:			; <UNDEFINED> instruction: 0xf7f43601
   10ad8:			; <UNDEFINED> instruction: 0xf858ecc8
   10adc:			; <UNDEFINED> instruction: 0xf7f40007
   10ae0:			; <UNDEFINED> instruction: 0xf8d9ecc4
   10ae4:	adcsmi	r3, r3, #0
   10ae8:			; <UNDEFINED> instruction: 0xf8d9dcdb
   10aec:			; <UNDEFINED> instruction: 0xf7f40004
   10af0:			; <UNDEFINED> instruction: 0x4648ecbc
   10af4:			; <UNDEFINED> instruction: 0x47f0e8bd
   10af8:	ldclt	7, cr15, [r4], #976	; 0x3d0
   10afc:	svcmi	0x00f0e92d
   10b00:			; <UNDEFINED> instruction: 0xf8df4689
   10b04:	adclt	r4, r3, r0, lsr #11
   10b08:	ldrcc	pc, [ip, #2271]	; 0x8df
   10b0c:	ldrbtmi	sl, [ip], #-2320	; 0xfffff6f0
   10b10:	strmi	r4, [r6], -sl, asr #12
   10b14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10b18:			; <UNDEFINED> instruction: 0xf04f9321
   10b1c:			; <UNDEFINED> instruction: 0xf00a0300
   10b20:			; <UNDEFINED> instruction: 0xf8dffa79
   10b24:	ldrbtmi	r3, [fp], #-1416	; 0xfffffa78
   10b28:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
   10b2c:	msrhi	CPSR_xc, r0
   10b30:			; <UNDEFINED> instruction: 0xf5b39b14
   10b34:	vmax.f32	d3, d0, d0
   10b38:	sfmge	f0, 1, [r8], {93}	; 0x5d
   10b3c:			; <UNDEFINED> instruction: 0xf7f54620
   10b40:			; <UNDEFINED> instruction: 0x4605eb72
   10b44:			; <UNDEFINED> instruction: 0xf0002800
   10b48:			; <UNDEFINED> instruction: 0x4631825e
   10b4c:	strtmi	r4, [r0], -sl, asr #12
   10b50:	bl	ff8ceb2c <_dbus_user_database_lock_system@plt+0xff8c8500>
   10b54:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10b58:	eorhi	pc, r1, #0
   10b5c:	tstcs	r0, r9, lsl #20
   10b60:			; <UNDEFINED> instruction: 0xf7f44620
   10b64:	strmi	lr, [r5], -r0, lsl #30
   10b68:			; <UNDEFINED> instruction: 0xf0002800
   10b6c:	andcs	r8, ip, r9, asr r2
   10b70:	stmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10b74:	andsls	r4, ip, r5, lsl #12
   10b78:			; <UNDEFINED> instruction: 0xf0002800
   10b7c:	ldm	r4, {r0, r1, r2, r7, r9, pc}
   10b80:	cdpge	0, 1, cr0, cr8, cr15, {0}
   10b84:	strtls	r2, [r0], #-1025	; 0xfffffbff
   10b88:	ldrls	r2, [lr], #-1024	; 0xfffffc00
   10b8c:	andeq	lr, pc, r6, lsl #17
   10b90:	rscscc	pc, pc, #79	; 0x4f
   10b94:	andsls	r9, sp, #25600	; 0x6400
   10b98:	tstls	pc, #805306378	; 0x3000000a
   10b9c:	bichi	pc, sp, r0, asr #6
   10ba0:	strge	pc, [ip, #-2271]	; 0xfffff721
   10ba4:	ldmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10ba8:	vsubhn.i16	d20, q0, <illegal reg q8.5>
   10bac:	ldrbtmi	r0, [sl], #2176	; 0x880
   10bb0:	blcs	908c04 <_dbus_user_database_lock_system@plt+0x9025d8>
   10bb4:	blge	34507c <_dbus_user_database_lock_system@plt+0x33ea50>
   10bb8:	ldrtmi	sl, [r0], -r7, lsl #20
   10bbc:	b	ff54eb98 <_dbus_user_database_lock_system@plt+0xff54856c>
   10bc0:			; <UNDEFINED> instruction: 0xf0402800
   10bc4:	ldmdbls	pc, {r2, r3, r5, r6, r7, pc}	; <UNPREDICTABLE>
   10bc8:	bls	8223fc <_dbus_user_database_lock_system@plt+0x81bdd0>
   10bcc:			; <UNDEFINED> instruction: 0x911e4299
   10bd0:	andeq	pc, r1, #-2147483648	; 0x80000000
   10bd4:	vsubl.s8	<illegal reg q4.5>, d0, d16
   10bd8:	blls	6312a0 <_dbus_user_database_lock_system@plt+0x62ac74>
   10bdc:	mrrcpl	8, 5, r1, fp, cr10
   10be0:			; <UNDEFINED> instruction: 0xf0002b5b
   10be4:	blcs	2b0e88 <_dbus_user_database_lock_system@plt+0x2aa85c>
   10be8:	blcs	40850 <_dbus_user_database_lock_system@plt+0x3a224>
   10bec:			; <UNDEFINED> instruction: 0xf1a3d0e3
   10bf0:	sbclt	r0, r0, #9
   10bf4:	ldmle	ip, {r0, r1, r2, r4, fp, sp}^
   10bf8:			; <UNDEFINED> instruction: 0xf000fa28
   10bfc:	strle	r0, [fp, #-1984]	; 0xfffff840
   10c00:			; <UNDEFINED> instruction: 0xf8134613
   10c04:	bcs	1c810 <_dbus_user_database_lock_system@plt+0x161e4>
   10c08:	bcs	2c0870 <_dbus_user_database_lock_system@plt+0x2ba244>
   10c0c:	bcc	284f60 <_dbus_user_database_lock_system@plt+0x27e934>
   10c10:	bcs	5fd760 <_dbus_user_database_lock_system@plt+0x5f7134>
   10c14:	adcshi	pc, sp, r0, asr #4
   10c18:	blcs	37894 <_dbus_user_database_lock_system@plt+0x31268>
   10c1c:	andhi	pc, fp, #192, 4
   10c20:	bge	17b840 <_dbus_user_database_lock_system@plt+0x175214>
   10c24:			; <UNDEFINED> instruction: 0xf7f54630
   10c28:	stmdbls	r5, {r5, r7, r9, fp, sp, lr, pc}
   10c2c:	ldmdbls	pc, {r3, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   10c30:	svcls	0x001e9105
   10c34:	vsubl.s8	q2, d16, d15
   10c38:	ldflsd	f0, [r8, #-148]	; 0xffffff6c
   10c3c:			; <UNDEFINED> instruction: 0x463c1e78
   10c40:	and	r4, r3, r8, lsr #8
   10c44:	addmi	r3, ip, #16777216	; 0x1000000
   10c48:			; <UNDEFINED> instruction: 0x81b9f000
   10c4c:	svccs	0x0001f810
   10c50:	andcc	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
   10c54:	ldrbtle	r0, [r5], #2011	; 0x7db
   10c58:			; <UNDEFINED> instruction: 0xf00042a7
   10c5c:	bcs	16f10b0 <_dbus_user_database_lock_system@plt+0x16eaa84>
   10c60:	tsthi	r6, r0	; <UNPREDICTABLE>
   10c64:	vhsub.u8	d20, d16, d17
   10c68:	stmdbne	r8!, {r1, r5, r7, pc}
   10c6c:	and	r4, r5, r3, lsr #12
   10c70:	addmi	r3, fp, #67108864	; 0x4000000
   10c74:			; <UNDEFINED> instruction: 0x81a3f000
   10c78:	svccs	0x0001f810
   10c7c:	rscsle	r2, r7, r0, lsr #20
   10c80:			; <UNDEFINED> instruction: 0xf0402a3d
   10c84:	mrrcne	0, 15, r8, sl, cr2
   10c88:	ble	2216b8 <_dbus_user_database_lock_system@plt+0x21b08c>
   10c8c:	and	r4, r2, fp, lsr #8
   10c90:	addmi	r3, sl, #268435456	; 0x10000000
   10c94:			; <UNDEFINED> instruction: 0xf813d003
   10c98:	stmdacs	r0!, {r0, r8, r9, sl, fp}
   10c9c:			; <UNDEFINED> instruction: 0x460bd0f8
   10ca0:			; <UNDEFINED> instruction: 0x46314630
   10ca4:	andls	pc, r0, sp, asr #17
   10ca8:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   10cac:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10cb0:	rschi	pc, r1, r0
   10cb4:	tstcs	ip, #3620864	; 0x374000
   10cb8:	bl	aae08 <_dbus_user_database_lock_system@plt+0xa47dc>
   10cbc:	ldmvs	r1, {r0, r1, r9, ip}^
   10cc0:	movweq	lr, #6610	; 0x19d2
   10cc4:	rsbsle	r4, r6, r1, lsl #5
   10cc8:	biceq	lr, r0, r3, lsl #22
   10ccc:	stfnep	f1, [r1], {2}
   10cd0:	stmdbls	r2, {r0, r4, r6, sp, lr}
   10cd4:	bleq	c4d110 <_dbus_user_database_lock_system@plt+0xc46ae4>
   10cd8:			; <UNDEFINED> instruction: 0xf8432200
   10cdc:			; <UNDEFINED> instruction: 0x46582030
   10ce0:			; <UNDEFINED> instruction: 0xf7f5604a
   10ce4:	andcs	lr, r0, #160, 20	; 0xa0000
   10ce8:	stmdacs	r0, {r0, r9, sl, lr}
   10cec:	adchi	pc, sl, r0
   10cf0:	ldrtmi	r9, [r9], -r0, lsl #4
   10cf4:	ldrbmi	r1, [fp], -r2, ror #23
   10cf8:			; <UNDEFINED> instruction: 0xf7f44630
   10cfc:	strmi	lr, [r4], -r2, ror #29
   10d00:			; <UNDEFINED> instruction: 0xf0002800
   10d04:	stmdbge	r7, {r0, r1, r2, r3, r4, r8, pc}
   10d08:			; <UNDEFINED> instruction: 0xf7f44658
   10d0c:	strmi	lr, [r4], -r8, ror #22
   10d10:	stccs	6, cr4, [r0], {88}	; 0x58
   10d14:	cmphi	r9, r0	; <UNPREDICTABLE>
   10d18:	ldc	7, cr15, [lr], {244}	; 0xf4
   10d1c:	bls	b7940 <_dbus_user_database_lock_system@plt+0xb1314>
   10d20:	subsvs	r6, r5, r3, lsl r0
   10d24:	stmdbls	r5, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
   10d28:			; <UNDEFINED> instruction: 0xf43f428b
   10d2c:	bls	1bca6c <_dbus_user_database_lock_system@plt+0x1b6440>
   10d30:	smlald	r4, sl, r1, r4
   10d34:	bge	1fb96c <_dbus_user_database_lock_system@plt+0x1f5340>
   10d38:			; <UNDEFINED> instruction: 0xf7f54630
   10d3c:	blls	20b59c <_dbus_user_database_lock_system@plt+0x204f70>
   10d40:	blls	7ff168 <_dbus_user_database_lock_system@plt+0x7f8b3c>
   10d44:	bls	7b5968 <_dbus_user_database_lock_system@plt+0x7af33c>
   10d48:	stmdbcs	r2, {r0, r3, r4, r7, r9, fp, ip}
   10d4c:	ldmdbls	r8, {r0, r2, r8, sl, fp, ip, lr, pc}
   10d50:			; <UNDEFINED> instruction: 0xf8114419
   10d54:	ldmdbcs	sp, {r0, sl, fp, ip}^
   10d58:	bmi	ff5c4e60 <_dbus_user_database_lock_system@plt+0xff5be834>
   10d5c:	ldmibmi	r6, {r0, r1, r3, r6, r9, sl, lr}^
   10d60:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10d64:			; <UNDEFINED> instruction: 0xf7ff4630
   10d68:	ldmdals	ip, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   10d6c:	mrc2	7, 4, pc, cr2, cr15, {7}
   10d70:			; <UNDEFINED> instruction: 0xf7f44630
   10d74:	strcs	lr, [r0, #-3058]	; 0xfffff40e
   10d78:	blmi	ff2e38c0 <_dbus_user_database_lock_system@plt+0xff2dd294>
   10d7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10d80:	blls	86adf0 <_dbus_user_database_lock_system@plt+0x8647c4>
   10d84:			; <UNDEFINED> instruction: 0xf040405a
   10d88:			; <UNDEFINED> instruction: 0x4628817f
   10d8c:	pop	{r0, r1, r5, ip, sp, pc}
   10d90:	blx	a34d58 <_dbus_user_database_lock_system@plt+0xa2e72c>
   10d94:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
   10d98:	svcge	0x003ef57f
   10d9c:	blls	80aa68 <_dbus_user_database_lock_system@plt+0x80443c>
   10da0:	addmi	r9, fp, #114688	; 0x1c000
   10da4:	svcge	0x0011f43f
   10da8:	ldrmi	r9, [r1], #-2572	; 0xfffff5f4
   10dac:			; <UNDEFINED> instruction: 0xf000e70d
   10db0:	strtmi	r8, [r3], -r6, lsl #2
   10db4:	stmdbcs	r0, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   10db8:	rschi	pc, sp, r0
   10dbc:	bleq	108b700 <_dbus_user_database_lock_system@plt+0x10850d4>
   10dc0:	ldrmi	r0, [r8], -r9, lsl #2
   10dc4:			; <UNDEFINED> instruction: 0xf7f49202
   10dc8:	strmi	lr, [r3], -r4, lsr #23
   10dcc:			; <UNDEFINED> instruction: 0xf0002800
   10dd0:	bls	b1114 <_dbus_user_database_lock_system@plt+0xaaae8>
   10dd4:	bleq	cb4e4 <_dbus_user_database_lock_system@plt+0xc4eb8>
   10dd8:			; <UNDEFINED> instruction: 0xe7756850
   10ddc:	andcc	r3, r1, #1024	; 0x400
   10de0:			; <UNDEFINED> instruction: 0x46304631
   10de4:	andls	pc, r0, sp, asr #17
   10de8:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
   10dec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10df0:	stmdavc	r3, {r0, r6, ip, lr, pc}
   10df4:	stmdblt	r3!, {r0, r9, sl, lr}
   10df8:			; <UNDEFINED> instruction: 0xf811e051
   10dfc:	blcs	20a08 <_dbus_user_database_lock_system@plt+0x1a3dc>
   10e00:			; <UNDEFINED> instruction: 0xf1a3d04d
   10e04:	blcc	811778 <_dbus_user_database_lock_system@plt+0x80b14c>
   10e08:	svceq	0x00fdf012
   10e0c:	andcs	fp, r1, #12, 30	; 0x30
   10e10:	blcs	1799618 <_dbus_user_database_lock_system@plt+0x1792fec>
   10e14:	sadd8mi	fp, r3, r4
   10e18:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   10e1c:	rscle	r2, ip, r0, lsl #22
   10e20:	strbmi	r4, [fp], -r7, lsr #21
   10e24:	ldrtmi	r4, [r0], -r7, lsr #19
   10e28:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10e2c:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   10e30:			; <UNDEFINED> instruction: 0xf7ff981c
   10e34:	ldrtmi	pc, [r0], -pc, lsr #28	; <UNPREDICTABLE>
   10e38:	bl	fe3cee10 <_dbus_user_database_lock_system@plt+0xfe3c87e4>
   10e3c:			; <UNDEFINED> instruction: 0xf7f44628
   10e40:			; <UNDEFINED> instruction: 0xe798eb14
   10e44:	strmi	r4, [sp], -r8, lsr #12
   10e48:	bl	3cee20 <_dbus_user_database_lock_system@plt+0x3c87f4>
   10e4c:			; <UNDEFINED> instruction: 0xf7ff981c
   10e50:	ldrtmi	pc, [r0], -r1, lsr #28	; <UNPREDICTABLE>
   10e54:	bl	fe04ee2c <_dbus_user_database_lock_system@plt+0xfe048800>
   10e58:	bls	e3ccc <_dbus_user_database_lock_system@plt+0xdd6a0>
   10e5c:	ldmibmi	fp, {r3, r6, r9, sl, lr}
   10e60:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   10e64:	stcl	7, cr15, [r4, #976]!	; 0x3d0
   10e68:	bmi	fe68ac88 <_dbus_user_database_lock_system@plt+0xfe68465c>
   10e6c:	ldmibmi	r9, {r0, r1, r3, r6, r9, sl, lr}
   10e70:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10e74:	ldmdals	ip, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   10e78:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   10e7c:			; <UNDEFINED> instruction: 0xf7f44630
   10e80:	ldrb	lr, [r9, -ip, ror #22]!
   10e84:			; <UNDEFINED> instruction: 0x464b4a94
   10e88:	ldrbtmi	r4, [sl], #-2452	; 0xfffff66c
   10e8c:			; <UNDEFINED> instruction: 0xe7694479
   10e90:	addmi	r9, fp, #31744	; 0x7c00
   10e94:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {1}
   10e98:	ldrmi	r9, [r1], #-2566	; 0xfffff5fa
   10e9c:	ldcls	6, cr14, [ip], {149}	; 0x95
   10ea0:	stmdavs	r3!, {r0, r5, r7, fp, sp, lr}
   10ea4:			; <UNDEFINED> instruction: 0xd07e4299
   10ea8:			; <UNDEFINED> instruction: 0xf7f44628
   10eac:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
   10eb0:	sbcshi	pc, r7, r0
   10eb4:	tstcs	r0, r3, lsr #16
   10eb8:	b	13eb048 <_dbus_user_database_lock_system@plt+0x13e4a1c>
   10ebc:			; <UNDEFINED> instruction: 0xf8421b03
   10ec0:	stmdavs	r2!, {r0, r1, r3}^
   10ec4:	subsvs	r4, r1, sl, asr r4
   10ec8:	ldrbmi	r6, [sl], #-2146	; 0xfffff79e
   10ecc:	stmdavs	r2!, {r0, r4, r7, sp, lr}^
   10ed0:	sbcsvs	r4, r1, sl, asr r4
   10ed4:	bl	ab064 <_dbus_user_database_lock_system@plt+0xa4a38>
   10ed8:	ldmvs	r9!, {r0, r1, r3, r8, r9, sl}^
   10edc:			; <UNDEFINED> instruction: 0xf0002900
   10ee0:	umaaleq	r8, fp, fp, r0
   10ee4:	movwls	r0, #8457	; 0x2109
   10ee8:			; <UNDEFINED> instruction: 0xf7f468b8
   10eec:	stmdacs	r0, {r1, r4, r8, r9, fp, sp, lr, pc}
   10ef0:	adchi	pc, sp, r0
   10ef4:	adcsvs	r9, r8, r2, lsl #22
   10ef8:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, sp, lr}^
   10efc:	bl	459304 <_dbus_user_database_lock_system@plt+0x452cd8>
   10f00:			; <UNDEFINED> instruction: 0xf1020f0b
   10f04:	eorvs	r0, r2, r1, lsl #4
   10f08:	adchi	pc, fp, r0
   10f0c:			; <UNDEFINED> instruction: 0x46289a1c
   10f10:	ldmdbls	pc, {r0, r1, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   10f14:	addsmi	r6, r9, #1179648	; 0x120000
   10f18:	rscscc	pc, pc, #-2147483648	; 0x80000000
   10f1c:	svclt	0x001c921d
   10f20:	ldmne	fp, {r2, r3, r9, fp, ip, pc}
   10f24:	tstls	lr, #32, 20	; 0x20000
   10f28:	eorls	r3, r0, #268435456	; 0x10000000
   10f2c:	b	fe74ef04 <_dbus_user_database_lock_system@plt+0xfe7488d8>
   10f30:	tstne	lr, #3620864	; 0x374000
   10f34:			; <UNDEFINED> instruction: 0xf6ff4299
   10f38:			; <UNDEFINED> instruction: 0x4630ae50
   10f3c:	bl	34ef14 <_dbus_user_database_lock_system@plt+0x3488e8>
   10f40:			; <UNDEFINED> instruction: 0xe7199d1c
   10f44:			; <UNDEFINED> instruction: 0xf7f44658
   10f48:	strtmi	lr, [r8], -r8, lsl #22
   10f4c:	b	fe34ef24 <_dbus_user_database_lock_system@plt+0xfe3488f8>
   10f50:			; <UNDEFINED> instruction: 0xf7ff981c
   10f54:			; <UNDEFINED> instruction: 0x4630fd9f
   10f58:	b	fffcef30 <_dbus_user_database_lock_system@plt+0xfffc8904>
   10f5c:	bls	e3ccc <_dbus_user_database_lock_system@plt+0xdd6a0>
   10f60:	ldmdbmi	pc, {r3, r6, r9, sl, lr}^	; <UNPREDICTABLE>
   10f64:	ldmpl	r2, {r0, r2, r5, r9, sl, lr}^
   10f68:			; <UNDEFINED> instruction: 0xf7f44479
   10f6c:	str	lr, [r3, -r2, ror #26]
   10f70:	ldrmi	r4, [sp], -r8, lsr #12
   10f74:	b	1e4ef4c <_dbus_user_database_lock_system@plt+0x1e48920>
   10f78:			; <UNDEFINED> instruction: 0xf7ff981c
   10f7c:	ldrtmi	pc, [r0], -fp, lsl #27	; <UNPREDICTABLE>
   10f80:	b	ffacef58 <_dbus_user_database_lock_system@plt+0xffac892c>
   10f84:	bls	e3ccc <_dbus_user_database_lock_system@plt+0xdd6a0>
   10f88:	ldmdbmi	r6, {r3, r6, r9, sl, lr}^
   10f8c:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   10f90:	stcl	7, cr15, [lr, #-976]	; 0xfffffc30
   10f94:	strdcs	lr, [r8, -r0]
   10f98:	bleq	8d0dc <_dbus_user_database_lock_system@plt+0x86ab0>
   10f9c:			; <UNDEFINED> instruction: 0x4620e711
   10fa0:	b	ff6cef78 <_dbus_user_database_lock_system@plt+0xff6c894c>
   10fa4:	stmdbcs	r0, {r3, r5, r6, r7, r9, sl, sp, lr, pc}
   10fa8:	subeq	sp, pc, lr, asr #32
   10fac:	stmdavs	r0!, {r0, r3, r6, r8}^
   10fb0:	b	febcef88 <_dbus_user_database_lock_system@plt+0xfebc895c>
   10fb4:	subsle	r2, r4, r0, lsl #16
   10fb8:	streq	lr, [r1, -r4, asr #19]
   10fbc:	bmi	12cad94 <_dbus_user_database_lock_system@plt+0x12c4768>
   10fc0:	stmdbmi	sl, {r0, r1, r3, r6, r9, sl, lr}^
   10fc4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   10fc8:			; <UNDEFINED> instruction: 0xf7f4e6cc
   10fcc:	strtmi	lr, [r8], -r6, asr #21
   10fd0:	b	12cefa8 <_dbus_user_database_lock_system@plt+0x12c897c>
   10fd4:			; <UNDEFINED> instruction: 0xf7ff981c
   10fd8:			; <UNDEFINED> instruction: 0x4630fd5d
   10fdc:	b	fef4efb4 <_dbus_user_database_lock_system@plt+0xfef48988>
   10fe0:	bls	e3ccc <_dbus_user_database_lock_system@plt+0xdd6a0>
   10fe4:	stmdbmi	r2, {r3, r6, r9, sl, lr}^
   10fe8:	ldmpl	r2, {r0, r2, r5, r9, sl, lr}^
   10fec:			; <UNDEFINED> instruction: 0xf7f44479
   10ff0:	strb	lr, [r1], r0, lsr #26
   10ff4:			; <UNDEFINED> instruction: 0x46484a3f
   10ff8:	strcs	r4, [r0, #-2367]	; 0xfffff6c1
   10ffc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   11000:	bl	f4efd8 <_dbus_user_database_lock_system@plt+0xf489ac>
   11004:	blmi	c4aaec <_dbus_user_database_lock_system@plt+0xc444c0>
   11008:	bls	e2930 <_dbus_user_database_lock_system@plt+0xdc304>
   1100c:	ldmpl	r2, {r0, r1, r3, r4, r5, r8, fp, lr}^
   11010:			; <UNDEFINED> instruction: 0xf7f44479
   11014:	strt	lr, [pc], lr, lsl #26
   11018:	tstcs	r8, r1, lsl #6
   1101c:	strb	r9, [r3, -r2, lsl #6]!
   11020:			; <UNDEFINED> instruction: 0xf7f44620
   11024:	bmi	dcba94 <_dbus_user_database_lock_system@plt+0xdc5468>
   11028:			; <UNDEFINED> instruction: 0x46484936
   1102c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   11030:	bl	94f008 <_dbus_user_database_lock_system@plt+0x9489dc>
   11034:	bmi	d4aabc <_dbus_user_database_lock_system@plt+0xd44490>
   11038:	ldmdbmi	r4!, {r3, r6, r9, sl, lr}
   1103c:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
   11040:			; <UNDEFINED> instruction: 0xf7f44479
   11044:			; <UNDEFINED> instruction: 0xe697eb1c
   11048:	smladcs	r1, r0, r1, r2
   1104c:	stmdavs	r2!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   11050:			; <UNDEFINED> instruction: 0xf8529002
   11054:			; <UNDEFINED> instruction: 0xf7f4000b
   11058:	stmdavs	r2!, {r3, r9, fp, sp, lr, pc}^
   1105c:			; <UNDEFINED> instruction: 0xf8429902
   11060:	strtmi	r1, [r8], -fp
   11064:			; <UNDEFINED> instruction: 0xf7f42500
   11068:	ldmdals	ip, {r9, fp, sp, lr, pc}
   1106c:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   11070:			; <UNDEFINED> instruction: 0xf7f44630
   11074:	blmi	54ba44 <_dbus_user_database_lock_system@plt+0x545418>
   11078:	strbmi	r9, [r8], -r3, lsl #20
   1107c:	ldmpl	r2, {r2, r5, r8, fp, lr}^
   11080:			; <UNDEFINED> instruction: 0xf7f44479
   11084:			; <UNDEFINED> instruction: 0xe677ecd6
   11088:	svc	0x00daf7f4
   1108c:			; <UNDEFINED> instruction: 0xf7f44620
   11090:	blmi	38ba28 <_dbus_user_database_lock_system@plt+0x3853fc>
   11094:	strbmi	r9, [r8], -r3, lsl #20
   11098:	ldmpl	r2, {r1, r2, r3, r4, r8, fp, lr}^
   1109c:			; <UNDEFINED> instruction: 0xf7f44479
   110a0:	strbt	lr, [r9], -r8, asr #25
   110a4:	muleq	r2, r2, lr
   110a8:	andeq	r0, r0, ip, asr #12
   110ac:	andeq	r2, r2, sl, ror lr
   110b0:	muleq	r0, lr, lr
   110b4:	muleq	r0, r8, fp
   110b8:	andeq	lr, r0, lr, asr #23
   110bc:	andeq	r2, r2, r4, lsr #24
   110c0:	andeq	lr, r0, r0, ror fp
   110c4:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   110c8:	andeq	r0, r0, r0, lsr r6
   110cc:	andeq	ip, r0, r2, lsr #5
   110d0:	andeq	lr, r0, r8, lsr #22
   110d4:	andeq	lr, r0, sl, asr fp
   110d8:	andeq	lr, r0, lr, ror #20
   110dc:	strdeq	lr, [r0], -ip
   110e0:	muleq	r0, ip, r1
   110e4:	andeq	ip, r0, r6, ror r1
   110e8:	andeq	lr, r0, r4, lsr r9
   110ec:	andeq	lr, r0, r6, lsr #20
   110f0:	andeq	ip, r0, r8, lsl r1
   110f4:	andeq	lr, r0, r0, asr #17
   110f8:	andeq	ip, r0, r6, lsr #10
   110fc:	strdeq	ip, [r0], -r4
   11100:			; <UNDEFINED> instruction: 0x0000e8bc
   11104:	strdeq	ip, [r0], -r6
   11108:	andeq	lr, r0, r6, lsl r9
   1110c:	andeq	ip, r0, r4, ror #9
   11110:	andeq	ip, r0, r4, lsl #1
   11114:	andeq	ip, r0, r8, rrx
   11118:	ldrbmi	lr, [r0, sp, lsr #18]!
   1111c:	strmi	r2, [sp], -r0, lsl #12
   11120:	cmplt	r9, #30
   11124:	ldrdge	pc, [r0], -r0
   11128:	cfstr32le	mvfx4, [r7, #-712]!	; 0xfffffd38
   1112c:	ldrmi	r6, [r8], r7, asr #16
   11130:	mul	r3, r1, r6
   11134:			; <UNDEFINED> instruction: 0xf1074556
   11138:	andsle	r0, pc, r0, lsl r7	; <UNPREDICTABLE>
   1113c:			; <UNDEFINED> instruction: 0x46296838
   11140:	b	14f11c <_dbus_user_database_lock_system@plt+0x148af0>
   11144:	strmi	r3, [r4], -r1, lsl #12
   11148:	mvnsle	r2, r0, lsl #16
   1114c:	mcrcs	8, 0, r6, cr0, cr14, {3}
   11150:	popvs	{r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   11154:	and	sp, pc, r2, lsl #24
   11158:	andle	r4, pc, r6, lsr #5
   1115c:	eorseq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   11160:			; <UNDEFINED> instruction: 0xf7f54649
   11164:	bl	18b93c <_dbus_user_database_lock_system@plt+0x185310>
   11168:	strcc	r0, [r1], #-964	; 0xfffffc3c
   1116c:	mvnsle	r2, r0, lsl #16
   11170:	andcs	r6, r1, fp, asr r8
   11174:	andcc	pc, r0, r8, asr #17
   11178:			; <UNDEFINED> instruction: 0x87f0e8bd
   1117c:	ldmfd	sp!, {sp}
   11180:	svclt	0x000087f0
   11184:	mvnsmi	lr, sp, lsr #18
   11188:	ldcmi	0, cr11, [sp, #-520]	; 0xfffffdf8
   1118c:	ldcmi	6, cr4, [sp], {22}
   11190:			; <UNDEFINED> instruction: 0xf8dd447d
   11194:	svcmi	0x001c8020
   11198:	ldrmi	r5, [sp], -ip, lsr #18
   1119c:	ldrbtmi	r2, [pc], #-768	; 111a4 <_dbus_user_database_lock_system@plt+0xab78>
   111a0:	strls	r6, [r1], #-2084	; 0xfffff7dc
   111a4:	streq	pc, [r0], #-79	; 0xffffffb1
   111a8:	strbtmi	r6, [fp], -fp, lsr #32
   111ac:			; <UNDEFINED> instruction: 0xffb4f7ff
   111b0:	stmdals	r0, {r4, r7, r8, ip, sp, pc}
   111b4:	stcl	7, cr15, [r8], {244}	; 0xf4
   111b8:	eorvs	r4, r8, r4, lsl #12
   111bc:	strcs	fp, [r1], #-432	; 0xfffffe50
   111c0:	blmi	423a10 <_dbus_user_database_lock_system@plt+0x41d3e4>
   111c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   111c8:	blls	6b238 <_dbus_user_database_lock_system@plt+0x64c0c>
   111cc:	tstle	r5, sl, asr r0
   111d0:	andlt	r4, r2, r0, lsr #12
   111d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   111d8:	strmi	r4, [r4], -sp, lsl #20
   111dc:	ldrtmi	r4, [r3], -sp, lsl #18
   111e0:			; <UNDEFINED> instruction: 0x4640447a
   111e4:			; <UNDEFINED> instruction: 0xf7f44479
   111e8:	strb	lr, [r9, sl, asr #20]!
   111ec:	strbmi	r4, [r0], -sl, lsl #22
   111f0:	ldmpl	sl!, {r1, r3, r8, fp, lr}^
   111f4:			; <UNDEFINED> instruction: 0xf7f44479
   111f8:			; <UNDEFINED> instruction: 0xe7e1ec1c
   111fc:	svc	0x0020f7f4
   11200:	andeq	r2, r2, r0, lsl r8
   11204:	andeq	r0, r0, ip, asr #12
   11208:	andeq	r2, r2, r2, lsl #16
   1120c:	ldrdeq	r2, [r2], -ip
   11210:	andeq	lr, r0, ip, asr #16
   11214:	andeq	ip, r0, r0, asr #6
   11218:	andeq	r0, r0, r0, lsr r6
   1121c:	andeq	fp, r0, r0, lsl pc
   11220:	svcmi	0x00f0e92d
   11224:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
   11228:	stmmi	r6, {r0, r1, r2, r9, sl, lr}
   1122c:	movwls	sl, #15109	; 0x3b05
   11230:	ldrbtmi	r4, [r8], #-2949	; 0xfffff47b
   11234:			; <UNDEFINED> instruction: 0xf10dac84
   11238:			; <UNDEFINED> instruction: 0xf04f0b10
   1123c:	strcs	r3, [r0, #-1791]	; 0xfffff901
   11240:	ldrbmi	r5, [sl], -r3, asr #17
   11244:	strtmi	r4, [r1], -r0, lsr #13
   11248:			; <UNDEFINED> instruction: 0xf8cd681b
   1124c:			; <UNDEFINED> instruction: 0xf04f3414
   11250:			; <UNDEFINED> instruction: 0xf8420300
   11254:	adcmi	r6, r2, #4, 30
   11258:	svcpl	0x0004f841
   1125c:			; <UNDEFINED> instruction: 0x4638d1f9
   11260:	mcr	7, 1, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   11264:	stmvs	r2, {r4, r5, r8, ip, sp, pc}
   11268:	stmdavs	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
   1126c:	svccs	0x0004f844
   11270:			; <UNDEFINED> instruction: 0xd1f74298
   11274:	blge	fe163c50 <_dbus_user_database_lock_system@plt+0xfe15d624>
   11278:	ldrbtmi	r9, [sl], #-3461	; 0xfffff27b
   1127c:	ldmdavs	r7, {r1, r8, r9, ip, pc}
   11280:			; <UNDEFINED> instruction: 0xf0002d00
   11284:	blmi	1cb15e8 <_dbus_user_database_lock_system@plt+0x1caafbc>
   11288:	stmdbvc	r6, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   1128c:	cfmadd32ls	mvax5, mvfx4, mvfx3, mvfx10
   11290:			; <UNDEFINED> instruction: 0xf8cd447b
   11294:	movwls	r8, #4108	; 0x100c
   11298:	stcle	15, cr2, [pc, #-0]	; 112a0 <_dbus_user_database_lock_system@plt+0xac74>
   1129c:			; <UNDEFINED> instruction: 0x81b4f8df
   112a0:	ldrbtmi	r2, [r8], #1024	; 0x400
   112a4:	svcpl	0x0004f858
   112a8:	strtmi	fp, [r9], -sp, lsr #2
   112ac:			; <UNDEFINED> instruction: 0xf7f54650
   112b0:	stmdacs	r0, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   112b4:	strcc	sp, [r1], #-109	; 0xffffff93
   112b8:	ldrhle	r4, [r3, #44]!	; 0x2c
   112bc:	blge	14f428 <_dbus_user_database_lock_system@plt+0x148dfc>
   112c0:			; <UNDEFINED> instruction: 0xf1ba3604
   112c4:	mvnle	r0, r0, lsl #30
   112c8:	stmdacc	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   112cc:	ldmdavs	sp, {r8, r9, sl, fp, sp}
   112d0:			; <UNDEFINED> instruction: 0xf8dfdd24
   112d4:	strcs	sl, [r0], #-388	; 0xfffffe7c
   112d8:			; <UNDEFINED> instruction: 0xf8df4f60
   112dc:	ldrbtmi	r9, [sl], #388	; 0x184
   112e0:			; <UNDEFINED> instruction: 0xf50a447f
   112e4:	ldrbtmi	r7, [r9], #2560	; 0xa00
   112e8:			; <UNDEFINED> instruction: 0xf85a3704
   112ec:	mcrrne	15, 0, r1, fp, cr4
   112f0:			; <UNDEFINED> instruction: 0xf8d9d00e
   112f4:			; <UNDEFINED> instruction: 0xf7f40000
   112f8:			; <UNDEFINED> instruction: 0xf857eefc
   112fc:			; <UNDEFINED> instruction: 0xf7f40024
   11300:			; <UNDEFINED> instruction: 0xf04fe8b4
   11304:	movwcs	r3, #767	; 0x2ff
   11308:	andcs	pc, r0, sl, asr #17
   1130c:	eorcc	pc, r4, r7, asr #16
   11310:	strcc	r4, [r1], #-2900	; 0xfffff4ac
   11314:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   11318:	sfmle	f4, 2, [r6], #652	; 0x28c
   1131c:			; <UNDEFINED> instruction: 0xf0002d00
   11320:			; <UNDEFINED> instruction: 0xf8df808c
   11324:	strcs	r9, [r0], #-324	; 0xfffffebc
   11328:	andhi	pc, ip, sp, asr #17
   1132c:			; <UNDEFINED> instruction: 0xf8dd4626
   11330:	ldrbtmi	r8, [r9], #8
   11334:	and	r4, r4, pc, asr r6
   11338:			; <UNDEFINED> instruction: 0xf8583401
   1133c:	stccs	0, cr5, [r0, #-144]	; 0xffffff70
   11340:			; <UNDEFINED> instruction: 0xf857d052
   11344:			; <UNDEFINED> instruction: 0xf1baaf04
   11348:	ldrshle	r3, [r5, #255]!	; 0xff
   1134c:			; <UNDEFINED> instruction: 0xf8d94629
   11350:	vst4.8	{d16-d19}, [pc], r0
   11354:			; <UNDEFINED> instruction: 0xf7f47232
   11358:	cdpne	15, 0, cr14, cr1, cr8, {6}
   1135c:			; <UNDEFINED> instruction: 0xf7f5da2f
   11360:	stmdavs	r0, {r2, r3, r4, r8, fp, sp, lr, pc}
   11364:	rsble	r2, r0, r2, lsl #16
   11368:	mrc	7, 7, APSR_nzcv, cr2, cr4, {7}
   1136c:	blmi	da3870 <_dbus_user_database_lock_system@plt+0xd9d244>
   11370:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   11374:			; <UNDEFINED> instruction: 0xf8dd6819
   11378:	subsmi	r3, r9, r4, lsl r4
   1137c:	cmple	lr, r2, lsl #12
   11380:			; <UNDEFINED> instruction: 0x4629483b
   11384:	vqshl.s8	q2, q12, <illegal reg q6.5>
   11388:	pop	{r2, r3, r4, r8, sl, fp, lr}
   1138c:			; <UNDEFINED> instruction: 0xf7f44ff0
   11390:	blls	8113c <_dbus_user_database_lock_system@plt+0x7ab10>
   11394:	rscscc	pc, pc, #79	; 0x4f
   11398:	stcpl	8, cr15, [r4], {73}	; 0x49
   1139c:	bl	debb4 <_dbus_user_database_lock_system@plt+0xd8588>
   113a0:			; <UNDEFINED> instruction: 0xf8590484
   113a4:			; <UNDEFINED> instruction: 0xf8d4ab04
   113a8:	rsbvs	r3, r0, r4, lsl #4
   113ac:	andcs	pc, r4, #196, 16	; 0xc40000
   113b0:	stccc	8, cr15, [r4], {70}	; 0x46
   113b4:	svceq	0x0000f1ba
   113b8:	svcge	0x006ef47f
   113bc:	eorsvs	lr, r9, r4, lsl #15
   113c0:	tstls	r1, r8, lsr #12
   113c4:	bl	ff04f39c <_dbus_user_database_lock_system@plt+0xff048d70>
   113c8:			; <UNDEFINED> instruction: 0xf8489901
   113cc:	stmdacs	r0, {r2, r5}
   113d0:	strcc	sp, [r1], #-434	; 0xfffffe4e
   113d4:	ldrdeq	pc, [r0], -r9
   113d8:	mcr	7, 4, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   113dc:	andge	pc, r0, r7, asr #17
   113e0:	eorpl	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   113e4:			; <UNDEFINED> instruction: 0xd1ac2d00
   113e8:	stmdacc	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   113ec:	bmi	86b468 <_dbus_user_database_lock_system@plt+0x864e3c>
   113f0:	ldrbtmi	r9, [sl], #-3586	; 0xfffff1fe
   113f4:	tstvc	r0, r2, lsl #10	; <UNPREDICTABLE>
   113f8:	and	r6, r1, r4, lsl r0
   113fc:	svcpl	0x0004f856
   11400:	svccc	0x0004f85b
   11404:	svcpl	0x0004f842
   11408:			; <UNDEFINED> instruction: 0xf84145c3
   1140c:	mvnsle	r3, r4, lsl #30
   11410:	blmi	363c7c <_dbus_user_database_lock_system@plt+0x35d650>
   11414:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11418:			; <UNDEFINED> instruction: 0xf8dd681a
   1141c:	subsmi	r3, sl, r4, lsl r4
   11420:	vrhadd.s8	d13, d13, d13
   11424:	pop	{r2, r3, r4, r8, sl, fp, lr}
   11428:			; <UNDEFINED> instruction: 0xf8c78ff0
   1142c:			; <UNDEFINED> instruction: 0xf848a000
   11430:	str	r6, [r1, r4, lsr #32]
   11434:			; <UNDEFINED> instruction: 0xf73f2f00
   11438:	strtmi	sl, [ip], -ip, asr #30
   1143c:			; <UNDEFINED> instruction: 0xf7f4e7d7
   11440:	svclt	0x0000ee00
   11444:	andeq	r2, r2, lr, ror #14
   11448:	andeq	r0, r0, ip, asr #12
   1144c:	andeq	r2, r2, r2, lsl #31
   11450:	andeq	r2, r2, ip, ror #30
   11454:	andeq	r2, r2, sl, asr pc
   11458:	andeq	r2, r2, lr, lsl pc
   1145c:	andeq	r2, r2, ip, lsl pc
   11460:	andeq	r2, r2, sl, lsr #26
   11464:	andeq	r2, r2, r8, ror #29
   11468:	ldrdeq	r2, [r2], -lr
   1146c:	andeq	r2, r2, r0, lsr r6
   11470:	andeq	lr, r0, r8, asr #15
   11474:	andeq	r2, r2, sl, lsl #28
   11478:	andeq	r2, r2, ip, lsl #11
   1147c:			; <UNDEFINED> instruction: 0xf5adb500
   11480:			; <UNDEFINED> instruction: 0xf8df4d00
   11484:	addlt	lr, r3, r8, rrx
   11488:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1148c:	andmi	pc, r0, sp, lsl #10
   11490:	blmi	622890 <_dbus_user_database_lock_system@plt+0x61c264>
   11494:	stmdbge	r1, {r2, ip, sp}
   11498:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   1149c:	vst3.16	{d20-d22}, [pc :256], fp
   114a0:			; <UNDEFINED> instruction: 0xf8dc4200
   114a4:			; <UNDEFINED> instruction: 0xf8c0c000
   114a8:			; <UNDEFINED> instruction: 0xf04fc000
   114ac:	ldmdavs	r8, {sl, fp}
   114b0:	b	feb4f488 <_dbus_user_database_lock_system@plt+0xfeb48e5c>
   114b4:	ldcle	8, cr2, [r0], {-0}
   114b8:			; <UNDEFINED> instruction: 0xf50d490f
   114bc:	bmi	3220c4 <_dbus_user_database_lock_system@plt+0x31ba98>
   114c0:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   114c4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   114c8:	subsmi	r6, r1, sl, lsl r8
   114cc:	andcs	sp, r1, fp, lsl #2
   114d0:	cfstr32mi	mvfx15, [r0, #-52]	; 0xffffffcc
   114d4:			; <UNDEFINED> instruction: 0xf85db003
   114d8:			; <UNDEFINED> instruction: 0xf7f4fb04
   114dc:	tstcs	r1, r2, lsl pc
   114e0:	svc	0x00cef7f4
   114e4:			; <UNDEFINED> instruction: 0xf7f4e7e8
   114e8:	svclt	0x0000edac
   114ec:	andeq	r2, r2, r0, lsl r5
   114f0:	andeq	r0, r0, ip, asr #12
   114f4:	andeq	r2, r2, r4, ror fp
   114f8:	ldrdeq	r2, [r2], -lr
   114fc:	stmdbmi	r3!, {r1, r5, r8, r9, fp, lr}
   11500:	bmi	8e26f4 <_dbus_user_database_lock_system@plt+0x8dc0c8>
   11504:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   11508:	addlt	r6, r2, fp, lsl r8
   1150c:	movwcc	r5, #6282	; 0x188a
   11510:	andls	r6, r1, #1179648	; 0x120000
   11514:	andeq	pc, r0, #79	; 0x4f
   11518:	andeq	pc, r0, #79	; 0x4f
   1151c:	eorle	r9, r6, r0, lsl #4
   11520:			; <UNDEFINED> instruction: 0x46684c1c
   11524:	mrc2	7, 3, pc, cr12, cr15, {7}
   11528:			; <UNDEFINED> instruction: 0xf8d4447c
   1152c:	cmnlt	r9, r4, lsl #8
   11530:	streq	pc, [r8], #-2260	; 0xfffff72c
   11534:	blx	fee4d55e <_dbus_user_database_lock_system@plt+0xfee46f32>
   11538:	streq	pc, [r4], #-2260	; 0xfffff72c
   1153c:	bl	fedcf514 <_dbus_user_database_lock_system@plt+0xfedc8ee8>
   11540:	streq	pc, [r4], #-2260	; 0xfffff72c
   11544:	stmda	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11548:	streq	pc, [r8], #-2260	; 0xfffff72c
   1154c:	blx	c4d576 <_dbus_user_database_lock_system@plt+0xc46f4a>
   11550:	andcs	r4, r0, #4352	; 0x1100
   11554:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
   11558:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   1155c:	strcs	pc, [r4], #-2243	; 0xfffff73d
   11560:	strcs	pc, [r8], #-2243	; 0xfffff73d
   11564:	ldcl	7, cr15, [r6], #976	; 0x3d0
   11568:	mvnscc	pc, #79	; 0x4f
   1156c:	bmi	329600 <_dbus_user_database_lock_system@plt+0x322fd4>
   11570:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   11574:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11578:	subsmi	r9, sl, r1, lsl #22
   1157c:	andlt	sp, r2, r1, lsl #2
   11580:			; <UNDEFINED> instruction: 0xf7f4bd10
   11584:	svclt	0x0000ed5e
   11588:	andeq	r2, r2, r0, lsl fp
   1158c:	muleq	r2, sl, r4
   11590:	andeq	r0, r0, ip, asr #12
   11594:	ldrdeq	r2, [r2], -r4
   11598:			; <UNDEFINED> instruction: 0x00022aba
   1159c:	andeq	r2, r2, r4, lsr #25
   115a0:	andeq	r2, r2, lr, lsr #8
   115a4:			; <UNDEFINED> instruction: 0x460eb5f0
   115a8:	addlt	r4, r3, r1, lsr sp
   115ac:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   115b0:	andle	r3, r4, r1, lsl #6
   115b4:	andlt	r4, r3, r0, lsr r6
   115b8:	ldrhtmi	lr, [r0], #141	; 0x8d
   115bc:			; <UNDEFINED> instruction: 0x4604e630
   115c0:	andcs	pc, r0, pc, asr #8
   115c4:	ldcl	7, cr15, [r4], #-976	; 0xfffffc30
   115c8:	eorvs	r2, r8, r0, lsl #16
   115cc:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, lr, pc}
   115d0:			; <UNDEFINED> instruction: 0xf7f4dd34
   115d4:	strtmi	lr, [r0], -ip, asr #29
   115d8:	blx	fe54f5c4 <_dbus_user_database_lock_system@plt+0xfe548f98>
   115dc:	strcs	r4, [r0, -r5, lsr #26]
   115e0:			; <UNDEFINED> instruction: 0xf8c5447d
   115e4:			; <UNDEFINED> instruction: 0xf0080408
   115e8:	stmdami	r3!, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   115ec:	blmi	8d9df8 <_dbus_user_database_lock_system@plt+0x8d37cc>
   115f0:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
   115f4:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   115f8:	strvc	lr, [r0, -sp, asr #19]
   115fc:	stc	7, cr15, [r2, #976]!	; 0x3d0
   11600:			; <UNDEFINED> instruction: 0xf8c54601
   11604:	cmnlt	r8, #4, 8	; 0x4000000
   11608:	streq	pc, [r8], #-2261	; 0xfffff72b
   1160c:	blx	ff5cd634 <_dbus_user_database_lock_system@plt+0xff5c7008>
   11610:	mvnslt	r4, r4, lsl #12
   11614:			; <UNDEFINED> instruction: 0x4639481a
   11618:			; <UNDEFINED> instruction: 0xf7f44478
   1161c:			; <UNDEFINED> instruction: 0x4604edbe
   11620:	bicle	r2, r7, r0, lsl #16
   11624:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   11628:	mrc	7, 0, APSR_nzcv, cr14, cr4, {7}
   1162c:	streq	pc, [r4], #-2261	; 0xfffff72b
   11630:	svc	0x00b8f7f4
   11634:	strmi	pc, [r4], #-2245	; 0xfffff73b
   11638:	ldcllt	0, cr11, [r0, #12]!
   1163c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   11640:	pop	{r0, r1, ip, sp, pc}
   11644:			; <UNDEFINED> instruction: 0xf7f440f0
   11648:			; <UNDEFINED> instruction: 0xf7f4be0d
   1164c:	eorvs	lr, r8, ip, asr pc
   11650:	stmdami	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   11654:			; <UNDEFINED> instruction: 0xf7f44478
   11658:			; <UNDEFINED> instruction: 0xf8d5ee08
   1165c:			; <UNDEFINED> instruction: 0xf7f40404
   11660:			; <UNDEFINED> instruction: 0xf8c5efa2
   11664:	strb	r4, [r7, r4, lsl #8]!
   11668:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   1166c:	svclt	0x0000e7e8
   11670:	andeq	r2, r2, r4, ror #20
   11674:	andeq	r2, r2, ip, lsl ip
   11678:	andeq	r2, r2, lr, lsl sl
   1167c:			; <UNDEFINED> instruction: 0xfffffe85
   11680:			; <UNDEFINED> instruction: 0xfffffee1
   11684:			; <UNDEFINED> instruction: 0x0000e5b6
   11688:	andeq	lr, r0, sl, lsr r5
   1168c:	andeq	lr, r0, r0, ror #10
   11690:	andeq	lr, r0, sl, lsr #10
   11694:	svcmi	0x00f0e92d
   11698:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   1169c:	ldrmi	r8, [lr], -r2, lsl #22
   116a0:			; <UNDEFINED> instruction: 0x468a4a7f
   116a4:			; <UNDEFINED> instruction: 0x46074b7f
   116a8:	addslt	r4, r7, sl, ror r4
   116ac:	stcls	8, cr5, [r2], #-844	; 0xfffffcb4
   116b0:	tstls	r5, #1769472	; 0x1b0000
   116b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   116b8:			; <UNDEFINED> instruction: 0xf7fe9406
   116bc:	blmi	1ed01b8 <_dbus_user_database_lock_system@plt+0x1ec9b8c>
   116c0:	movwls	r4, #21627	; 0x547b
   116c4:			; <UNDEFINED> instruction: 0xf1b94683
   116c8:	eorle	r0, lr, r0, lsl #30
   116cc:	strls	r2, [r3], #-256	; 0xffffff00
   116d0:	strbmi	r9, [fp], -r2, lsl #2
   116d4:			; <UNDEFINED> instruction: 0x46394652
   116d8:			; <UNDEFINED> instruction: 0xf8cd9601
   116dc:			; <UNDEFINED> instruction: 0xf7f99000
   116e0:			; <UNDEFINED> instruction: 0x4604ff3d
   116e4:	bmi	1c7fcac <_dbus_user_database_lock_system@plt+0x1c79680>
   116e8:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
   116ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   116f0:	subsmi	r9, sl, r5, lsl fp
   116f4:	sbcshi	pc, r1, r0, asr #32
   116f8:	andslt	r4, r7, r0, lsr #12
   116fc:	blhi	cc9f8 <_dbus_user_database_lock_system@plt+0xc63cc>
   11700:	svchi	0x00f0e8bd
   11704:			; <UNDEFINED> instruction: 0xf7f44630
   11708:	teqlt	r8, r8, lsl #27
   1170c:	strbmi	r2, [r8], -r8, ror #2
   11710:	bl	1dcf6e8 <_dbus_user_database_lock_system@plt+0x1dc90bc>
   11714:	stmdacs	r0, {r2, r9, sl, lr}
   11718:	adcshi	pc, r7, r0
   1171c:			; <UNDEFINED> instruction: 0x46494632
   11720:			; <UNDEFINED> instruction: 0xf7fe4638
   11724:	stmdacs	r0, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   11728:	blge	3858e4 <_dbus_user_database_lock_system@plt+0x37f2b8>
   1172c:	stcge	6, cr4, [ip, #-352]	; 0xfffffea0
   11730:	mcr	6, 0, r4, cr8, cr12, {0}
   11734:			; <UNDEFINED> instruction: 0xf7f93a10
   11738:			; <UNDEFINED> instruction: 0x4601f9df
   1173c:	tstls	r7, r0, lsr #12
   11740:	ldc	7, cr15, [ip], #976	; 0x3d0
   11744:	strcs	r4, [r0], #-1624	; 0xfffff9a8
   11748:			; <UNDEFINED> instruction: 0xf9daf7f9
   1174c:	strbmi	r9, [fp], -r7, lsl #18
   11750:	stmib	sp, {r1, r4, r6, r9, sl, lr}^
   11754:	strls	r6, [r8, #-1280]	; 0xfffffb00
   11758:			; <UNDEFINED> instruction: 0xf007940c
   1175c:	stmdacs	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
   11760:	blmi	15058ac <_dbus_user_database_lock_system@plt+0x14ff280>
   11764:	ldrtmi	r4, [r8], r8, lsr #12
   11768:	ldrbtmi	r4, [fp], #-1591	; 0xfffff9c9
   1176c:			; <UNDEFINED> instruction: 0xf7f49307
   11770:	blmi	144c5e0 <_dbus_user_database_lock_system@plt+0x1445fb4>
   11774:	movwls	r4, #38011	; 0x947b
   11778:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
   1177c:	strmi	r9, [r5], -fp, lsl #6
   11780:	stmiavs	lr!, {r0, r2, r3, r4, r5, r6, r8, r9, ip, sp, pc}
   11784:			; <UNDEFINED> instruction: 0xf04fac11
   11788:	strls	r0, [r1, -r0, lsl #24]
   1178c:	strbmi	r9, [fp], -r3, lsl #8
   11790:	ldrbmi	r9, [r2], -r0, lsl #12
   11794:	andgt	pc, r8, sp, asr #17
   11798:			; <UNDEFINED> instruction: 0xf8c44641
   1179c:	ldrbmi	ip, [r8], -r8
   117a0:	andgt	pc, r4, r4, asr #17
   117a4:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   117a8:	andgt	pc, ip, r4, asr #17
   117ac:	subgt	pc, r4, sp, asr #17
   117b0:	sub	pc, ip, sp, lsl #17
   117b4:	mrc2	7, 6, pc, cr2, cr9, {7}
   117b8:			; <UNDEFINED> instruction: 0x4638b378
   117bc:	stc	7, cr15, [ip, #-976]!	; 0xfffffc30
   117c0:	cmncs	r8, r8, lsr #2
   117c4:			; <UNDEFINED> instruction: 0xf7f44630
   117c8:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   117cc:	ldrtmi	sp, [r1], -r1, asr #32
   117d0:			; <UNDEFINED> instruction: 0x4640463a
   117d4:	blx	ccf7d4 <_dbus_user_database_lock_system@plt+0xcc91a8>
   117d8:	stmdavs	sp!, {r4, r6, r8, r9, ip, sp, pc}^
   117dc:	addsmi	r9, sp, #12, 22	; 0x3000
   117e0:	stmdals	r8, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
   117e4:			; <UNDEFINED> instruction: 0xf7f42401
   117e8:	cdp	13, 1, cr14, cr8, cr8, {6}
   117ec:			; <UNDEFINED> instruction: 0xf7f40a10
   117f0:	stmdacs	r0, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   117f4:	svcge	0x0077f43f
   117f8:	beq	44d060 <_dbus_user_database_lock_system@plt+0x446a34>
   117fc:	stmdbls	r6, {sl, sp}
   11800:	ldcl	7, cr15, [r0], {244}	; 0xf4
   11804:	blmi	b8b5c8 <_dbus_user_database_lock_system@plt+0xb84f9c>
   11808:	bls	15a810 <_dbus_user_database_lock_system@plt+0x1541e4>
   1180c:	stmdals	r6, {r2, r3, r5, r8, fp, lr}
   11810:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   11814:	stmdb	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11818:	ldrtmi	lr, [fp], -r5, ror #14
   1181c:	ldrbmi	r4, [r1], -r2, lsr #12
   11820:			; <UNDEFINED> instruction: 0xf7fe4640
   11824:	strhlt	pc, [r8, #-161]!	; 0xffffff5f	; <UNPREDICTABLE>
   11828:			; <UNDEFINED> instruction: 0xf7f44620
   1182c:	ldrb	lr, [r4, sl, ror #27]
   11830:	bls	1644c0 <_dbus_user_database_lock_system@plt+0x15de94>
   11834:	vnmls.f16	s8, s16, s7
   11838:	ldmpl	r2, {r4, r9, fp}^
   1183c:			; <UNDEFINED> instruction: 0xf7f44479
   11840:			; <UNDEFINED> instruction: 0xe7cee8f8
   11844:	tstcs	r1, r0, lsr #20
   11848:	ldrbtmi	r4, [sl], #-1624	; 0xfffff9a8
   1184c:			; <UNDEFINED> instruction: 0xf992f7f9
   11850:	ldrtmi	lr, [r0], -sl, ror #15
   11854:			; <UNDEFINED> instruction: 0xf972f7fe
   11858:	ldrtmi	r9, [r0], -sl
   1185c:	ldc2l	7, cr15, [r6, #1012]!	; 0x3f4
   11860:	bls	1f8490 <_dbus_user_database_lock_system@plt+0x1f1e64>
   11864:	andls	r9, r0, r9, lsl #18
   11868:			; <UNDEFINED> instruction: 0xf7f34620
   1186c:	ldrtmi	lr, [fp], -r8, lsl #30
   11870:	ldrbmi	r4, [r1], -r2, lsr #12
   11874:			; <UNDEFINED> instruction: 0xf7fe4640
   11878:	stmdacs	r0, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
   1187c:	bls	305fd4 <_dbus_user_database_lock_system@plt+0x2ff9a8>
   11880:	ldrbmi	r2, [r8], -r1, lsl #2
   11884:			; <UNDEFINED> instruction: 0xf976f7f9
   11888:	bmi	44b7c8 <_dbus_user_database_lock_system@plt+0x44519c>
   1188c:	stmdals	r6, {r4, r8, fp, lr}
   11890:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   11894:	mrc	7, 7, APSR_nzcv, cr2, cr3, {7}
   11898:			; <UNDEFINED> instruction: 0xf7f4e725
   1189c:	svclt	0x0000ebd2
   118a0:	strdeq	r2, [r2], -r8
   118a4:	andeq	r0, r0, ip, asr #12
   118a8:	andeq	r2, r2, r0, ror #5
   118ac:			; <UNDEFINED> instruction: 0x000222b6
   118b0:	andeq	lr, r0, r2, asr r5
   118b4:	andeq	lr, r0, r4, ror #9
   118b8:	muleq	r0, sl, r5
   118bc:	andeq	r0, r0, r0, lsr r6
   118c0:	strdeq	fp, [r0], -r2
   118c4:	andeq	fp, r0, r8, asr #17
   118c8:	andeq	lr, r0, r6, lsr r4
   118cc:	andeq	lr, r0, r0, ror r3
   118d0:	andeq	lr, r0, r6, asr #7
   118d4:	blmi	fffa44d0 <_dbus_user_database_lock_system@plt+0xfff9dea4>
   118d8:	svcmi	0x00f0e92d
   118dc:	addslt	r4, r3, sl, ror r4
   118e0:	svcge	0x00094604
   118e4:			; <UNDEFINED> instruction: 0x460d58d3
   118e8:	mvnge	pc, #14614528	; 0xdf0000
   118ec:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   118f0:			; <UNDEFINED> instruction: 0xf04f9311
   118f4:			; <UNDEFINED> instruction: 0xf7f40300
   118f8:	strtmi	lr, [r0], -r2, ror #23
   118fc:	mcr2	7, 1, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   11900:			; <UNDEFINED> instruction: 0x468044fa
   11904:			; <UNDEFINED> instruction: 0xf008e001
   11908:			; <UNDEFINED> instruction: 0x4620fc79
   1190c:	mcr2	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   11910:	rscsle	r2, r8, r0, lsl #16
   11914:			; <UNDEFINED> instruction: 0xf7f44620
   11918:			; <UNDEFINED> instruction: 0x4620ed7a
   1191c:			; <UNDEFINED> instruction: 0xff04f7fe
   11920:	orrlt	r4, r0, #6291456	; 0x600000
   11924:			; <UNDEFINED> instruction: 0xf7fe4620
   11928:	strmi	pc, [r6], -r9, lsl #18
   1192c:			; <UNDEFINED> instruction: 0xf0002800
   11930:	bmi	ffa71d54 <_dbus_user_database_lock_system@plt+0xffa6b728>
   11934:	stmibmi	r9!, {r3, r5, r9, sl, lr}^
   11938:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1193c:	mcr	7, 4, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
   11940:	rsbsle	r2, lr, r0, lsl #16
   11944:	ldrtmi	r4, [r3], -r6, ror #21
   11948:	tstcs	r0, r0, asr #12
   1194c:			; <UNDEFINED> instruction: 0xf7f9447a
   11950:			; <UNDEFINED> instruction: 0x4620f911
   11954:	blx	144f956 <_dbus_user_database_lock_system@plt+0x144932a>
   11958:			; <UNDEFINED> instruction: 0xf7f44638
   1195c:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   11960:	adchi	pc, sp, r0, asr #32
   11964:	strtmi	r2, [r0], -r0, lsl #12
   11968:	stc	7, cr15, [lr, #-972]	; 0xfffffc34
   1196c:	blmi	ff6244e8 <_dbus_user_database_lock_system@plt+0xff61debc>
   11970:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11974:	blls	46b9e4 <_dbus_user_database_lock_system@plt+0x4653b8>
   11978:			; <UNDEFINED> instruction: 0xf040405a
   1197c:	ldrtmi	r8, [r0], -r1, lsr #3
   11980:	pop	{r0, r1, r4, ip, sp, pc}
   11984:	qsub8mi	r8, r8, r0
   11988:	ldcl	7, cr15, [sl, #-976]	; 0xfffffc30
   1198c:			; <UNDEFINED> instruction: 0xf0002800
   11990:			; <UNDEFINED> instruction: 0x464080da
   11994:			; <UNDEFINED> instruction: 0xf948f7fe
   11998:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1199c:	rscshi	pc, r9, r0
   119a0:			; <UNDEFINED> instruction: 0xf7fd4620
   119a4:	stmdacs	r0, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   119a8:	adchi	pc, r0, r0, asr #32
   119ac:	strtmi	r4, [r8], -lr, asr #19
   119b0:			; <UNDEFINED> instruction: 0xf7f34479
   119b4:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   119b8:	adchi	pc, r2, r0
   119bc:			; <UNDEFINED> instruction: 0xf7f44628
   119c0:	andls	lr, r6, r0, asr #26
   119c4:			; <UNDEFINED> instruction: 0xf0002800
   119c8:	stmibmi	r8, {r0, r1, r3, r5, r8, pc}^
   119cc:			; <UNDEFINED> instruction: 0xf7f44479
   119d0:			; <UNDEFINED> instruction: 0x4683edbe
   119d4:			; <UNDEFINED> instruction: 0xf0002800
   119d8:	strtmi	r8, [r0], -fp, ror #1
   119dc:	mrc2	7, 0, pc, cr4, cr13, {7}
   119e0:			; <UNDEFINED> instruction: 0xf0002800
   119e4:	strtmi	r8, [r0], -r7, lsl #2
   119e8:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   119ec:	stc2l	7, cr15, [sl, #1012]	; 0x3f4
   119f0:	strmi	r9, [r3], r6, lsl #18
   119f4:			; <UNDEFINED> instruction: 0xf7f44640
   119f8:			; <UNDEFINED> instruction: 0x4641e876
   119fc:			; <UNDEFINED> instruction: 0xf0044658
   11a00:			; <UNDEFINED> instruction: 0x4680ff3f
   11a04:			; <UNDEFINED> instruction: 0xf0002800
   11a08:			; <UNDEFINED> instruction: 0xf0058131
   11a0c:			; <UNDEFINED> instruction: 0x462bfcb1
   11a10:	strmi	r4, [r2], -r1, lsr #12
   11a14:	strbmi	r9, [r8], -r6
   11a18:			; <UNDEFINED> instruction: 0xf96af7fe
   11a1c:	stmdacs	r0, {r1, r2, r9, fp, ip, pc}
   11a20:	rscshi	pc, r5, r0
   11a24:	strtmi	r4, [r1], -fp, lsr #12
   11a28:	strls	r4, [r0, -r8, asr #12]
   11a2c:	mrc2	7, 1, pc, cr2, cr15, {7}
   11a30:			; <UNDEFINED> instruction: 0xf7f44638
   11a34:	stmdacs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
   11a38:	strbmi	sp, [r8], -pc, ror #2
   11a3c:	blx	fe54fa3c <_dbus_user_database_lock_system@plt+0xfe549410>
   11a40:			; <UNDEFINED> instruction: 0x4620e791
   11a44:	stc2	7, cr15, [r2, #-1012]	; 0xfffffc0c
   11a48:	strtmi	r4, [r8], -r3, lsl #12
   11a4c:			; <UNDEFINED> instruction: 0xf7f49306
   11a50:			; <UNDEFINED> instruction: 0xf7f3ecba
   11a54:			; <UNDEFINED> instruction: 0x4683ed3a
   11a58:			; <UNDEFINED> instruction: 0xf7f44628
   11a5c:	sxtab16mi	lr, r1, r0, ror #24
   11a60:			; <UNDEFINED> instruction: 0xf0002800
   11a64:			; <UNDEFINED> instruction: 0x46288092
   11a68:	stmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11a6c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   11a70:	addhi	pc, r7, r0
   11a74:			; <UNDEFINED> instruction: 0xf7f34628
   11a78:			; <UNDEFINED> instruction: 0x4602ed58
   11a7c:	rsbsle	r2, sp, r0, lsl #16
   11a80:	andls	r4, r7, #40, 12	; 0x2800000
   11a84:	ldcl	7, cr15, [ip], {244}	; 0xf4
   11a88:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, pc}
   11a8c:	andls	sp, r4, #115	; 0x73
   11a90:	bls	1a3364 <_dbus_user_database_lock_system@plt+0x19cd38>
   11a94:	andls	r2, r5, r1, lsl #2
   11a98:			; <UNDEFINED> instruction: 0xf8cd4640
   11a9c:	andls	sl, r0, #12
   11aa0:	stmib	sp, {r0, r1, r4, r7, r9, fp, lr}^
   11aa4:	ldrbtmi	fp, [sl], #-2305	; 0xfffff6ff
   11aa8:			; <UNDEFINED> instruction: 0xf864f7f9
   11aac:			; <UNDEFINED> instruction: 0xf7f34620
   11ab0:	ldrtmi	lr, [r8], -ip, ror #30
   11ab4:	stc	7, cr15, [r0], {244}	; 0xf4
   11ab8:			; <UNDEFINED> instruction: 0xf43f2800
   11abc:			; <UNDEFINED> instruction: 0x2600af53
   11ac0:	ldrtmi	r4, [r8], -ip, lsl #19
   11ac4:			; <UNDEFINED> instruction: 0xf7f44479
   11ac8:	ldmdblt	r8!, {r1, r3, r7, sl, fp, sp, lr, pc}
   11acc:	ldrtmi	r4, [sl], -fp, lsr #12
   11ad0:			; <UNDEFINED> instruction: 0xf7fe4621
   11ad4:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   11ad8:	rscshi	pc, r4, r0, asr #32
   11adc:	strtmi	r4, [r9], -r0, lsr #12
   11ae0:	ldc2l	7, cr15, [r6, #1012]!	; 0x3f4
   11ae4:			; <UNDEFINED> instruction: 0xf7f44638
   11ae8:	ldr	lr, [ip, -ip, lsl #25]!
   11aec:			; <UNDEFINED> instruction: 0xf7fe4620
   11af0:	strmi	pc, [r1], -r5, lsr #16
   11af4:			; <UNDEFINED> instruction: 0xf7f34628
   11af8:	stmdacs	r0, {r4, r6, r8, sl, fp, sp, lr, pc}
   11afc:	svcge	0x005ef47f
   11b00:			; <UNDEFINED> instruction: 0x46384b7d
   11b04:			; <UNDEFINED> instruction: 0xf85a497d
   11b08:	ldrbtmi	r2, [r9], #-3
   11b0c:	svc	0x0090f7f3
   11b10:			; <UNDEFINED> instruction: 0xf7f44638
   11b14:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
   11b18:	ldmdbmi	r9!, {r0, r1, r2, r3, r7, ip, lr, pc}^
   11b1c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   11b20:	mrrc	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
   11b24:			; <UNDEFINED> instruction: 0xf0002800
   11b28:	strtmi	r8, [r9], -r9, lsl #1
   11b2c:			; <UNDEFINED> instruction: 0xf7fd4620
   11b30:	strbmi	pc, [r8], -pc, asr #27	; <UNPREDICTABLE>
   11b34:			; <UNDEFINED> instruction: 0xf9cef7fe
   11b38:			; <UNDEFINED> instruction: 0xf7f44638
   11b3c:	ldr	lr, [r2, -r2, ror #24]
   11b40:	ldrbtmi	r4, [lr], #-3696	; 0xfffff190
   11b44:	bmi	1c4b720 <_dbus_user_database_lock_system@plt+0x1c450f4>
   11b48:	ldmdbmi	r0!, {r3, r5, r9, sl, lr}^
   11b4c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   11b50:	ldcl	7, cr15, [sl, #-972]!	; 0xfffffc34
   11b54:			; <UNDEFINED> instruction: 0xf47f2800
   11b58:			; <UNDEFINED> instruction: 0x4628aefc
   11b5c:	ldc	7, cr15, [r2], #-976	; 0xfffffc30
   11b60:			; <UNDEFINED> instruction: 0xf43f2804
   11b64:	shadd16mi	sl, r8, r6
   11b68:			; <UNDEFINED> instruction: 0xf7f42601
   11b6c:	stmdacs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
   11b70:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {1}
   11b74:	stmdami	r6!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   11b78:			; <UNDEFINED> instruction: 0xe7884478
   11b7c:	ldrbtmi	r4, [sl], #-2661	; 0xfffff59b
   11b80:			; <UNDEFINED> instruction: 0xf8dfe77e
   11b84:	ldrbtmi	sl, [sl], #404	; 0x194
   11b88:			; <UNDEFINED> instruction: 0xf8dfe774
   11b8c:	ldrbtmi	r9, [r9], #400	; 0x190
   11b90:	blmi	168b93c <_dbus_user_database_lock_system@plt+0x1685310>
   11b94:	stmdbmi	r2!, {r3, r4, r5, r9, sl, lr}^
   11b98:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   11b9c:			; <UNDEFINED> instruction: 0xf7f34479
   11ba0:	ldrtmi	lr, [r8], -r8, asr #30
   11ba4:	stc	7, cr15, [r8], {244}	; 0xf4
   11ba8:			; <UNDEFINED> instruction: 0xf43f2800
   11bac:			; <UNDEFINED> instruction: 0xe786aedb
   11bb0:	strtmi	r4, [fp], -r2, lsl #12
   11bb4:	strbmi	r4, [r8], -r1, lsr #12
   11bb8:			; <UNDEFINED> instruction: 0xf89af7fe
   11bbc:	addsle	r2, pc, r0, lsl #16
   11bc0:			; <UNDEFINED> instruction: 0x4640465b
   11bc4:	strbmi	r4, [r9], -r2, lsr #12
   11bc8:			; <UNDEFINED> instruction: 0xf8cd9703
   11bcc:	strls	fp, [r1, #-8]
   11bd0:	andlt	pc, r0, sp, asr #17
   11bd4:	stc2l	7, cr15, [r2], {249}	; 0xf9
   11bd8:			; <UNDEFINED> instruction: 0xf43f2800
   11bdc:	ldrtmi	sl, [fp], -r9, lsr #30
   11be0:	strbmi	r4, [r9], -sl, lsr #12
   11be4:			; <UNDEFINED> instruction: 0xf0024620
   11be8:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   11bec:	svcge	0x0020f43f
   11bf0:	ldr	r2, [r7, -r0, lsl #4]
   11bf4:	andcs	r4, r0, #45088768	; 0x2b00000
   11bf8:	strbmi	r4, [r8], -r1, lsr #12
   11bfc:			; <UNDEFINED> instruction: 0xf878f7fe
   11c00:			; <UNDEFINED> instruction: 0xf43f2800
   11c04:	qsub16mi	sl, r0, sp
   11c08:	mrc	7, 5, APSR_nzcv, cr14, cr3, {7}
   11c0c:	blmi	ecb854 <_dbus_user_database_lock_system@plt+0xec5228>
   11c10:	stmdbmi	r4, {r3, r4, r5, r9, sl, lr}^
   11c14:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   11c18:			; <UNDEFINED> instruction: 0xf7f34479
   11c1c:	str	lr, [r7, -sl, lsl #30]
   11c20:			; <UNDEFINED> instruction: 0xf7fd4620
   11c24:	stmdacs	r0, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   11c28:	bls	1c5fc0 <_dbus_user_database_lock_system@plt+0x1bf994>
   11c2c:	strtmi	r4, [r1], -fp, lsr #12
   11c30:			; <UNDEFINED> instruction: 0xf7fe4648
   11c34:	stmdacs	r0, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   11c38:			; <UNDEFINED> instruction: 0xe761d1da
   11c3c:	ldrtmi	r4, [sl], -fp, lsr #12
   11c40:	strbmi	r4, [r8], -r1, lsr #12
   11c44:	blx	ff04fc46 <_dbus_user_database_lock_system@plt+0xff04961a>
   11c48:	tstlt	r8, r0, lsl #13
   11c4c:			; <UNDEFINED> instruction: 0xf7f44638
   11c50:	usat	lr, #18, r8, asr #23
   11c54:	strtmi	r4, [r0], -r9, lsr #12
   11c58:	ldc2	7, cr15, [sl, #-1012]!	; 0xfffffc0c
   11c5c:			; <UNDEFINED> instruction: 0xf7fe4648
   11c60:			; <UNDEFINED> instruction: 0x4638f939
   11c64:			; <UNDEFINED> instruction: 0xf7f44646
   11c68:	ldrbt	lr, [ip], -ip, asr #23
   11c6c:			; <UNDEFINED> instruction: 0xf7f34628
   11c70:	strmi	lr, [r2], -r6, lsl #23
   11c74:			; <UNDEFINED> instruction: 0x462bb978
   11c78:	strbmi	r4, [r8], -r1, lsr #12
   11c7c:			; <UNDEFINED> instruction: 0xf838f7fe
   11c80:	sbcle	r2, r4, r0, lsl #16
   11c84:	ldrtmi	r4, [r8], -r8, lsr #20
   11c88:	blls	1a4130 <_dbus_user_database_lock_system@plt+0x19db04>
   11c8c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   11c90:	ldcl	7, cr15, [r4], #972	; 0x3cc
   11c94:	strbmi	lr, [r2], -ip, asr #13
   11c98:	strtmi	r4, [r1], -fp, lsr #12
   11c9c:			; <UNDEFINED> instruction: 0xf7fe4648
   11ca0:	stmdacs	r0, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   11ca4:			; <UNDEFINED> instruction: 0x4620d0b3
   11ca8:	ldc2l	7, cr15, [sl], #-1012	; 0xfffffc0c
   11cac:	strbmi	r9, [sl], -r6, lsl #22
   11cb0:	strls	r4, [r2, -r1, lsr #12]
   11cb4:	movwcs	r9, #4865	; 0x1301
   11cb8:			; <UNDEFINED> instruction: 0xf7f69500
   11cbc:	ldrt	pc, [r7], pc, ror #21	; <UNPREDICTABLE>
   11cc0:	ldmib	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11cc4:			; <UNDEFINED> instruction: 0xf7f44638
   11cc8:			; <UNDEFINED> instruction: 0xe64ceb9c
   11ccc:	andeq	r2, r2, r4, asr #1
   11cd0:	andeq	r0, r0, ip, asr #12
   11cd4:	andeq	r2, r2, r0, lsr #1
   11cd8:	andeq	lr, r0, r8, lsr r4
   11cdc:	andeq	lr, r0, r6, asr #8
   11ce0:	andeq	lr, r0, r0, asr r4
   11ce4:	andeq	r2, r2, r0, lsr r0
   11ce8:	ldrdeq	lr, [r0], -r4
   11cec:	andeq	fp, r0, r8, lsl #29
   11cf0:	andeq	lr, r0, sl, lsl r3
   11cf4:	andeq	fp, r0, r0, asr #12
   11cf8:	andeq	r0, r0, r0, lsr r6
   11cfc:	strdeq	fp, [r0], -sl
   11d00:	andeq	fp, r0, r6, ror #11
   11d04:	andeq	lr, r0, r2, lsr #4
   11d08:	andeq	lr, r0, r4, lsr #4
   11d0c:	andeq	lr, r0, r2, lsr r2
   11d10:	ldrdeq	fp, [r0], -ip
   11d14:	andeq	ip, r0, r2, lsl #4
   11d18:	strdeq	ip, [r0], -sl
   11d1c:	strdeq	ip, [r0], -r2
   11d20:	andeq	fp, r0, r8, ror #10
   11d24:	andeq	fp, r0, ip, ror #9
   11d28:	andeq	lr, r0, r8, lsl #4
   11d2c:	andeq	lr, r0, r2, lsr #4
   11d30:	strlt	r4, [r8, #-2309]	; 0xfffff6fb
   11d34:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   11d38:			; <UNDEFINED> instruction: 0xf7f3461a
   11d3c:	stmdacc	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
   11d40:	andcs	fp, r1, r8, lsl pc
   11d44:	svclt	0x0000bd08
   11d48:			; <UNDEFINED> instruction: 0xfffffb9b
   11d4c:			; <UNDEFINED> instruction: 0x4604b510
   11d50:			; <UNDEFINED> instruction: 0xff7ef002
   11d54:	strtmi	r4, [r0], -r3, lsl #18
   11d58:	pop	{r9, sp}
   11d5c:	ldrbtmi	r4, [r9], #-16
   11d60:	ldmlt	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d64:			; <UNDEFINED> instruction: 0xfffffb73
   11d68:	blmi	5645c0 <_dbus_user_database_lock_system@plt+0x55df94>
   11d6c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   11d70:	stcge	0, cr11, [r3], {137}	; 0x89
   11d74:	ldmpl	r3, {r0, r8, ip, pc}^
   11d78:	movwls	r6, #30747	; 0x781b
   11d7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11d80:	stc2	7, cr15, [r0], {253}	; 0xfd
   11d84:	strmi	r9, [r5], -r1, lsl #18
   11d88:			; <UNDEFINED> instruction: 0xf7f34620
   11d8c:	strtmi	lr, [r1], -ip, lsr #29
   11d90:			; <UNDEFINED> instruction: 0xf0044628
   11d94:			; <UNDEFINED> instruction: 0x4603fd75
   11d98:			; <UNDEFINED> instruction: 0xf005b110
   11d9c:	strmi	pc, [r3], -r9, ror #21
   11da0:	bmi	1e41c8 <_dbus_user_database_lock_system@plt+0x1ddb9c>
   11da4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   11da8:	bls	1ebdf4 <_dbus_user_database_lock_system@plt+0x1e57c8>
   11dac:	qaddle	r4, r1, r2
   11db0:	andlt	r4, r9, r8, lsl r6
   11db4:			; <UNDEFINED> instruction: 0xf7f4bd30
   11db8:	svclt	0x0000e944
   11dbc:	andeq	r1, r2, r2, lsr ip
   11dc0:	andeq	r0, r0, ip, asr #12
   11dc4:	strdeq	r1, [r2], -ip
   11dc8:	mvnsmi	lr, #737280	; 0xb4000
   11dcc:	bmi	e23628 <_dbus_user_database_lock_system@plt+0xe1cffc>
   11dd0:	blmi	e23650 <_dbus_user_database_lock_system@plt+0xe1d024>
   11dd4:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   11dd8:	tstls	r3, r7, lsl #12
   11ddc:			; <UNDEFINED> instruction: 0xf8df58d3
   11de0:	ldmdavs	fp, {r3, r4, r6, r7, pc}
   11de4:			; <UNDEFINED> instruction: 0xf04f930b
   11de8:			; <UNDEFINED> instruction: 0xf7fd0300
   11dec:	andcs	pc, r0, #207872	; 0x32c00
   11df0:	andls	sl, r0, #6144	; 0x1800
   11df4:	rsbscs	r4, r3, #51380224	; 0x3100000
   11df8:			; <UNDEFINED> instruction: 0x468144f8
   11dfc:			; <UNDEFINED> instruction: 0xf7f44628
   11e00:	strmi	lr, [r4], -r6, ror #23
   11e04:	stflsd	f3, [r6], {240}	; 0xf0
   11e08:	strtmi	r4, [r0], -ip, lsr #18
   11e0c:			; <UNDEFINED> instruction: 0xf7f44479
   11e10:	bllt	64cc90 <_dbus_user_database_lock_system@plt+0x646664>
   11e14:	movwcs	r4, #5672	; 0x1628
   11e18:			; <UNDEFINED> instruction: 0xf7f49305
   11e1c:			; <UNDEFINED> instruction: 0x4605e91e
   11e20:	bge	17ec08 <_dbus_user_database_lock_system@plt+0x1785dc>
   11e24:	cmncs	r2, r0, lsl #6
   11e28:	mcr	7, 0, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   11e2c:	eorsle	r2, r2, r0, lsl #16
   11e30:	ldrtmi	r9, [r9], -r3, lsl #16
   11e34:			; <UNDEFINED> instruction: 0xf7fd462a
   11e38:	msrlt	SPSR_, #836	; 0x344
   11e3c:	strtmi	r2, [r8], -r1, lsl #8
   11e40:	svc	0x003af7f3
   11e44:	blmi	6e46c4 <_dbus_user_database_lock_system@plt+0x6de098>
   11e48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11e4c:	blls	2ebebc <_dbus_user_database_lock_system@plt+0x2e5890>
   11e50:	qsuble	r4, sl, sl
   11e54:	andlt	r4, sp, r0, lsr #12
   11e58:	mvnshi	lr, #12386304	; 0xbd0000
   11e5c:	stcge	6, cr4, [r7], {33}	; 0x21
   11e60:			; <UNDEFINED> instruction: 0xf7f34620
   11e64:	strtmi	lr, [r1], -r0, asr #28
   11e68:			; <UNDEFINED> instruction: 0xf0044648
   11e6c:	stmdacc	r0, {r0, r3, r8, sl, fp, ip, sp, lr, pc}
   11e70:	andcs	fp, r1, r8, lsl pc
   11e74:	strtmi	r9, [r8], -r5
   11e78:	stmia	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11e7c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11e80:	blmi	4465c4 <_dbus_user_database_lock_system@plt+0x43ff98>
   11e84:	ldmdbmi	r0, {r4, r5, r9, sl, lr}
   11e88:			; <UNDEFINED> instruction: 0xf858462c
   11e8c:	ldrbtmi	r2, [r9], #-3
   11e90:	stcl	7, cr15, [lr, #972]	; 0x3cc
   11e94:	blmi	30bdf4 <_dbus_user_database_lock_system@plt+0x3057c8>
   11e98:	stmdbmi	ip, {r4, r5, r9, sl, lr}
   11e9c:			; <UNDEFINED> instruction: 0xf8582400
   11ea0:	ldrbtmi	r2, [r9], #-3
   11ea4:	stcl	7, cr15, [r4, #972]	; 0x3cc
   11ea8:			; <UNDEFINED> instruction: 0xf7f4e7c9
   11eac:	svclt	0x0000e8ca
   11eb0:	andeq	r1, r2, sl, asr #23
   11eb4:	andeq	r0, r0, ip, asr #12
   11eb8:	andeq	r1, r2, r8, lsr #23
   11ebc:	andeq	fp, r0, r8, asr #20
   11ec0:	andeq	r1, r2, r8, asr fp
   11ec4:	andeq	r0, r0, r0, lsr r6
   11ec8:	andeq	fp, r0, r6, ror r2
   11ecc:	andeq	fp, r0, r2, ror #4
   11ed0:	ldrbmi	lr, [r0, sp, lsr #18]!
   11ed4:	bmi	ce3924 <_dbus_user_database_lock_system@plt+0xcdd2f8>
   11ed8:	blmi	ce3754 <_dbus_user_database_lock_system@plt+0xcdd128>
   11edc:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   11ee0:	strmi	sl, [r0], r1, lsl #28
   11ee4:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   11ee8:			; <UNDEFINED> instruction: 0xf8df4630
   11eec:	ldmdavs	fp, {r6, r7, ip, pc}
   11ef0:			; <UNDEFINED> instruction: 0xf04f9305
   11ef4:			; <UNDEFINED> instruction: 0xf7f40300
   11ef8:	ldrbtmi	lr, [r9], #2454	; 0x996
   11efc:	strtmi	fp, [r9], -r8, ror #6
   11f00:			; <UNDEFINED> instruction: 0xf7f44630
   11f04:	ldmdblt	r8!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}^
   11f08:	strcs	r4, [r0], #-1584	; 0xfffff9d0
   11f0c:	bl	94fee0 <_dbus_user_database_lock_system@plt+0x9498b4>
   11f10:	blmi	9647b4 <_dbus_user_database_lock_system@plt+0x95e188>
   11f14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11f18:	blls	16bf88 <_dbus_user_database_lock_system@plt+0x16595c>
   11f1c:	teqle	lr, sl, asr r0
   11f20:	andlt	r4, r6, r0, lsr #12
   11f24:			; <UNDEFINED> instruction: 0x87f0e8bd
   11f28:			; <UNDEFINED> instruction: 0xf7f44650
   11f2c:	pkhbtmi	lr, r2, r6, lsl #17
   11f30:	stcls	3, cr11, [r1], {96}	; 0x60
   11f34:	strbtmi	r2, [sl], -r0, lsl #6
   11f38:	strls	r2, [r0], #-371	; 0xfffffe8d
   11f3c:	stc	7, cr15, [r4, #972]	; 0x3cc
   11f40:	blmi	7405e8 <_dbus_user_database_lock_system@plt+0x739fbc>
   11f44:	ldmdbmi	ip, {r3, r5, r9, sl, lr}
   11f48:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11f4c:			; <UNDEFINED> instruction: 0xf7f34479
   11f50:			; <UNDEFINED> instruction: 0x4650ed70
   11f54:	mrc	7, 5, APSR_nzcv, cr0, cr3, {7}
   11f58:	blmi	5cbeb8 <_dbus_user_database_lock_system@plt+0x5c588c>
   11f5c:	ldmdbmi	r7, {r2, r9, sl, lr}
   11f60:			; <UNDEFINED> instruction: 0xf8594628
   11f64:	ldrbtmi	r2, [r9], #-3
   11f68:	stcl	7, cr15, [r2, #-972]!	; 0xfffffc34
   11f6c:			; <UNDEFINED> instruction: 0x4641e7d0
   11f70:			; <UNDEFINED> instruction: 0x46524638
   11f74:			; <UNDEFINED> instruction: 0xff32f7fd
   11f78:	rscle	r2, r2, r0, lsl #16
   11f7c:	strcs	r4, [r1], #-1584	; 0xfffff9d0
   11f80:	b	ffacff54 <_dbus_user_database_lock_system@plt+0xffac9928>
   11f84:			; <UNDEFINED> instruction: 0xf7f34650
   11f88:	bfi	lr, r8, (invalid: 29:1)
   11f8c:	strtmi	r4, [r8], -r9, lsl #22
   11f90:			; <UNDEFINED> instruction: 0xf859490b
   11f94:	ldrbtmi	r2, [r9], #-3
   11f98:	stcl	7, cr15, [sl, #-972]	; 0xfffffc34
   11f9c:			; <UNDEFINED> instruction: 0xf7f4e7b4
   11fa0:	svclt	0x0000e850
   11fa4:	andeq	r1, r2, r2, asr #21
   11fa8:	andeq	r0, r0, ip, asr #12
   11fac:	andeq	r1, r2, r6, lsr #21
   11fb0:	andeq	r1, r2, ip, lsl #21
   11fb4:	andeq	r0, r0, r0, lsr r6
   11fb8:			; <UNDEFINED> instruction: 0x0000b1b8
   11fbc:	muleq	r0, lr, r1
   11fc0:	andeq	fp, r0, lr, ror #2
   11fc4:			; <UNDEFINED> instruction: 0xb091b5f0
   11fc8:	svcge	0x00014d1d
   11fcc:			; <UNDEFINED> instruction: 0x46084c1d
   11fd0:	bmi	7631cc <_dbus_user_database_lock_system@plt+0x75cba0>
   11fd4:	ldrtmi	r4, [fp], -lr, lsl #12
   11fd8:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
   11fdc:	stmdavs	r4!, {r0, r5, r6, r8, sp}
   11fe0:			; <UNDEFINED> instruction: 0xf04f940f
   11fe4:			; <UNDEFINED> instruction: 0xf7f30400
   11fe8:	strmi	lr, [r5], -r0, lsl #30
   11fec:	ldfmid	f3, [r7], {176}	; 0xb0
   11ff0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   11ff4:	stmiavs	r2!, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
   11ff8:	strle	r0, [r6], #-1939	; 0xfffff86d
   11ffc:	cmncs	r3, r2, lsr #12
   12000:			; <UNDEFINED> instruction: 0xf7f34638
   12004:			; <UNDEFINED> instruction: 0x4605ebd8
   12008:			; <UNDEFINED> instruction: 0xf854b198
   1200c:	bcs	1dc64 <_dbus_user_database_lock_system@plt+0x17638>
   12010:			; <UNDEFINED> instruction: 0x4639d1f1
   12014:			; <UNDEFINED> instruction: 0xf7f44630
   12018:	strmi	lr, [r5], -ip, asr #16
   1201c:	blmi	264854 <_dbus_user_database_lock_system@plt+0x25e228>
   12020:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12024:	blls	3ec094 <_dbus_user_database_lock_system@plt+0x3e5a68>
   12028:	qaddle	r4, sl, r7
   1202c:	andslt	r4, r1, r8, lsr #12
   12030:			; <UNDEFINED> instruction: 0x4639bdf0
   12034:			; <UNDEFINED> instruction: 0xf7f34630
   12038:	ubfx	lr, r8, #23, #16
   1203c:	stmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12040:	ldrdeq	r1, [r2], -r0
   12044:	andeq	r0, r0, ip, asr #12
   12048:	strdeq	r0, [r1], -lr
   1204c:	andeq	r2, r2, r4, lsr #32
   12050:	andeq	r1, r2, r0, lsl #19
   12054:	addslt	fp, r0, r0, ror r5
   12058:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
   1205c:			; <UNDEFINED> instruction: 0xf8dfae01
   12060:	strmi	ip, [ip], -r4, lsr #1
   12064:	bmi	a23464 <_dbus_user_database_lock_system@plt+0xa1ce38>
   12068:	ldrtmi	r4, [r3], -r5, lsl #12
   1206c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   12070:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
   12074:			; <UNDEFINED> instruction: 0xf8dc2161
   12078:			; <UNDEFINED> instruction: 0xf8cdc000
   1207c:			; <UNDEFINED> instruction: 0xf04fc03c
   12080:			; <UNDEFINED> instruction: 0xf7f30c00
   12084:	stmdblt	r8, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
   12088:	blmi	7a4910 <_dbus_user_database_lock_system@plt+0x79e2e4>
   1208c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12090:	blls	3ec100 <_dbus_user_database_lock_system@plt+0x3e5ad4>
   12094:	teqle	r1, sl, asr r0
   12098:	ldcllt	0, cr11, [r0, #-64]!	; 0xffffffc0
   1209c:			; <UNDEFINED> instruction: 0xf990f7f7
   120a0:	blmi	6fe5a8 <_dbus_user_database_lock_system@plt+0x6f7f7c>
   120a4:	cmncs	r3, sl, ror #12
   120a8:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   120ac:			; <UNDEFINED> instruction: 0xf7f39300
   120b0:	mvnlt	lr, r2, lsl #23
   120b4:	cdp2	0, 13, cr15, cr4, cr3, {0}
   120b8:	blmi	5be5c0 <_dbus_user_database_lock_system@plt+0x5b7f94>
   120bc:	cmncs	r3, sl, ror #12
   120c0:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   120c4:			; <UNDEFINED> instruction: 0xf7f39300
   120c8:	orrlt	lr, r8, r6, ror fp
   120cc:			; <UNDEFINED> instruction: 0xf7f84628
   120d0:	cmplt	r0, fp, lsl #26	; <UNPREDICTABLE>
   120d4:			; <UNDEFINED> instruction: 0x466a4b10
   120d8:			; <UNDEFINED> instruction: 0x46302173
   120dc:	movwls	r4, #1147	; 0x47b
   120e0:	bl	1a500b4 <_dbus_user_database_lock_system@plt+0x1a49a88>
   120e4:	ldrtmi	fp, [r1], -r0, lsr #2
   120e8:			; <UNDEFINED> instruction: 0xf7f34620
   120ec:	strb	lr, [fp, r2, ror #31]
   120f0:	ldrtmi	r4, [r1], -r0, lsr #12
   120f4:	bl	1e500c8 <_dbus_user_database_lock_system@plt+0x1e49a9c>
   120f8:	strb	r2, [r5, r0]
   120fc:	svc	0x00a0f7f3
   12100:	andeq	r1, r2, ip, lsr r9
   12104:	andeq	r0, r0, ip, asr #12
   12108:	andeq	r0, r1, r6, ror #4
   1210c:	andeq	r1, r2, r4, lsl r9
   12110:	andeq	sp, r0, r2, lsr lr
   12114:	andeq	sp, r0, r6, lsr #28
   12118:	andeq	sp, r0, r4, lsl lr
   1211c:	ldrbmi	lr, [r0, sp, lsr #18]!
   12120:	bmi	d63b70 <_dbus_user_database_lock_system@plt+0xd5d544>
   12124:	blmi	d639a0 <_dbus_user_database_lock_system@plt+0xd5d374>
   12128:	ldrbtmi	fp, [sl], #-136	; 0xffffff78
   1212c:	strmi	sl, [r6], -r3, lsl #30
   12130:	ldmpl	r3, {r3, r7, r9, sl, lr}^
   12134:			; <UNDEFINED> instruction: 0xf8df4638
   12138:	ldmdavs	fp, {r3, r6, r7, ip, pc}
   1213c:			; <UNDEFINED> instruction: 0xf04f9307
   12140:			; <UNDEFINED> instruction: 0xf7f40300
   12144:	ldrbtmi	lr, [r9], #2160	; 0x870
   12148:	eorsle	r2, r9, r0, lsl #16
   1214c:			; <UNDEFINED> instruction: 0xf7fd4630
   12150:	ldrtmi	pc, [r9], -r3, lsl #20	; <UNPREDICTABLE>
   12154:	stc2	7, cr15, [r4], {248}	; 0xf8
   12158:	blmi	ac0840 <_dbus_user_database_lock_system@plt+0xaba214>
   1215c:	stmdbmi	sl!, {r3, r5, r9, sl, lr}
   12160:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12164:			; <UNDEFINED> instruction: 0xf7f34479
   12168:	ldrtmi	lr, [r8], -r4, ror #24
   1216c:			; <UNDEFINED> instruction: 0xf7f32400
   12170:	bmi	9cc948 <_dbus_user_database_lock_system@plt+0x9c631c>
   12174:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   12178:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1217c:	subsmi	r9, sl, r7, lsl #22
   12180:			; <UNDEFINED> instruction: 0x4620d137
   12184:	pop	{r3, ip, sp, pc}
   12188:			; <UNDEFINED> instruction: 0x465087f0
   1218c:	svc	0x0064f7f3
   12190:	andls	r4, r1, r2, lsl #13
   12194:	rscle	r2, r0, r0, lsl #16
   12198:	bge	b91ac <_dbus_user_database_lock_system@plt+0xb2b80>
   1219c:	cmncs	r3, r0, lsl #6
   121a0:			; <UNDEFINED> instruction: 0xf7f39402
   121a4:	stmiblt	r8!, {r1, r4, r6, sl, fp, sp, lr, pc}
   121a8:			; <UNDEFINED> instruction: 0x46284b16
   121ac:			; <UNDEFINED> instruction: 0xf8594918
   121b0:	ldrbtmi	r2, [r9], #-3
   121b4:	ldc	7, cr15, [ip], #-972	; 0xfffffc34
   121b8:			; <UNDEFINED> instruction: 0xf7f34650
   121bc:			; <UNDEFINED> instruction: 0xe7d4ed7e
   121c0:			; <UNDEFINED> instruction: 0x46044b10
   121c4:			; <UNDEFINED> instruction: 0x46284913
   121c8:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   121cc:			; <UNDEFINED> instruction: 0xf7f34479
   121d0:			; <UNDEFINED> instruction: 0xe7ceec30
   121d4:			; <UNDEFINED> instruction: 0x46404631
   121d8:			; <UNDEFINED> instruction: 0xf7fd4652
   121dc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   121e0:	ldrtmi	sp, [r8], -r2, ror #1
   121e4:			; <UNDEFINED> instruction: 0xf7f32401
   121e8:			; <UNDEFINED> instruction: 0x4650e9b8
   121ec:	stcl	7, cr15, [r4, #-972]!	; 0xfffffc34
   121f0:			; <UNDEFINED> instruction: 0xf7f3e7bf
   121f4:	svclt	0x0000ef26
   121f8:	andeq	r1, r2, r6, ror r8
   121fc:	andeq	r0, r0, ip, asr #12
   12200:	andeq	r1, r2, sl, asr r8
   12204:	andeq	r0, r0, r0, lsr r6
   12208:	andeq	sl, r0, r0, lsr #31
   1220c:	andeq	r1, r2, sl, lsr #16
   12210:	andeq	sl, r0, r2, asr pc
   12214:	andeq	sl, r0, r8, lsr pc
   12218:	svcmi	0x00f0e92d
   1221c:	ldrmi	fp, [r5], -pc, lsl #1
   12220:	andls	r4, r5, #28, 12	; 0x1c00000
   12224:	bmi	11e3c4c <_dbus_user_database_lock_system@plt+0x11dd620>
   12228:	blmi	11e3c34 <_dbus_user_database_lock_system@plt+0x11dd608>
   1222c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
   12230:	smlabteq	r3, sp, r9, lr
   12234:			; <UNDEFINED> instruction: 0xa114f8df
   12238:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   1223c:	movwls	r6, #55323	; 0xd81b
   12240:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12244:			; <UNDEFINED> instruction: 0xf99ef7fd
   12248:	strtmi	sl, [r1], -r7, lsl #22
   1224c:	smlsdxls	r0, r3, r2, r2
   12250:	strmi	r9, [r6], -r7, lsl #14
   12254:			; <UNDEFINED> instruction: 0xf7f44628
   12258:	ldmdblt	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
   1225c:	blmi	ea4b54 <_dbus_user_database_lock_system@plt+0xe9e528>
   12260:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12264:	blls	36c2d4 <_dbus_user_database_lock_system@plt+0x365ca8>
   12268:	qdsuble	r4, sl, r9
   1226c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   12270:			; <UNDEFINED> instruction: 0xf10d8ff0
   12274:	stmdbls	r7, {r2, r5, r8, r9, fp}
   12278:			; <UNDEFINED> instruction: 0xf7f34658
   1227c:			; <UNDEFINED> instruction: 0x4630ec34
   12280:			; <UNDEFINED> instruction: 0xf0044659
   12284:			; <UNDEFINED> instruction: 0x4606fafd
   12288:	eorsle	r2, lr, r0, lsl #16
   1228c:			; <UNDEFINED> instruction: 0xf870f005
   12290:	strtmi	r4, [r8], -r6, lsl #12
   12294:	mcr	7, 7, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   12298:	cmnlt	r0, #5242880	; 0x500000
   1229c:			; <UNDEFINED> instruction: 0xf7fd4630
   122a0:	strmi	pc, [r6], -r5, lsr #19
   122a4:			; <UNDEFINED> instruction: 0xf892f7f7
   122a8:	stmdacs	r0, {r3, ip, pc}
   122ac:			; <UNDEFINED> instruction: 0x4621d037
   122b0:	b	150284 <_dbus_user_database_lock_system@plt+0x149c58>
   122b4:	tstlt	r6, r0, asr #18
   122b8:			; <UNDEFINED> instruction: 0xf7f74630
   122bc:			; <UNDEFINED> instruction: 0x4628f891
   122c0:	ldcl	7, cr15, [sl], #972	; 0x3cc
   122c4:	strb	r2, [r9, r0]
   122c8:	ldrtmi	sl, [fp], -r8, lsl #20
   122cc:			; <UNDEFINED> instruction: 0x46282173
   122d0:	bl	feed02a4 <_dbus_user_database_lock_system@plt+0xfeec9c78>
   122d4:	rscle	r2, lr, r0, lsl #16
   122d8:	strbmi	r4, [r0], -r9, asr #12
   122dc:			; <UNDEFINED> instruction: 0xf7fd462a
   122e0:	bllt	a518dc <_dbus_user_database_lock_system@plt+0xa4b2b0>
   122e4:			; <UNDEFINED> instruction: 0x46204b1b
   122e8:			; <UNDEFINED> instruction: 0xf85a491b
   122ec:	ldrbtmi	r2, [r9], #-3
   122f0:	bl	fe7d02c4 <_dbus_user_database_lock_system@plt+0xfe7c9c98>
   122f4:	blmi	60c278 <_dbus_user_database_lock_system@plt+0x605c4c>
   122f8:	ldmdbmi	r8, {r5, r9, sl, lr}
   122fc:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12300:			; <UNDEFINED> instruction: 0xf7f34479
   12304:			; <UNDEFINED> instruction: 0x4628eb96
   12308:	bmi	58c1b0 <_dbus_user_database_lock_system@plt+0x585b84>
   1230c:	ldmdbmi	r5, {r5, r9, sl, lr}
   12310:	ldrbtmi	r9, [sl], #-2823	; 0xfffff4f9
   12314:			; <UNDEFINED> instruction: 0xf7f34479
   12318:			; <UNDEFINED> instruction: 0x4630e9b2
   1231c:	bmi	4cc19c <_dbus_user_database_lock_system@plt+0x4c5b70>
   12320:	ldmdbmi	r2, {r5, r9, sl, lr}
   12324:	ldrbtmi	r9, [sl], #-2823	; 0xfffff4f9
   12328:			; <UNDEFINED> instruction: 0xf7f34479
   1232c:	strb	lr, [r2, r8, lsr #19]
   12330:			; <UNDEFINED> instruction: 0xf7f74630
   12334:			; <UNDEFINED> instruction: 0x4628f855
   12338:	ldc	7, cr15, [lr], #972	; 0x3cc
   1233c:	str	r2, [sp, r1]
   12340:	mrc	7, 3, APSR_nzcv, cr14, cr3, {7}
   12344:	andeq	r1, r2, r2, ror r7
   12348:	andeq	r0, r0, ip, asr #12
   1234c:	andeq	r1, r2, r6, ror #14
   12350:	andeq	r1, r2, r0, asr #14
   12354:	andeq	r0, r0, r0, lsr r6
   12358:	andeq	sl, r0, r6, lsl lr
   1235c:	andeq	sl, r0, r4, lsl #28
   12360:	strdeq	sp, [r0], -r2
   12364:	muleq	r0, ip, fp
   12368:	andeq	sp, r0, sl, lsl ip
   1236c:	andeq	sp, r0, r8, asr #24
   12370:	ldrbmi	lr, [r0, sp, lsr #18]!
   12374:	bmi	10e3bd4 <_dbus_user_database_lock_system@plt+0x10dd5a8>
   12378:	blmi	10e3bf4 <_dbus_user_database_lock_system@plt+0x10dd5c8>
   1237c:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
   12380:	strmi	r4, [r0], r9, lsl #13
   12384:	ldmpl	r3, {sl, sp}^
   12388:	ldrdge	pc, [r0, -pc]
   1238c:	movwls	r6, #38939	; 0x981b
   12390:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12394:			; <UNDEFINED> instruction: 0xf8f6f7fd
   12398:	blge	f73a0 <_dbus_user_database_lock_system@plt+0xf0d74>
   1239c:	rsbscs	r4, r3, #42991616	; 0x2900000
   123a0:	ldrbtmi	r9, [sl], #1027	; 0x403
   123a4:	ldrtmi	r4, [r0], -r7, lsl #12
   123a8:	ldmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   123ac:	ldmdblt	r8, {r2, r9, sl, lr}^
   123b0:	blmi	d64c94 <_dbus_user_database_lock_system@plt+0xd5e668>
   123b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   123b8:	blls	26c428 <_dbus_user_database_lock_system@plt+0x265dfc>
   123bc:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
   123c0:	andlt	r4, sl, r0, lsr #12
   123c4:			; <UNDEFINED> instruction: 0x87f0e8bd
   123c8:	stmdbls	r3, {r0, r2, sl, fp, sp, pc}
   123cc:			; <UNDEFINED> instruction: 0xf7f34620
   123d0:	strtmi	lr, [r1], -sl, lsl #23
   123d4:			; <UNDEFINED> instruction: 0xf0044638
   123d8:			; <UNDEFINED> instruction: 0xb3a8fa53
   123dc:			; <UNDEFINED> instruction: 0xffc8f004
   123e0:	blx	feb503de <_dbus_user_database_lock_system@plt+0xfeb49db2>
   123e4:	andls	r4, r4, r4, lsl #12
   123e8:	suble	r2, r0, r0, lsl #16
   123ec:			; <UNDEFINED> instruction: 0xf7f34630
   123f0:			; <UNDEFINED> instruction: 0x4606ee34
   123f4:	bge	13ebbc <_dbus_user_database_lock_system@plt+0x138590>
   123f8:	cmncs	r3, r0, lsl #6
   123fc:	bl	9503d0 <_dbus_user_database_lock_system@plt+0x949da4>
   12400:	blmi	940988 <_dbus_user_database_lock_system@plt+0x93a35c>
   12404:	stmdbmi	r4!, {r3, r5, r9, sl, lr}
   12408:			; <UNDEFINED> instruction: 0xf85a2400
   1240c:	ldrbtmi	r2, [r9], #-3
   12410:	bl	3d03e4 <_dbus_user_database_lock_system@plt+0x3c9db8>
   12414:			; <UNDEFINED> instruction: 0xf7f34630
   12418:			; <UNDEFINED> instruction: 0xe7c9ec50
   1241c:	strbmi	r4, [r8], -r1, asr #12
   12420:			; <UNDEFINED> instruction: 0xf7fd4632
   12424:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   12428:	ldrtmi	sp, [r0], -fp, ror #1
   1242c:			; <UNDEFINED> instruction: 0xf7f32401
   12430:	ldr	lr, [sp, r4, asr #24]!
   12434:			; <UNDEFINED> instruction: 0x46284b17
   12438:			; <UNDEFINED> instruction: 0x46344918
   1243c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12440:			; <UNDEFINED> instruction: 0xf7f34479
   12444:			; <UNDEFINED> instruction: 0xe7b3eaf6
   12448:	qadd16mi	r4, r0, r5
   1244c:			; <UNDEFINED> instruction: 0x4639447f
   12450:	stc	7, cr15, [r8, #-972]	; 0xfffffc34
   12454:	tstlt	r8, r4, lsl #12
   12458:	strb	r9, [r7, r4, lsl #14]
   1245c:			; <UNDEFINED> instruction: 0x46284a11
   12460:	blls	e48ac <_dbus_user_database_lock_system@plt+0xde280>
   12464:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   12468:	stmdb	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1246c:	bmi	40c2f4 <_dbus_user_database_lock_system@plt+0x405cc8>
   12470:	stmdbmi	pc, {r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   12474:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
   12478:			; <UNDEFINED> instruction: 0xf7f34479
   1247c:	ldr	lr, [r7, r0, lsl #18]
   12480:	ldcl	7, cr15, [lr, #972]	; 0x3cc
   12484:	andeq	r1, r2, r2, lsr #12
   12488:	andeq	r0, r0, ip, asr #12
   1248c:	strdeq	r1, [r2], -lr
   12490:	andeq	r1, r2, ip, ror #11
   12494:	andeq	r0, r0, r0, lsr r6
   12498:	strdeq	sl, [r0], -r6
   1249c:	andeq	sl, r0, r4, asr #25
   124a0:	andeq	fp, r0, r8, lsl #8
   124a4:	andeq	sp, r0, r4, ror fp
   124a8:	andeq	sp, r0, sl, asr #20
   124ac:	andeq	sp, r0, r6, lsr fp
   124b0:	andeq	fp, r0, ip, lsr #1
   124b4:	svcmi	0x00f0e92d
   124b8:	bmi	15e3f04 <_dbus_user_database_lock_system@plt+0x15dd8d8>
   124bc:	blmi	15e3d34 <_dbus_user_database_lock_system@plt+0x15dd708>
   124c0:	ldrbtmi	fp, [sl], #-169	; 0xffffff57
   124c4:	strmi	r4, [r6], -pc, lsl #12
   124c8:	ldmpl	r3, {r8, sl, sp}^
   124cc:	ldrsbhi	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   124d0:			; <UNDEFINED> instruction: 0x9327681b
   124d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   124d8:			; <UNDEFINED> instruction: 0xf854f7fd
   124dc:	strtmi	sl, [r1], -r4, lsl #22
   124e0:	strls	r2, [r0, #-627]	; 0xfffffd8d
   124e4:	strpl	lr, [r4, #-2509]	; 0xfffff633
   124e8:			; <UNDEFINED> instruction: 0x468244f8
   124ec:			; <UNDEFINED> instruction: 0xf7f44648
   124f0:	stmiblt	r8, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   124f4:	tstlt	r8, r5, lsl #16
   124f8:			; <UNDEFINED> instruction: 0xf7f3a805
   124fc:	andcs	lr, r0, lr, lsr pc
   12500:	blmi	11a4e28 <_dbus_user_database_lock_system@plt+0x119e7fc>
   12504:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12508:	blls	9ec578 <_dbus_user_database_lock_system@plt+0x9e5f4c>
   1250c:			; <UNDEFINED> instruction: 0xf040405a
   12510:	eorlt	r8, r9, r1, lsl #1
   12514:	svchi	0x00f0e8bd
   12518:	stmdbls	r4, {r0, r1, r2, r8, sl, fp, sp, pc}
   1251c:			; <UNDEFINED> instruction: 0xf7f34628
   12520:	strtmi	lr, [r9], -r2, ror #21
   12524:			; <UNDEFINED> instruction: 0xf0044650
   12528:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   1252c:	stcge	0, cr13, [r5, #-320]	; 0xfffffec0
   12530:	strtmi	r4, [r9], -r2, lsr #12
   12534:			; <UNDEFINED> instruction: 0xff3cf004
   12538:	sbcsle	r2, fp, r0, lsl #16
   1253c:			; <UNDEFINED> instruction: 0xf7f34648
   12540:	strmi	lr, [r1], ip, lsl #27
   12544:	eorsle	r2, sl, r0, lsl #16
   12548:	bleq	b4e984 <_dbus_user_database_lock_system@plt+0xb48358>
   1254c:	beq	194e988 <_dbus_user_database_lock_system@plt+0x194835c>
   12550:			; <UNDEFINED> instruction: 0xf7f34659
   12554:	bmi	d4c614 <_dbus_user_database_lock_system@plt+0xd45fe8>
   12558:			; <UNDEFINED> instruction: 0x46534658
   1255c:	smccs	5194	; 0x144a
   12560:	mcrr	7, 15, pc, r2, cr3	; <UNPREDICTABLE>
   12564:			; <UNDEFINED> instruction: 0x4628b1b8
   12568:	ldc	7, cr15, [ip], {243}	; 0xf3
   1256c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12570:	bge	1c6670 <_dbus_user_database_lock_system@plt+0x1c0044>
   12574:	stmdavs	sp!, {r1, r2, sp, lr, pc}^
   12578:	addsmi	r9, sp, #5120	; 0x1400
   1257c:	bls	106664 <_dbus_user_database_lock_system@plt+0x100038>
   12580:	eorsle	r2, r5, r0, lsl #26
   12584:	cmncs	r3, fp, lsr #17
   12588:	andls	r4, r3, #80, 12	; 0x5000000
   1258c:			; <UNDEFINED> instruction: 0xf7f39306
   12590:	stmdacs	r0, {r1, r4, r8, fp, sp, lr, pc}
   12594:	blmi	986d58 <_dbus_user_database_lock_system@plt+0x98072c>
   12598:	stmdbmi	r5!, {r5, r9, sl, lr}
   1259c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   125a0:			; <UNDEFINED> instruction: 0xf7f34479
   125a4:	strbmi	lr, [r8], -r6, asr #20
   125a8:	bl	fe1d057c <_dbus_user_database_lock_system@plt+0xfe1c9f50>
   125ac:	stmdbmi	r1!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   125b0:	ldrbtmi	sl, [r9], #-3333	; 0xfffff2fb
   125b4:			; <UNDEFINED> instruction: 0xf7f24628
   125b8:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   125bc:	blmi	706cbc <_dbus_user_database_lock_system@plt+0x700690>
   125c0:	ldmdbmi	sp, {r5, r9, sl, lr}
   125c4:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   125c8:			; <UNDEFINED> instruction: 0xf7f34479
   125cc:			; <UNDEFINED> instruction: 0xe791ea32
   125d0:			; <UNDEFINED> instruction: 0x4628491a
   125d4:			; <UNDEFINED> instruction: 0xf7f34479
   125d8:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
   125dc:	bmi	646d80 <_dbus_user_database_lock_system@plt+0x640754>
   125e0:	ldmdbmi	r8, {r5, r9, sl, lr}
   125e4:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
   125e8:			; <UNDEFINED> instruction: 0xf7f34479
   125ec:	str	lr, [r1, r8, asr #16]
   125f0:			; <UNDEFINED> instruction: 0x46584651
   125f4:	ldcl	7, cr15, [ip, #-972]	; 0xfffffc34
   125f8:	sbcle	r2, ip, r0, lsl #16
   125fc:			; <UNDEFINED> instruction: 0x46384631
   12600:			; <UNDEFINED> instruction: 0xf7fd464a
   12604:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   12608:	strbmi	sp, [r8], -r5, asr #1
   1260c:	bl	15505e0 <_dbus_user_database_lock_system@plt+0x1549fb4>
   12610:	ldrb	r2, [r5, -r1]!
   12614:	ldc	7, cr15, [r4, #-972]	; 0xfffffc34
   12618:	ldrdeq	r1, [r2], -lr
   1261c:	andeq	r0, r0, ip, asr #12
   12620:			; <UNDEFINED> instruction: 0x000214b8
   12624:	muleq	r2, ip, r4
   12628:	andeq	pc, r0, ip, ror sp	; <UNPREDICTABLE>
   1262c:	andeq	r0, r0, r0, lsr r6
   12630:	andeq	sl, r0, r4, ror #22
   12634:	ldrdeq	lr, [r0], -sl
   12638:	andeq	sl, r0, ip, lsr fp
   1263c:	andeq	fp, r0, r0, lsl #5
   12640:	andeq	sp, r0, r2, lsr #20
   12644:	andeq	sp, r0, r8, asr #17
   12648:	mvnsmi	lr, #737280	; 0xb4000
   1264c:	bmi	e24094 <_dbus_user_database_lock_system@plt+0xe1da68>
   12650:	blmi	e23ed0 <_dbus_user_database_lock_system@plt+0xe1d8a4>
   12654:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   12658:	stmdbge	r6, {r0, r1, r2, r3, r9, sl, lr}
   1265c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   12660:	movwls	r6, #30747	; 0x781b
   12664:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12668:	ldmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1266c:	eorsle	r2, r7, r0, lsl #16
   12670:			; <UNDEFINED> instruction: 0xf0089806
   12674:	strmi	pc, [r4], -r5, asr #27
   12678:	strcs	fp, [r1], #-352	; 0xfffffea0
   1267c:	blmi	b64f3c <_dbus_user_database_lock_system@plt+0xb5e910>
   12680:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12684:	blls	1ec6f4 <_dbus_user_database_lock_system@plt+0x1e60c8>
   12688:	qdaddle	r4, sl, lr
   1268c:	andlt	r4, r9, r0, lsr #12
   12690:	mvnshi	lr, #12386304	; 0xbd0000
   12694:	blcs	392b4 <_dbus_user_database_lock_system@plt+0x32c88>
   12698:	strbmi	sp, [r0], -pc, ror #1
   1269c:	stmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   126a0:	ldrtmi	r4, [r8], -r0, lsl #13
   126a4:	blx	ff2506a0 <_dbus_user_database_lock_system@plt+0xff24a074>
   126a8:	strtmi	r4, [r8], -r1, lsl #13
   126ac:	blx	11d06a8 <_dbus_user_database_lock_system@plt+0x11ca07c>
   126b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   126b4:			; <UNDEFINED> instruction: 0x4628d036
   126b8:	mcr2	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   126bc:	vstrls	d4, [r6, #-124]	; 0xffffff84
   126c0:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
   126c4:	blmi	7b72cc <_dbus_user_database_lock_system@plt+0x7b0ca0>
   126c8:	andhi	pc, r4, sp, asr #17
   126cc:	strls	r4, [r4, #-1147]	; 0xfffffb85
   126d0:	strbmi	r4, [r8], -r1, lsl #12
   126d4:	smlabtvc	r2, sp, r9, lr
   126d8:			; <UNDEFINED> instruction: 0xf7f82102
   126dc:			; <UNDEFINED> instruction: 0xe7cdfef5
   126e0:	strbmi	r4, [r0], -r4, lsl #12
   126e4:	stmib	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   126e8:	ldrtmi	r4, [r8], -r0, lsl #13
   126ec:	blx	fe9506e8 <_dbus_user_database_lock_system@plt+0xfe94a0bc>
   126f0:	strtmi	r4, [r8], -r1, lsl #13
   126f4:	blx	8d06f0 <_dbus_user_database_lock_system@plt+0x8ca0c4>
   126f8:	orrlt	r4, r0, r7, lsl #12
   126fc:			; <UNDEFINED> instruction: 0xf7fc4628
   12700:	blmi	45219c <_dbus_user_database_lock_system@plt+0x44bb70>
   12704:	tstcs	r2, r2, lsr r6
   12708:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1270c:	blmi	3a0714 <_dbus_user_database_lock_system@plt+0x39a0e8>
   12710:	ldrbtmi	r9, [fp], #-1794	; 0xfffff8fe
   12714:	strbmi	r9, [r8], -r3
   12718:	mrc2	7, 6, pc, cr6, cr8, {7}
   1271c:	svcmi	0x000be7ae
   12720:			; <UNDEFINED> instruction: 0xe7eb447f
   12724:	ldrbtmi	r4, [pc], #-3850	; 1272c <_dbus_user_database_lock_system@plt+0xc100>
   12728:			; <UNDEFINED> instruction: 0xf7f3e7c5
   1272c:	svclt	0x0000ec8a
   12730:	andeq	r1, r2, sl, asr #6
   12734:	andeq	r0, r0, ip, asr #12
   12738:	andeq	r1, r2, r0, lsr #6
   1273c:			; <UNDEFINED> instruction: 0x0000d9ba
   12740:	andeq	fp, r0, r0, ror #12
   12744:	andeq	sp, r0, r0, lsr r9
   12748:	andeq	fp, r0, sl, lsl r6
   1274c:	muleq	r0, ip, r5
   12750:	muleq	r0, r6, r5
   12754:	svcmi	0x00f0e92d
   12758:	bmi	1a23fb0 <_dbus_user_database_lock_system@plt+0x1a1d984>
   1275c:	blmi	1a23fe0 <_dbus_user_database_lock_system@plt+0x1a1d9b4>
   12760:	ldrbtmi	fp, [sl], #-163	; 0xffffff5d
   12764:	smlabbls	r1, r1, r6, r4
   12768:			; <UNDEFINED> instruction: 0xf8df58d3
   1276c:	ldmdavs	fp, {r3, r4, r7, r8, sp, pc}
   12770:			; <UNDEFINED> instruction: 0xf04f9321
   12774:			; <UNDEFINED> instruction: 0xf7fc0300
   12778:	ldrbtmi	pc, [sl], #3859	; 0xf13	; <UNPREDICTABLE>
   1277c:	strtmi	r4, [r0], -r3, lsl #12
   12780:			; <UNDEFINED> instruction: 0xf7f3461c
   12784:	strmi	lr, [r5], -sl, ror #24
   12788:	rsble	r2, sp, r0, lsl #16
   1278c:	bge	a4014 <_dbus_user_database_lock_system@plt+0x9d9e8>
   12790:			; <UNDEFINED> instruction: 0xf7f6a903
   12794:			; <UNDEFINED> instruction: 0x4604fab1
   12798:	eorsle	r2, pc, r0, lsl #16
   1279c:	bleq	54ebd8 <_dbus_user_database_lock_system@plt+0x5485ac>
   127a0:	cfmsub32ge	mvax1, mvfx4, mvfx3, mvfx8
   127a4:			; <UNDEFINED> instruction: 0xf7f24659
   127a8:	bmi	160e3c0 <_dbus_user_database_lock_system@plt+0x1607d94>
   127ac:			; <UNDEFINED> instruction: 0x46334658
   127b0:	smccs	5194	; 0x144a
   127b4:	bl	650788 <_dbus_user_database_lock_system@plt+0x64a15c>
   127b8:	stmdacs	r0, {r2, r9, sl, lr}
   127bc:	blmi	15068d8 <_dbus_user_database_lock_system@plt+0x15002ac>
   127c0:	cmncs	r3, r4, lsl #20
   127c4:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   127c8:			; <UNDEFINED> instruction: 0xf7f29304
   127cc:			; <UNDEFINED> instruction: 0x4604eff4
   127d0:	rsble	r2, pc, r0, lsl #16
   127d4:	blcs	393e4 <_dbus_user_database_lock_system@plt+0x32db8>
   127d8:			; <UNDEFINED> instruction: 0xf04fdd50
   127dc:	and	r0, r4, r0, lsl #16
   127e0:			; <UNDEFINED> instruction: 0xf1089a02
   127e4:	strbmi	r0, [r2, #-2049]	; 0xfffff7ff
   127e8:	bls	109d10 <_dbus_user_database_lock_system@plt+0x1036e4>
   127ec:			; <UNDEFINED> instruction: 0x46302173
   127f0:	addeq	lr, r8, #2048	; 0x800
   127f4:	svc	0x00def7f2
   127f8:	stmdacs	r0, {r2, r9, sl, lr}
   127fc:	stmdals	r3, {r4, r5, r6, r7, r8, ip, lr, pc}
   12800:	mcr	7, 2, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
   12804:			; <UNDEFINED> instruction: 0xf7f34628
   12808:	blmi	108d170 <_dbus_user_database_lock_system@plt+0x1086b44>
   1280c:	ldrtmi	r4, [r8], -r1, asr #18
   12810:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12814:			; <UNDEFINED> instruction: 0xf7f34479
   12818:	and	lr, sl, ip, lsl #18
   1281c:			; <UNDEFINED> instruction: 0xf7f34628
   12820:	blmi	f0d158 <_dbus_user_database_lock_system@plt+0xf06b2c>
   12824:			; <UNDEFINED> instruction: 0x4638493c
   12828:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1282c:			; <UNDEFINED> instruction: 0xf7f34479
   12830:	bmi	eccc38 <_dbus_user_database_lock_system@plt+0xec660c>
   12834:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   12838:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1283c:	subsmi	r9, sl, r1, lsr #22
   12840:			; <UNDEFINED> instruction: 0x4620d159
   12844:	pop	{r0, r1, r5, ip, sp, pc}
   12848:	stmdals	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1284c:	mrc	7, 0, APSR_nzcv, cr14, cr3, {7}
   12850:			; <UNDEFINED> instruction: 0xf7f34628
   12854:	blmi	bcd124 <_dbus_user_database_lock_system@plt+0xbc6af8>
   12858:			; <UNDEFINED> instruction: 0x46384931
   1285c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12860:			; <UNDEFINED> instruction: 0xf7f34479
   12864:	strb	lr, [r4, r6, ror #17]!
   12868:	ldrtmi	r4, [r8], -r9, lsr #22
   1286c:	strtmi	r4, [ip], -sp, lsr #18
   12870:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12874:			; <UNDEFINED> instruction: 0xf7f34479
   12878:			; <UNDEFINED> instruction: 0xe7dae8dc
   1287c:			; <UNDEFINED> instruction: 0xf7f39803
   12880:	ldrtmi	lr, [r1], -r6, lsl #28
   12884:			; <UNDEFINED> instruction: 0xf7f34658
   12888:			; <UNDEFINED> instruction: 0x4604ec14
   1288c:	stmdals	r1, {r3, r4, r5, r8, r9, ip, sp, pc}
   12890:	strtmi	r4, [sl], -r9, asr #12
   12894:	blx	fe8d0890 <_dbus_user_database_lock_system@plt+0xfe8ca264>
   12898:	strtmi	r4, [r8], -r4, lsl #12
   1289c:			; <UNDEFINED> instruction: 0xf7f3b9dc
   128a0:	blmi	70d0d8 <_dbus_user_database_lock_system@plt+0x706aac>
   128a4:	ldrtmi	r4, [r8], -r0, lsr #18
   128a8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   128ac:			; <UNDEFINED> instruction: 0xf7f34479
   128b0:	ldr	lr, [lr, r0, asr #17]!
   128b4:			; <UNDEFINED> instruction: 0xf7f39803
   128b8:	strtmi	lr, [r8], -sl, ror #27
   128bc:	ldmib	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128c0:	ldmdbmi	sl, {r0, r1, r4, r8, r9, fp, lr}
   128c4:			; <UNDEFINED> instruction: 0xf85a4638
   128c8:	ldrbtmi	r3, [r9], #-3
   128cc:	movwls	r4, #5658	; 0x161a
   128d0:	stmia	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   128d4:	strcs	lr, [r1], #-1965	; 0xfffff853
   128d8:	stmib	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128dc:	strtmi	lr, [r8], -r9, lsr #15
   128e0:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128e4:	ldmdbmi	r2, {r1, r3, r8, r9, fp, lr}
   128e8:			; <UNDEFINED> instruction: 0xf85a4638
   128ec:	ldrbtmi	r2, [r9], #-3
   128f0:	ldm	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   128f4:			; <UNDEFINED> instruction: 0xf7f3e79d
   128f8:	svclt	0x0000eba4
   128fc:	andeq	r1, r2, lr, lsr r2
   12900:	andeq	r0, r0, ip, asr #12
   12904:	andeq	r1, r2, r6, lsr #4
   12908:	andeq	pc, r0, r8, lsr #22
   1290c:	andeq	fp, r0, lr, lsl #1
   12910:	andeq	r0, r0, r0, lsr r6
   12914:	strdeq	sl, [r0], -r0
   12918:	ldrdeq	sl, [r0], -r8
   1291c:	andeq	r1, r2, sl, ror #2
   12920:	andeq	sl, r0, r4, lsr #17
   12924:	muleq	r0, r0, r8
   12928:	andeq	sl, r0, r8, asr r8
   1292c:	andeq	sl, r0, sl, lsr r8
   12930:	andeq	sl, r0, r6, lsl r8
   12934:	svcmi	0x00f0e92d
   12938:	bmi	19e4190 <_dbus_user_database_lock_system@plt+0x19ddb64>
   1293c:	blmi	19e41c0 <_dbus_user_database_lock_system@plt+0x19ddb94>
   12940:	ldrbtmi	fp, [sl], #-163	; 0xffffff5d
   12944:	smlabbls	r1, r1, r6, r4
   12948:			; <UNDEFINED> instruction: 0xf8df58d3
   1294c:	ldmdavs	fp, {r2, r4, r7, r8, sp, pc}
   12950:			; <UNDEFINED> instruction: 0xf04f9321
   12954:			; <UNDEFINED> instruction: 0xf7fc0300
   12958:	ldrbtmi	pc, [sl], #3605	; 0xe15	; <UNPREDICTABLE>
   1295c:	strtmi	r4, [r0], -r3, lsl #12
   12960:			; <UNDEFINED> instruction: 0xf7f3461c
   12964:			; <UNDEFINED> instruction: 0x4605eb7a
   12968:	rsble	r2, sp, r0, lsl #16
   1296c:	bge	a41f4 <_dbus_user_database_lock_system@plt+0x9dbc8>
   12970:			; <UNDEFINED> instruction: 0xf003a903
   12974:			; <UNDEFINED> instruction: 0x4604ffb7
   12978:	eorsle	r2, pc, r0, lsl #16
   1297c:	bleq	54edb8 <_dbus_user_database_lock_system@plt+0x54878c>
   12980:	cfmsub32ge	mvax1, mvfx4, mvfx3, mvfx8
   12984:			; <UNDEFINED> instruction: 0xf7f24659
   12988:	bmi	15ce1e0 <_dbus_user_database_lock_system@plt+0x15c7bb4>
   1298c:			; <UNDEFINED> instruction: 0x46334658
   12990:	smccs	5194	; 0x144a
   12994:	b	a50968 <_dbus_user_database_lock_system@plt+0xa4a33c>
   12998:	stmdacs	r0, {r2, r9, sl, lr}
   1299c:	blmi	14c6ab8 <_dbus_user_database_lock_system@plt+0x14c048c>
   129a0:	cmncs	r3, r4, lsl #20
   129a4:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   129a8:			; <UNDEFINED> instruction: 0xf7f29304
   129ac:	strmi	lr, [r4], -r4, lsl #30
   129b0:	rsble	r2, pc, r0, lsl #16
   129b4:	blcs	395c4 <_dbus_user_database_lock_system@plt+0x32f98>
   129b8:			; <UNDEFINED> instruction: 0xf04fdd50
   129bc:	and	r0, r4, r0, lsl #16
   129c0:			; <UNDEFINED> instruction: 0xf1089a02
   129c4:	strbmi	r0, [r2, #-2049]	; 0xfffff7ff
   129c8:	bls	109ef0 <_dbus_user_database_lock_system@plt+0x1038c4>
   129cc:			; <UNDEFINED> instruction: 0x46302173
   129d0:	addeq	lr, r8, #2048	; 0x800
   129d4:	mcr	7, 7, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   129d8:	stmdacs	r0, {r2, r9, sl, lr}
   129dc:	stmdals	r3, {r4, r5, r6, r7, r8, ip, lr, pc}
   129e0:	ldcl	7, cr15, [r4, #-972]	; 0xfffffc34
   129e4:			; <UNDEFINED> instruction: 0xf7f34628
   129e8:	blmi	104cf90 <_dbus_user_database_lock_system@plt+0x1046964>
   129ec:	ldrtmi	r4, [r8], -r0, asr #18
   129f0:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   129f4:			; <UNDEFINED> instruction: 0xf7f34479
   129f8:	and	lr, sl, ip, lsl r8
   129fc:			; <UNDEFINED> instruction: 0xf7f34628
   12a00:	blmi	eccf78 <_dbus_user_database_lock_system@plt+0xec694c>
   12a04:			; <UNDEFINED> instruction: 0x4638493b
   12a08:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12a0c:			; <UNDEFINED> instruction: 0xf7f34479
   12a10:	bmi	e8ca58 <_dbus_user_database_lock_system@plt+0xe8642c>
   12a14:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   12a18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12a1c:	subsmi	r9, sl, r1, lsr #22
   12a20:			; <UNDEFINED> instruction: 0x4620d157
   12a24:	pop	{r0, r1, r5, ip, sp, pc}
   12a28:	stmdals	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a2c:	stc	7, cr15, [lr, #-972]!	; 0xfffffc34
   12a30:			; <UNDEFINED> instruction: 0xf7f34628
   12a34:	blmi	b8cf44 <_dbus_user_database_lock_system@plt+0xb86918>
   12a38:			; <UNDEFINED> instruction: 0x46384930
   12a3c:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12a40:			; <UNDEFINED> instruction: 0xf7f24479
   12a44:			; <UNDEFINED> instruction: 0xe7e4eff6
   12a48:	ldrtmi	r4, [r8], -r8, lsr #22
   12a4c:	strtmi	r4, [ip], -ip, lsr #18
   12a50:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12a54:			; <UNDEFINED> instruction: 0xf7f24479
   12a58:	ldrb	lr, [sl, ip, ror #31]
   12a5c:			; <UNDEFINED> instruction: 0xf7f39803
   12a60:			; <UNDEFINED> instruction: 0x4631ed16
   12a64:			; <UNDEFINED> instruction: 0xf7f34658
   12a68:	strmi	lr, [r4], -r4, lsr #22
   12a6c:	stmdals	r1, {r3, r5, r8, r9, ip, sp, pc}
   12a70:	strtmi	r4, [sl], -r9, asr #12
   12a74:			; <UNDEFINED> instruction: 0xf9b2f7fd
   12a78:	strtmi	r4, [r8], -r4, lsl #12
   12a7c:			; <UNDEFINED> instruction: 0xf7f3b9cc
   12a80:	blmi	6ccef8 <_dbus_user_database_lock_system@plt+0x6c68cc>
   12a84:			; <UNDEFINED> instruction: 0x4638491f
   12a88:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   12a8c:			; <UNDEFINED> instruction: 0xf7f24479
   12a90:	sbfx	lr, r0, #31, #31
   12a94:			; <UNDEFINED> instruction: 0xf7f39803
   12a98:			; <UNDEFINED> instruction: 0x4628ecfa
   12a9c:	stmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12aa0:	ldmdbmi	r9, {r1, r4, r8, r9, fp, lr}
   12aa4:			; <UNDEFINED> instruction: 0xf85a4638
   12aa8:	ldrbtmi	r2, [r9], #-3
   12aac:	svc	0x00c0f7f2
   12ab0:	strcs	lr, [r1], #-1967	; 0xfffff851
   12ab4:	stmdb	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12ab8:	strtmi	lr, [r8], -fp, lsr #15
   12abc:	ldm	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12ac0:	ldmdbmi	r2, {r1, r3, r8, r9, fp, lr}
   12ac4:			; <UNDEFINED> instruction: 0xf85a4638
   12ac8:	ldrbtmi	r2, [r9], #-3
   12acc:	svc	0x00b0f7f2
   12ad0:			; <UNDEFINED> instruction: 0xf7f3e79f
   12ad4:	svclt	0x0000eab6
   12ad8:	andeq	r1, r2, lr, asr r0
   12adc:	andeq	r0, r0, ip, asr #12
   12ae0:	andeq	r1, r2, r6, asr #32
   12ae4:	andeq	pc, r0, r8, asr #18
   12ae8:	andeq	sl, r0, lr, lsr #29
   12aec:	andeq	r0, r0, r0, lsr r6
   12af0:	andeq	sl, r0, r0, lsl r7
   12af4:	strdeq	sl, [r0], -r8
   12af8:	andeq	r0, r2, sl, lsl #31
   12afc:	andeq	sl, r0, r4, asr #13
   12b00:			; <UNDEFINED> instruction: 0x0000a6b0
   12b04:	andeq	sl, r0, r8, ror r6
   12b08:	andeq	sl, r0, sl, asr r6
   12b0c:	andeq	sl, r0, sl, lsr r6
   12b10:	mvnsmi	lr, #737280	; 0xb4000
   12b14:	bmi	6e436c <_dbus_user_database_lock_system@plt+0x6ddd40>
   12b18:	blmi	6e4394 <_dbus_user_database_lock_system@plt+0x6ddd68>
   12b1c:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   12b20:	strmi	r4, [r0], r9, lsl #13
   12b24:	ldmpl	r3, {r8, r9, sl, sp}^
   12b28:	movwls	r6, #30747	; 0x781b
   12b2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12b30:	ldc2	7, cr15, [r6, #-1008]!	; 0xfffffc10
   12b34:	rsbscs	sl, r5, #5120	; 0x1400
   12b38:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   12b3c:	strls	r2, [r2, -r0, lsl #6]
   12b40:	rsbscs	sl, r3, #6144	; 0x1800
   12b44:	strtmi	r4, [r0], -r6, lsl #12
   12b48:	stcl	7, cr15, [r0, #-972]	; 0xfffffc34
   12b4c:	strls	fp, [r0], #-352	; 0xfffffea0
   12b50:	stcls	6, cr4, [r6], {59}	; 0x3b
   12b54:	strbmi	r4, [r1], -sl, asr #12
   12b58:	strls	r4, [r2, #-1584]	; 0xfffff9d0
   12b5c:			; <UNDEFINED> instruction: 0xf7f59401
   12b60:	blne	ff0519dc <_dbus_user_database_lock_system@plt+0xff04b3b0>
   12b64:	andcs	fp, r1, r8, lsl pc
   12b68:	blmi	1e5390 <_dbus_user_database_lock_system@plt+0x1ded64>
   12b6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12b70:	blls	1ecbe0 <_dbus_user_database_lock_system@plt+0x1e65b4>
   12b74:	qaddle	r4, sl, r2
   12b78:	pop	{r0, r3, ip, sp, pc}
   12b7c:			; <UNDEFINED> instruction: 0xf7f383f0
   12b80:	svclt	0x0000ea60
   12b84:	andeq	r0, r2, r2, lsl #29
   12b88:	andeq	r0, r0, ip, asr #12
   12b8c:	andeq	r0, r2, r4, lsr lr
   12b90:	svcmi	0x00f0e92d
   12b94:	bmi	d243f0 <_dbus_user_database_lock_system@plt+0xd1ddc4>
   12b98:	blmi	d24410 <_dbus_user_database_lock_system@plt+0xd1dde4>
   12b9c:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   12ba0:	strmi	r4, [r7], -lr, lsl #12
   12ba4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12ba8:			; <UNDEFINED> instruction: 0xf8df58d3
   12bac:	ldmdavs	fp, {r2, r6, r7, sp, pc}
   12bb0:			; <UNDEFINED> instruction: 0xf04f930b
   12bb4:			; <UNDEFINED> instruction: 0xf7fc0300
   12bb8:	blge	191f54 <_dbus_user_database_lock_system@plt+0x18b928>
   12bbc:	rsbscs	r4, r3, #34603008	; 0x2100000
   12bc0:	andls	pc, r0, sp, asr #17
   12bc4:			; <UNDEFINED> instruction: 0x468044fa
   12bc8:			; <UNDEFINED> instruction: 0xf7f34628
   12bcc:	stmdblt	r0!, {r8, sl, fp, sp, lr, pc}^
   12bd0:	bmi	a1bbd8 <_dbus_user_database_lock_system@plt+0xa155ac>
   12bd4:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   12bd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12bdc:	subsmi	r9, sl, fp, lsl #22
   12be0:			; <UNDEFINED> instruction: 0x4620d13f
   12be4:	pop	{r0, r2, r3, ip, sp, pc}
   12be8:	bge	1f6bb0 <_dbus_user_database_lock_system@plt+0x1f0584>
   12bec:	bleq	64f028 <_dbus_user_database_lock_system@plt+0x6489fc>
   12bf0:	ldrmi	r9, [r0], -r5, lsl #18
   12bf4:			; <UNDEFINED> instruction: 0xf7f29203
   12bf8:	bls	10e9d8 <_dbus_user_database_lock_system@plt+0x1083ac>
   12bfc:	ldrbmi	r4, [fp], -r0, asr #12
   12c00:	strls	r4, [r1], #-1593	; 0xfffff9c7
   12c04:			; <UNDEFINED> instruction: 0xf0049600
   12c08:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   12c0c:	strtmi	sp, [r8], -r0, ror #1
   12c10:	b	8d0be4 <_dbus_user_database_lock_system@plt+0x8ca5b8>
   12c14:	bicslt	r4, r0, r5, lsl #12
   12c18:	ldrbmi	r4, [sl], -fp, asr #12
   12c1c:			; <UNDEFINED> instruction: 0xf7f22175
   12c20:	cmplt	r0, r4, lsl pc
   12c24:			; <UNDEFINED> instruction: 0x46304639
   12c28:			; <UNDEFINED> instruction: 0xf7fd462a
   12c2c:	ldrdlt	pc, [r0, -r7]!
   12c30:	strtmi	r2, [r8], -r1, lsl #8
   12c34:	stmda	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12c38:	blmi	40cb6c <_dbus_user_database_lock_system@plt+0x406540>
   12c3c:	stmdbmi	pc, {r5, r9, sl, lr}	; <UNPREDICTABLE>
   12c40:			; <UNDEFINED> instruction: 0xf85a2400
   12c44:	ldrbtmi	r2, [r9], #-3
   12c48:	mrc	7, 7, APSR_nzcv, cr2, cr2, {7}
   12c4c:	blmi	2ccc18 <_dbus_user_database_lock_system@plt+0x2c65ec>
   12c50:	stmdbmi	fp, {r5, r9, sl, lr}
   12c54:			; <UNDEFINED> instruction: 0xf85a462c
   12c58:	ldrbtmi	r2, [r9], #-3
   12c5c:	mcr	7, 7, pc, cr8, cr2, {7}	; <UNPREDICTABLE>
   12c60:			; <UNDEFINED> instruction: 0xf7f3e7b7
   12c64:	svclt	0x0000e9ee
   12c68:	andeq	r0, r2, r2, lsl #28
   12c6c:	andeq	r0, r0, ip, asr #12
   12c70:	ldrdeq	r0, [r2], -ip
   12c74:	andeq	r0, r2, sl, asr #27
   12c78:	andeq	r0, r0, r0, lsr r6
   12c7c:			; <UNDEFINED> instruction: 0x0000a4be
   12c80:	andeq	sl, r0, sl, lsr #9
   12c84:	svcmi	0x00f0e92d
   12c88:	bmi	de44e4 <_dbus_user_database_lock_system@plt+0xdddeb8>
   12c8c:	blmi	de4504 <_dbus_user_database_lock_system@plt+0xddded8>
   12c90:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
   12c94:	strmi	r4, [r7], -lr, lsl #12
   12c98:	beq	4eddc <_dbus_user_database_lock_system@plt+0x487b0>
   12c9c:			; <UNDEFINED> instruction: 0xf04f58d3
   12ca0:			; <UNDEFINED> instruction: 0xf8df0975
   12ca4:	ldmdavs	fp, {r2, r3, r6, r7, ip, sp, pc}
   12ca8:			; <UNDEFINED> instruction: 0xf04f930d
   12cac:			; <UNDEFINED> instruction: 0xf7fc0300
   12cb0:	blge	251e5c <_dbus_user_database_lock_system@plt+0x24b830>
   12cb4:	stmib	sp, {r0, r5, r9, sl, lr}^
   12cb8:	rsbscs	r9, r3, #0, 6
   12cbc:			; <UNDEFINED> instruction: 0xf8cdab06
   12cc0:	ldrbtmi	sl, [fp], #8
   12cc4:	strtmi	r4, [r8], -r0, lsl #13
   12cc8:	stc	7, cr15, [r0], {243}	; 0xf3
   12ccc:	strcs	fp, [r0], #-2400	; 0xfffff6a0
   12cd0:	blmi	9a5578 <_dbus_user_database_lock_system@plt+0x99ef4c>
   12cd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12cd8:	blls	36cd48 <_dbus_user_database_lock_system@plt+0x36671c>
   12cdc:	qdaddle	r4, sl, r1
   12ce0:	andlt	r4, pc, r0, lsr #12
   12ce4:	svchi	0x00f0e8bd
   12ce8:	stmdbls	r6, {r0, r3, r9, fp, sp, pc}
   12cec:	andls	sl, r5, #7168	; 0x1c00
   12cf0:	movwls	r4, #17936	; 0x4610
   12cf4:	mrc	7, 7, APSR_nzcv, cr6, cr2, {7}
   12cf8:	bls	179910 <_dbus_user_database_lock_system@plt+0x1732e4>
   12cfc:	ldrtmi	r4, [r9], -r0, asr #12
   12d00:	movwls	r9, #1026	; 0x402
   12d04:	blls	238510 <_dbus_user_database_lock_system@plt+0x231ee4>
   12d08:			; <UNDEFINED> instruction: 0xf8d2f004
   12d0c:	sbcsle	r2, lr, r0, lsl #16
   12d10:			; <UNDEFINED> instruction: 0xf7f34628
   12d14:	strmi	lr, [r5], -r2, lsr #19
   12d18:	bls	13f460 <_dbus_user_database_lock_system@plt+0x138e34>
   12d1c:			; <UNDEFINED> instruction: 0x46494653
   12d20:	mrc	7, 4, APSR_nzcv, cr2, cr2, {7}
   12d24:			; <UNDEFINED> instruction: 0x4639b150
   12d28:			; <UNDEFINED> instruction: 0x462a4630
   12d2c:			; <UNDEFINED> instruction: 0xf856f7fd
   12d30:	strcs	fp, [r1], #-288	; 0xfffffee0
   12d34:			; <UNDEFINED> instruction: 0xf7f24628
   12d38:	strb	lr, [r9, r0, asr #31]
   12d3c:	strtmi	r4, [r0], -lr, lsl #22
   12d40:	strcs	r4, [r0], #-2318	; 0xfffff6f2
   12d44:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12d48:			; <UNDEFINED> instruction: 0xf7f24479
   12d4c:			; <UNDEFINED> instruction: 0xe7f1ee72
   12d50:	strtmi	r4, [r0], -r9, lsl #22
   12d54:	strtmi	r4, [ip], -sl, lsl #18
   12d58:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12d5c:			; <UNDEFINED> instruction: 0xf7f24479
   12d60:	ldr	lr, [r5, r8, ror #28]!
   12d64:	stmdb	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12d68:	andeq	r0, r2, lr, lsl #26
   12d6c:	andeq	r0, r0, ip, asr #12
   12d70:	ldrdeq	r0, [r2], -lr
   12d74:	andeq	r0, r2, ip, asr #25
   12d78:	andeq	r0, r0, r0, lsr r6
   12d7c:			; <UNDEFINED> instruction: 0x0000a3bc
   12d80:	andeq	sl, r0, r8, lsr #7
   12d84:	mvnsmi	lr, #737280	; 0xb4000
   12d88:	bmi	ae47d4 <_dbus_user_database_lock_system@plt+0xade1a8>
   12d8c:	blmi	afefd8 <_dbus_user_database_lock_system@plt+0xaf89ac>
   12d90:	ldrbtmi	sl, [sl], #-3844	; 0xfffff0fc
   12d94:	strmi	sl, [r4], -r8, lsl #26
   12d98:	ldmpl	r3, {r3, r4, r5, r9, sl, lr}^
   12d9c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   12da0:	ldmdavs	fp, {r0, r1, r2, r5, r9, sl, fp, lr}
   12da4:			; <UNDEFINED> instruction: 0xf04f930f
   12da8:			; <UNDEFINED> instruction: 0xf7f20300
   12dac:			; <UNDEFINED> instruction: 0x4639ee9c
   12db0:	andcs	r4, r0, #40, 12	; 0x2800000
   12db4:			; <UNDEFINED> instruction: 0xf7f3447e
   12db8:	blmi	8cd958 <_dbus_user_database_lock_system@plt+0x8c732c>
   12dbc:	ldrbtmi	r4, [fp], #-3874	; 0xfffff0de
   12dc0:	svceq	0x0000f1b9
   12dc4:	ldrmi	fp, [lr], -r8, lsl #30
   12dc8:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
   12dcc:	ldrbtmi	r4, [r9], #1151	; 0x47f
   12dd0:	bge	cae48 <_dbus_user_database_lock_system@plt+0xc481c>
   12dd4:	strtmi	sl, [r8], -r1, lsl #18
   12dd8:			; <UNDEFINED> instruction: 0xf7f34643
   12ddc:	ldrtmi	lr, [r2], -lr, lsl #23
   12de0:			; <UNDEFINED> instruction: 0x46204639
   12de4:	stmdb	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12de8:	stmdbls	r1, {r3, r4, r5, r7, r8, ip, sp, pc}
   12dec:	ldmib	sp, {r5, r9, sl, lr}^
   12df0:	stmdavs	r9, {r1, r9, ip, sp}
   12df4:			; <UNDEFINED> instruction: 0xf7f24419
   12df8:	cmnlt	r0, r6, asr sp
   12dfc:	strtmi	r4, [r0], -r9, asr #12
   12e00:	stc	7, cr15, [r0, #-968]	; 0xfffffc38
   12e04:	strtmi	fp, [r8], -r8, asr #2
   12e08:	svc	0x00dcf7f2
   12e0c:			; <UNDEFINED> instruction: 0xf7f24628
   12e10:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
   12e14:	ldrdcs	sp, [r1], -sp	; <UNPREDICTABLE>
   12e18:	andcs	lr, r0, r0
   12e1c:	blmi	1e5654 <_dbus_user_database_lock_system@plt+0x1df028>
   12e20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12e24:	blls	3ece94 <_dbus_user_database_lock_system@plt+0x3e6868>
   12e28:	qaddle	r4, sl, r2
   12e2c:	pop	{r0, r4, ip, sp, pc}
   12e30:			; <UNDEFINED> instruction: 0xf7f383f0
   12e34:	svclt	0x0000e906
   12e38:	andeq	r0, r2, lr, lsl #24
   12e3c:	andeq	r0, r0, ip, asr #12
   12e40:	andeq	sp, r0, r8, lsl #6
   12e44:	andeq	sp, r0, r2, lsl #6
   12e48:	strdeq	sp, [r0], -r8
   12e4c:	andeq	sp, r0, sl, lsl r3
   12e50:	andeq	r0, r2, r0, lsl #23
   12e54:			; <UNDEFINED> instruction: 0x4606b5f0
   12e58:	ldrmi	fp, [r5], -r3, lsl #1
   12e5c:			; <UNDEFINED> instruction: 0x460c461f
   12e60:	and	fp, r7, r1, lsr #18
   12e64:	bl	1cd0e38 <_dbus_user_database_lock_system@plt+0x1cca80c>
   12e68:	strcc	fp, [ip], #-384	; 0xfffffe80
   12e6c:	strtmi	r6, [r8], -r1, lsr #16
   12e70:	mvnsle	r2, r0, lsl #18
   12e74:	ldrtmi	r4, [r8], -r7, lsl #20
   12e78:	ldrtmi	r4, [r3], -r7, lsl #18
   12e7c:	strls	r4, [r0, #-1146]	; 0xfffffb86
   12e80:			; <UNDEFINED> instruction: 0xf7f24479
   12e84:	strdcs	lr, [r0], -ip
   12e88:	ldcllt	0, cr11, [r0, #12]!
   12e8c:	andlt	r4, r3, r0, lsr #12
   12e90:	svclt	0x0000bdf0
   12e94:	andeq	sp, r0, r4, ror r2
   12e98:	andeq	sp, r0, ip, lsl #5
   12e9c:	mvnsmi	lr, #737280	; 0xb4000
   12ea0:			; <UNDEFINED> instruction: 0x460f461e
   12ea4:	pkhbtmi	r4, r0, r5, lsl #12
   12ea8:	blx	15d0ea2 <_dbus_user_database_lock_system@plt+0x15ca876>
   12eac:			; <UNDEFINED> instruction: 0xf8df4631
   12eb0:			; <UNDEFINED> instruction: 0xf7f8906c
   12eb4:	ldrbtmi	pc, [r9], #2711	; 0xa97	; <UNPREDICTABLE>
   12eb8:	ldmdblt	r0, {r2, r9, sl, lr}
   12ebc:	pop	{r5, r9, sl, lr}
   12ec0:			; <UNDEFINED> instruction: 0x462883f8
   12ec4:	stmia	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12ec8:	bicslt	r4, r8, r5, lsl #12
   12ecc:	ldrtmi	r4, [r8], -r1, asr #12
   12ed0:			; <UNDEFINED> instruction: 0xf7fc462a
   12ed4:	strmi	pc, [r4], -r3, lsl #31
   12ed8:	blmi	481480 <_dbus_user_database_lock_system@plt+0x47ae54>
   12edc:	ldmdbmi	r1, {r4, r5, r9, sl, lr}
   12ee0:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12ee4:			; <UNDEFINED> instruction: 0xf7f24479
   12ee8:	strtmi	lr, [r8], -r4, lsr #27
   12eec:	mcr	7, 7, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   12ef0:	pop	{r5, r9, sl, lr}
   12ef4:			; <UNDEFINED> instruction: 0x462883f8
   12ef8:			; <UNDEFINED> instruction: 0xf7f22401
   12efc:			; <UNDEFINED> instruction: 0x4620eede
   12f00:	mvnshi	lr, #12386304	; 0xbd0000
   12f04:	ldrtmi	r4, [r0], -r6, lsl #22
   12f08:	strtmi	r4, [ip], -r7, lsl #18
   12f0c:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12f10:			; <UNDEFINED> instruction: 0xf7f24479
   12f14:	strtmi	lr, [r0], -lr, lsl #27
   12f18:	mvnshi	lr, #12386304	; 0xbd0000
   12f1c:	andeq	r0, r2, sl, ror #21
   12f20:	andeq	r0, r0, r0, lsr r6
   12f24:	andeq	sl, r0, r0, lsr #4
   12f28:	strdeq	sl, [r0], -r4
   12f2c:	svcmi	0x00f0e92d
   12f30:			; <UNDEFINED> instruction: 0x461fb095
   12f34:	stmib	sp, {r1, r7, r8, r9, fp, lr}^
   12f38:	bmi	fe09b354 <_dbus_user_database_lock_system@plt+0xfe094d28>
   12f3c:	andhi	pc, r8, #14614528	; 0xdf0000
   12f40:	ldrbtmi	r4, [r8], #1146	; 0x47a
   12f44:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   12f48:			; <UNDEFINED> instruction: 0xf04f9313
   12f4c:	andls	r0, r4, r0, lsl #6
   12f50:	blx	16d0f4a <_dbus_user_database_lock_system@plt+0x16ca91e>
   12f54:	cmnle	fp, r0, lsl #16
   12f58:	strtmi	sl, [r0], -pc, lsl #24
   12f5c:	stmia	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12f60:			; <UNDEFINED> instruction: 0xf7fc9804
   12f64:	stmdbls	r4, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
   12f68:	bge	27db90 <_dbus_user_database_lock_system@plt+0x277564>
   12f6c:			; <UNDEFINED> instruction: 0xf7fc9400
   12f70:	andls	pc, r3, pc, ror #27
   12f74:	suble	r2, lr, r0, lsl #16
   12f78:	strtmi	sl, [r0], -fp, lsl #24
   12f7c:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12f80:	stmdacs	r0, {r0, r1, ip, pc}
   12f84:	adchi	pc, sl, r0
   12f88:			; <UNDEFINED> instruction: 0xf7fc9804
   12f8c:			; <UNDEFINED> instruction: 0x4e6ffafb
   12f90:			; <UNDEFINED> instruction: 0xa1bcf8df
   12f94:	ldrbtmi	r4, [lr], #-3439	; 0xfffff291
   12f98:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
   12f9c:	ldrbtmi	r4, [sp], #-1274	; 0xfffffb06
   12fa0:	ands	r4, ip, r1, lsl #13
   12fa4:	strtmi	r6, [r0], -r9, ror #16
   12fa8:	stc	7, cr15, [sl, #-968]!	; 0xfffffc38
   12fac:	stmdbmi	sl!, {r3, r5, r8, r9, ip, sp, pc}^
   12fb0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   12fb4:	stc	7, cr15, [r6], #-968	; 0xfffffc38
   12fb8:	stmdavs	r9!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   12fbc:			; <UNDEFINED> instruction: 0xf7f24620
   12fc0:	bicslt	lr, r0, r0, lsr #26
   12fc4:	strtmi	r6, [r1], -fp, lsr #16
   12fc8:	movwcc	r4, #5704	; 0x1648
   12fcc:			; <UNDEFINED> instruction: 0xf003602b
   12fd0:	stmdacs	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   12fd4:	ldrbmi	sp, [r9], -r6, asr #32
   12fd8:			; <UNDEFINED> instruction: 0xf7f24620
   12fdc:	ldmdavs	r3!, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
   12fe0:			; <UNDEFINED> instruction: 0xdc042b00
   12fe4:	andcs	r6, r0, #7536640	; 0x730000
   12fe8:	movwcc	r6, #4146	; 0x1032
   12fec:			; <UNDEFINED> instruction: 0x46516073
   12ff0:			; <UNDEFINED> instruction: 0xf7f24620
   12ff4:	stmdacs	r0, {r3, sl, fp, sp, lr, pc}
   12ff8:	blmi	1647750 <_dbus_user_database_lock_system@plt+0x1641124>
   12ffc:	ldmdbmi	r8, {r9, sp}^
   13000:	andls	r4, r3, #56, 12	; 0x3800000
   13004:			; <UNDEFINED> instruction: 0xf8584479
   13008:			; <UNDEFINED> instruction: 0xf7f22003
   1300c:			; <UNDEFINED> instruction: 0x4620ed12
   13010:	b	fe8d0fe0 <_dbus_user_database_lock_system@plt+0xfe8ca9b4>
   13014:	stmdals	r4, {r4, sp, lr, pc}
   13018:	blx	fe7d1010 <_dbus_user_database_lock_system@plt+0xfe7ca9e4>
   1301c:	andpl	lr, r8, #3620864	; 0x374000
   13020:	blls	41b42c <_dbus_user_database_lock_system@plt+0x414e00>
   13024:	strcs	lr, [r0, #-2509]	; 0xfffff633
   13028:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
   1302c:	stc2	7, cr15, [r2, #988]!	; 0x3dc
   13030:			; <UNDEFINED> instruction: 0x46204639
   13034:	ldm	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13038:	blmi	106596c <_dbus_user_database_lock_system@plt+0x105f340>
   1303c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13040:	blls	4ed0b0 <_dbus_user_database_lock_system@plt+0x4e6a84>
   13044:	cmnle	r8, sl, asr r0
   13048:	andslt	r9, r5, r3, lsl #16
   1304c:	svchi	0x00f0e8bd
   13050:	ldrtmi	r4, [r8], -r6, asr #20
   13054:	movwcs	r4, #2374	; 0x946
   13058:	movwls	r4, #13434	; 0x347a
   1305c:			; <UNDEFINED> instruction: 0xf7f24479
   13060:	strb	lr, [r9, lr, lsl #22]!
   13064:	ldrtmi	r9, [sl], -r7
   13068:	strtmi	r9, [r1], -r4, lsl #16
   1306c:	stc2	7, cr15, [r4], {252}	; 0xfc
   13070:	stmdacs	r0, {r0, r1, ip, pc}
   13074:	blls	2073a8 <_dbus_user_database_lock_system@plt+0x200d7c>
   13078:	movwls	r9, #14340	; 0x3804
   1307c:	ldc2l	7, cr15, [lr, #-1008]	; 0xfffffc10
   13080:	stmdals	r5, {r0, r9, sl, lr}
   13084:	b	fe251054 <_dbus_user_database_lock_system@plt+0xfe24aa28>
   13088:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, pc}
   1308c:	stmdals	r4, {r0, r2, r4, r5, r7, ip, lr, pc}
   13090:			; <UNDEFINED> instruction: 0xf7fc9303
   13094:			; <UNDEFINED> instruction: 0x4602fd53
   13098:	andls	r9, sl, #327680	; 0x50000
   1309c:	svc	0x00dcf7f2
   130a0:	strmi	r9, [r5], -r3, lsl #22
   130a4:	eorsle	r2, lr, r0, lsl #16
   130a8:	cmncs	r3, sl, lsl #20
   130ac:	stcl	7, cr15, [ip], {242}	; 0xf2
   130b0:	mvnlt	r9, r3
   130b4:	strtmi	r9, [sl], -r4, lsl #18
   130b8:			; <UNDEFINED> instruction: 0xf7fc9806
   130bc:	strmi	pc, [r3], -pc, lsl #29
   130c0:	strtmi	r9, [r8], -r3
   130c4:			; <UNDEFINED> instruction: 0xf7f2b9fb
   130c8:	blmi	94e8b0 <_dbus_user_database_lock_system@plt+0x948284>
   130cc:	ldrtmi	r4, [r8], -r9, lsr #18
   130d0:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   130d4:			; <UNDEFINED> instruction: 0xf7f24479
   130d8:	ldr	lr, [r8, ip, lsr #25]
   130dc:			; <UNDEFINED> instruction: 0x46384b1f
   130e0:			; <UNDEFINED> instruction: 0xf8584925
   130e4:	ldrbtmi	r2, [r9], #-3
   130e8:	stc	7, cr15, [r2], #968	; 0x3c8
   130ec:	strtmi	lr, [r8], -r4, lsr #15
   130f0:	stcl	7, cr15, [r2, #968]!	; 0x3c8
   130f4:	stmdbmi	r1!, {r0, r3, r4, r8, r9, fp, lr}
   130f8:			; <UNDEFINED> instruction: 0xf8584638
   130fc:	ldrbtmi	r2, [r9], #-3
   13100:	ldc	7, cr15, [r6], {242}	; 0xf2
   13104:			; <UNDEFINED> instruction: 0xf7f2e783
   13108:	blls	1ce870 <_dbus_user_database_lock_system@plt+0x1c8244>
   1310c:	strbmi	r9, [r8], -r4, lsl #20
   13110:	strls	r4, [r1, -r1, lsr #12]
   13114:	movwcs	r9, #768	; 0x300
   13118:	stc2l	0, cr15, [r4, #-12]
   1311c:	svclt	0x00181e03
   13120:	movwls	r2, #13057	; 0x3301
   13124:	blmi	38cef8 <_dbus_user_database_lock_system@plt+0x3868cc>
   13128:	ldmdbmi	r5, {r3, r4, r5, r9, sl, lr}
   1312c:	ldrbtmi	r9, [r9], #-1283	; 0xfffffafd
   13130:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13134:	ldcl	7, cr15, [ip], #-968	; 0xfffffc38
   13138:			; <UNDEFINED> instruction: 0xf7f2e769
   1313c:	svclt	0x0000ef82
   13140:	andeq	r0, r0, ip, asr #12
   13144:	andeq	r0, r2, r0, ror #20
   13148:	andeq	r0, r2, lr, asr sl
   1314c:	andeq	r1, r2, r2, ror r6
   13150:	andeq	sp, r0, ip, asr #3
   13154:	andeq	r1, r2, sl, ror #12
   13158:	andeq	fp, r0, r2, ror #13
   1315c:	andeq	r0, r0, r0, lsr r6
   13160:	andeq	sl, r0, r0, lsl #2
   13164:	andeq	sp, r0, r2, lsr r1
   13168:	andeq	r0, r2, r4, ror #18
   1316c:	andeq	sp, r0, r0, ror #1
   13170:	andeq	sl, r0, r8, asr #9
   13174:	andeq	sl, r0, r0, lsr r0
   13178:	andeq	sl, r0, lr, lsl r0
   1317c:	andeq	sl, r0, r6
   13180:	ldrdeq	r9, [r0], -r6
   13184:			; <UNDEFINED> instruction: 0x460fb5f8
   13188:	strmi	r4, [r5], -sp, lsl #24
   1318c:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}
   13190:	and	fp, sl, r9, lsl r9
   13194:	svcne	0x0014f854
   13198:			; <UNDEFINED> instruction: 0x4628b139
   1319c:			; <UNDEFINED> instruction: 0xf7f34626
   131a0:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   131a4:			; <UNDEFINED> instruction: 0x4630d1f6
   131a8:	bmi	1c2990 <_dbus_user_database_lock_system@plt+0x1bc364>
   131ac:	stmdbmi	r6, {r3, r4, r5, r9, sl, lr}
   131b0:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   131b4:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   131b8:	b	1851188 <_dbus_user_database_lock_system@plt+0x184ab5c>
   131bc:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   131c0:	andeq	r0, r2, r8, lsl #29
   131c4:			; <UNDEFINED> instruction: 0x0000cfba
   131c8:	ldrdeq	ip, [r0], -r2
   131cc:	svcmi	0x00f0e92d
   131d0:	svcmi	0x003ab0a7
   131d4:	mrcmi	6, 1, r4, cr10, cr5, {0}
   131d8:	ldrbtmi	r2, [pc], #-627	; 131e0 <_dbus_user_database_lock_system@plt+0xcbb4>
   131dc:	ldrmi	r9, [ip], -r0, lsl #4
   131e0:	ldrmi	r4, [r9], -r9, lsl #13
   131e4:	movwls	r2, #8960	; 0x2300
   131e8:	movwls	sl, #6920	; 0x1b08
   131ec:	ldmibpl	lr!, {r7, r9, sl, lr}
   131f0:	strtmi	sl, [r8], -r7, lsl #22
   131f4:	ldmdavs	r6!, {r0, r1, r4, r5, r8, r9, sl, fp, lr}
   131f8:			; <UNDEFINED> instruction: 0xf04f9625
   131fc:			; <UNDEFINED> instruction: 0xf7f30600
   13200:	ldrbtmi	lr, [pc], #-2534	; 13208 <_dbus_user_database_lock_system@plt+0xcbdc>
   13204:	andcs	fp, r0, r8, asr r9
   13208:	blmi	b65acc <_dbus_user_database_lock_system@plt+0xb5f4a0>
   1320c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13210:	blls	96d280 <_dbus_user_database_lock_system@plt+0x966c54>
   13214:	qdaddle	r4, sl, pc	; <UNPREDICTABLE>
   13218:	pop	{r0, r1, r2, r5, ip, sp, pc}
   1321c:	stmdals	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13220:			; <UNDEFINED> instruction: 0xf7ff4621
   13224:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   13228:	stmdbvs	r1, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   1322c:	bls	224ac0 <_dbus_user_database_lock_system@plt+0x21e494>
   13230:			; <UNDEFINED> instruction: 0xf7ff6800
   13234:	strmi	pc, [r6], -pc, lsl #28
   13238:	rscle	r2, r4, r0, lsl #16
   1323c:			; <UNDEFINED> instruction: 0xf7fc4648
   13240:			; <UNDEFINED> instruction: 0x4682fcfb
   13244:			; <UNDEFINED> instruction: 0xf8cd4628
   13248:			; <UNDEFINED> instruction: 0xf7f2a014
   1324c:	strmi	lr, [r5], -r6, lsl #30
   13250:			; <UNDEFINED> instruction: 0xf10db1d0
   13254:			; <UNDEFINED> instruction: 0xf10d0b24
   13258:			; <UNDEFINED> instruction: 0x46590a5c
   1325c:	stmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13260:			; <UNDEFINED> instruction: 0x46586872
   13264:	cmncs	r6, r3, asr r6
   13268:	ldc	7, cr15, [lr, #968]!	; 0x3c8
   1326c:	ldrbmi	fp, [r1], -r8, asr #2
   13270:	stmdals	r5, {r1, r4, r5, r7, fp, sp, lr}
   13274:			; <UNDEFINED> instruction: 0x46514790
   13278:			; <UNDEFINED> instruction: 0x4658b1d0
   1327c:	svc	0x0018f7f2
   13280:			; <UNDEFINED> instruction: 0x4628b950
   13284:	ldc	7, cr15, [r8, #-968]	; 0xfffffc38
   13288:			; <UNDEFINED> instruction: 0x46204b10
   1328c:	ldmpl	sl!, {r4, r8, fp, lr}^
   13290:			; <UNDEFINED> instruction: 0xf7f24479
   13294:	ldr	lr, [r6, lr, asr #23]!
   13298:	strbmi	r4, [r8], -r1, asr #12
   1329c:			; <UNDEFINED> instruction: 0xf7fc462a
   132a0:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   132a4:	strtmi	sp, [r8], -sp, ror #1
   132a8:	stc	7, cr15, [r6, #-968]	; 0xfffffc38
   132ac:	str	r2, [fp, r1]!
   132b0:			; <UNDEFINED> instruction: 0xf7f24658
   132b4:			; <UNDEFINED> instruction: 0xe7e4ea9a
   132b8:	mcr	7, 6, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
   132bc:	andeq	r0, r2, r6, asr #15
   132c0:	andeq	r0, r0, ip, asr #12
   132c4:	muleq	r2, lr, r7
   132c8:	muleq	r2, r4, r7
   132cc:	andeq	r0, r0, r0, lsr r6
   132d0:	andeq	r9, r0, r4, ror lr
   132d4:	svcmi	0x00f0e92d
   132d8:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   132dc:	ldrmi	r8, [r0], -r2, lsl #22
   132e0:	ldrmi	r4, [r4], -r4, asr #28
   132e4:	ldrmi	r2, [r8], r0, lsl #4
   132e8:	sxtab16mi	r4, sl, lr, ror #8
   132ec:			; <UNDEFINED> instruction: 0x4619b0bf
   132f0:			; <UNDEFINED> instruction: 0xf8dfab04
   132f4:	strls	fp, [r2, #-260]	; 0xfffffefc
   132f8:	ldrbtmi	r4, [fp], #3392	; 0xd40
   132fc:	rsbscs	r9, r3, #0, 4
   13300:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   13304:			; <UNDEFINED> instruction: 0xf04f953d
   13308:			; <UNDEFINED> instruction: 0xf7f30500
   1330c:	stmdblt	r8!, {r5, r6, r8, fp, sp, lr, pc}^
   13310:	bmi	edb318 <_dbus_user_database_lock_system@plt+0xed4cec>
   13314:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   13318:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1331c:	subsmi	r9, sl, sp, lsr fp
   13320:	eorslt	sp, pc, r5, ror #2
   13324:	blhi	ce620 <_dbus_user_database_lock_system@plt+0xc7ff4>
   13328:	svchi	0x00f0e8bd
   1332c:	strbmi	r9, [r1], -r4, lsl #16
   13330:			; <UNDEFINED> instruction: 0xff28f7ff
   13334:	andls	r4, r3, r5, lsl #12
   13338:	rscle	r2, r9, r0, lsl #16
   1333c:	ldrbmi	sl, [r0], -r5, lsl #22
   13340:			; <UNDEFINED> instruction: 0x461fae13
   13344:	bcc	44eb6c <_dbus_user_database_lock_system@plt+0x448540>
   13348:	ldc2l	7, cr15, [r6], #-1008	; 0xfffffc10
   1334c:			; <UNDEFINED> instruction: 0x46394632
   13350:	strtmi	r4, [r0], -r1, lsl #13
   13354:			; <UNDEFINED> instruction: 0xf9b0f006
   13358:	cmnlt	r0, #3
   1335c:	mvnlt	r6, ip, lsr #18
   13360:	svcge	0x0021340c
   13364:	ands	sl, r4, pc, lsr #26
   13368:	stccc	8, cr15, [r8], {84}	; 0x54
   1336c:			; <UNDEFINED> instruction: 0x46304639
   13370:			; <UNDEFINED> instruction: 0xf0069500
   13374:	msrlt	SPSR_, #3096576	; 0x2f4000
   13378:			; <UNDEFINED> instruction: 0xf8544629
   1337c:	strbmi	r3, [r8], -r4, lsl #24
   13380:			; <UNDEFINED> instruction: 0x462a4798
   13384:	movwlt	r4, #34361	; 0x8639
   13388:	strcc	r4, [ip], #-1584	; 0xfffff9d0
   1338c:			; <UNDEFINED> instruction: 0xf9d6f006
   13390:			; <UNDEFINED> instruction: 0xf854b1f8
   13394:	bcs	1e3cc <_dbus_user_database_lock_system@plt+0x17da0>
   13398:	mnf<illegal precision>z	f5, f6
   1339c:			; <UNDEFINED> instruction: 0x46310a10
   133a0:			; <UNDEFINED> instruction: 0xf9e4f006
   133a4:	stflsd	f3, [r3], {48}	; 0x30
   133a8:	stmdbls	r2, {r4, r6, r9, sl, lr}
   133ac:			; <UNDEFINED> instruction: 0xf7fc4622
   133b0:	ldmiblt	r8!, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   133b4:			; <UNDEFINED> instruction: 0xf7f29803
   133b8:	blmi	4ce5c0 <_dbus_user_database_lock_system@plt+0x4c7f94>
   133bc:	ldmdbmi	r2, {r6, r9, sl, lr}
   133c0:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   133c4:			; <UNDEFINED> instruction: 0xf7f24479
   133c8:			; <UNDEFINED> instruction: 0xe7a1eb34
   133cc:			; <UNDEFINED> instruction: 0xf0064630
   133d0:	vnmla.f16	s30, s17, s30
   133d4:			; <UNDEFINED> instruction: 0x46310a10
   133d8:			; <UNDEFINED> instruction: 0xf9d8f006
   133dc:			; <UNDEFINED> instruction: 0xf7f29803
   133e0:	strb	lr, [sl, ip, ror #24]!
   133e4:			; <UNDEFINED> instruction: 0xf7f24620
   133e8:	andcs	lr, r1, r8, ror #24
   133ec:			; <UNDEFINED> instruction: 0xf7f2e791
   133f0:	svclt	0x0000ee28
   133f4:			; <UNDEFINED> instruction: 0x000206b8
   133f8:	andeq	r0, r2, r6, lsr #13
   133fc:	andeq	r0, r0, ip, asr #12
   13400:	andeq	r0, r2, sl, lsl #13
   13404:	andeq	r0, r0, r0, lsr r6
   13408:	andeq	r9, r0, r0, asr #26
   1340c:	bmi	7a4c54 <_dbus_user_database_lock_system@plt+0x79e628>
   13410:			; <UNDEFINED> instruction: 0x461db530
   13414:	addslt	r4, r5, sp, lsl fp
   13418:	cfstrsge	mvf4, [r5], {122}	; 0x7a
   1341c:			; <UNDEFINED> instruction: 0x462158d3
   13420:	tstls	r3, #1769472	; 0x1b0000
   13424:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13428:	ldmib	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1342c:	strtmi	sl, [r0], -r3, lsl #18
   13430:	bl	bd1400 <_dbus_user_database_lock_system@plt+0xbcadd4>
   13434:			; <UNDEFINED> instruction: 0xf7f24620
   13438:	stmdbge	r4, {r1, r2, r5, sl, fp, sp, lr, pc}
   1343c:			; <UNDEFINED> instruction: 0xf7f24620
   13440:	stmdals	r3, {r3, r5, r8, r9, fp, sp, lr, pc}
   13444:			; <UNDEFINED> instruction: 0xf7ff4629
   13448:	stlexlt	pc, sp, [r0]
   1344c:	strtmi	r6, [fp], -r1, lsl #18
   13450:	stmdavs	r0, {r2, r9, fp, ip, pc}
   13454:	ldc2l	7, cr15, [lr], #1020	; 0x3fc
   13458:	stmdbls	r4, {r3, r6, r8, ip, sp, pc}
   1345c:	bmi	324d04 <_dbus_user_database_lock_system@plt+0x31e6d8>
   13460:	tstls	r0, r3, lsl #22
   13464:	stmdbmi	fp, {r1, r3, r4, r5, r6, sl, lr}
   13468:			; <UNDEFINED> instruction: 0xf7f24479
   1346c:	bmi	2cd894 <_dbus_user_database_lock_system@plt+0x2c7268>
   13470:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   13474:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13478:	subsmi	r9, sl, r3, lsl fp
   1347c:	andcs	sp, r0, r2, lsl #2
   13480:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   13484:	ldcl	7, cr15, [ip, #968]	; 0x3c8
   13488:	andeq	r0, r2, r8, lsl #11
   1348c:	andeq	r0, r0, ip, asr #12
   13490:	andeq	ip, r0, r0, asr sp
   13494:	andeq	ip, r0, ip, ror #26
   13498:	andeq	r0, r2, lr, lsr #10
   1349c:	mvnsmi	lr, #737280	; 0xb4000
   134a0:			; <UNDEFINED> instruction: 0xf8dfb085
   134a4:			; <UNDEFINED> instruction: 0x4616c098
   134a8:	andcs	r4, r0, #37, 30	; 0x94
   134ac:			; <UNDEFINED> instruction: 0xf8dd44fc
   134b0:	andls	r8, r0, #52	; 0x34
   134b4:			; <UNDEFINED> instruction: 0xf85c4605
   134b8:	strmi	r7, [r8], -r7
   134bc:			; <UNDEFINED> instruction: 0x4641461c
   134c0:	rsbscs	sl, r3, #2048	; 0x800
   134c4:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   134c8:	smladxls	r3, pc, r8, r6	; <UNPREDICTABLE>
   134cc:	streq	pc, [r0, -pc, asr #32]
   134d0:	ldmda	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   134d4:	svcls	0x0002b1f8
   134d8:	eorvs	fp, r7, r4, lsl #2
   134dc:			; <UNDEFINED> instruction: 0x46384919
   134e0:			; <UNDEFINED> instruction: 0xf7f34479
   134e4:	ldmdblt	r0, {r2, r4, r5, fp, sp, lr, pc}^
   134e8:	blmi	565d4c <_dbus_user_database_lock_system@plt+0x55f720>
   134ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   134f0:	blls	ed560 <_dbus_user_database_lock_system@plt+0xe6f34>
   134f4:	tstle	lr, sl, asr r0
   134f8:	pop	{r0, r2, ip, sp, pc}
   134fc:			; <UNDEFINED> instruction: 0x463983f0
   13500:			; <UNDEFINED> instruction: 0xf7fe4628
   13504:	cmplt	r0, r1, lsr ip	; <UNPREDICTABLE>
   13508:	svceq	0x0000f1b9
   1350c:			; <UNDEFINED> instruction: 0xf8c9d005
   13510:	andcs	r0, r1, r0
   13514:	andcs	lr, r2, r8, ror #15
   13518:	andcs	lr, r1, r6, ror #15
   1351c:	stcls	7, cr14, [r2], {228}	; 0xe4
   13520:	bmi	2a4e28 <_dbus_user_database_lock_system@plt+0x29e7fc>
   13524:	stmdbmi	sl, {r0, r1, r4, r5, r9, sl, lr}
   13528:	strls	r4, [r0], #-1146	; 0xfffffb86
   1352c:			; <UNDEFINED> instruction: 0xf7f24479
   13530:	andcs	lr, r2, r6, lsr #17
   13534:			; <UNDEFINED> instruction: 0xf7f2e7d8
   13538:	svclt	0x0000ed84
   1353c:	strdeq	r0, [r2], -r4
   13540:	andeq	r0, r0, ip, asr #12
   13544:	andeq	sl, r0, r4, ror r3
   13548:			; <UNDEFINED> instruction: 0x000204b4
   1354c:	ldrdeq	ip, [r0], -r8
   13550:	andeq	ip, r0, r4, lsl #19
   13554:	svcmi	0x00f0e92d
   13558:	svcmi	0x006fb0ab
   1355c:	stclmi	6, cr4, [pc], #-84	; 13510 <_dbus_user_database_lock_system@plt+0xcee4>
   13560:	ldrbtmi	r4, [pc], #-1672	; 13568 <_dbus_user_database_lock_system@plt+0xcf3c>
   13564:	ldrmi	r9, [r1], -r1, lsl #6
   13568:	andls	sl, r0, #4, 20	; 0x4000
   1356c:	bmi	1b24dec <_dbus_user_database_lock_system@plt+0x1b1e7c0>
   13570:	ldmdbpl	ip!, {r3, r8, r9, fp, sp, pc}
   13574:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   13578:	ldrdge	pc, [r8, pc]!	; <UNPREDICTABLE>
   1357c:	strtls	r6, [r9], #-2084	; 0xfffff7dc
   13580:	streq	pc, [r0], #-79	; 0xffffffb1
   13584:			; <UNDEFINED> instruction: 0xff8af7ff
   13588:			; <UNDEFINED> instruction: 0x460444fa
   1358c:	subsle	r2, r2, r0, lsl #16
   13590:	svclt	0x00182801
   13594:	cmple	r2, r0, lsl #8
   13598:	stmdbge	r6, {r2, fp, ip, pc}
   1359c:	mrrc	7, 15, pc, r4, cr2	; <UNPREDICTABLE>
   135a0:			; <UNDEFINED> instruction: 0xf04fb910
   135a4:	movwls	r3, #25599	; 0x63ff
   135a8:	stmdbge	r5, {r2, fp, ip, pc}
   135ac:	ldmib	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   135b0:	suble	r2, r7, r0, lsl #16
   135b4:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   135b8:	bleq	d4f9f4 <_dbus_user_database_lock_system@plt+0xd493c8>
   135bc:	strbmi	r4, [sl], -r8, lsr #12
   135c0:			; <UNDEFINED> instruction: 0xf0064659
   135c4:			; <UNDEFINED> instruction: 0x4605f879
   135c8:	suble	r2, ip, r0, lsl #16
   135cc:	mrrcne	10, 0, r9, r1, cr6
   135d0:	ldmdbmi	r5, {r0, r2, ip, lr, pc}^
   135d4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   135d8:			; <UNDEFINED> instruction: 0xf8daf006
   135dc:	bls	17fbc4 <_dbus_user_database_lock_system@plt+0x179598>
   135e0:	andle	r1, r5, r3, asr ip
   135e4:			; <UNDEFINED> instruction: 0x46484951
   135e8:			; <UNDEFINED> instruction: 0xf0064479
   135ec:	teqlt	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   135f0:	suble	r2, r2, r1, lsl #24
   135f4:	ldrbmi	r4, [r8], -r9, asr #12
   135f8:			; <UNDEFINED> instruction: 0xf8b8f006
   135fc:	blmi	13422c4 <_dbus_user_database_lock_system@plt+0x133bc98>
   13600:	stmdbmi	ip, {r4, r5, r9, sl, lr}^
   13604:			; <UNDEFINED> instruction: 0xf85a2400
   13608:	ldrbtmi	r2, [r9], #-3
   1360c:	b	4515dc <_dbus_user_database_lock_system@plt+0x44afb0>
   13610:			; <UNDEFINED> instruction: 0x46494658
   13614:			; <UNDEFINED> instruction: 0xf8baf006
   13618:			; <UNDEFINED> instruction: 0xf7f24628
   1361c:	bmi	11ce35c <_dbus_user_database_lock_system@plt+0x11c7d30>
   13620:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   13624:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13628:	subsmi	r9, sl, r9, lsr #22
   1362c:			; <UNDEFINED> instruction: 0x4620d172
   13630:	pop	{r0, r1, r3, r5, ip, sp, pc}
   13634:			; <UNDEFINED> instruction: 0xf7f28ff0
   13638:	andls	lr, r6, r4, ror #28
   1363c:	mrc	7, 4, APSR_nzcv, cr0, cr2, {7}
   13640:	ldr	r9, [r7, r5]!
   13644:	mvnscc	pc, #79	; 0x4f
   13648:	ldr	r9, [r3, r5, lsl #6]!
   1364c:			; <UNDEFINED> instruction: 0x46404639
   13650:			; <UNDEFINED> instruction: 0xf7fc462a
   13654:	strmi	pc, [r4], -r3, asr #23
   13658:	stccs	6, cr4, [r0], {40}	; 0x28
   1365c:	strcs	sp, [r1], #-75	; 0xffffffb5
   13660:	bl	ad1630 <_dbus_user_database_lock_system@plt+0xacb004>
   13664:	blmi	ccd5d8 <_dbus_user_database_lock_system@plt+0xcc6fac>
   13668:	ldmdbmi	r4!, {r4, r5, r9, sl, lr}
   1366c:			; <UNDEFINED> instruction: 0xf85a462c
   13670:	ldrbtmi	r2, [r9], #-3
   13674:	ldmib	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13678:	stcge	7, cr14, [r7], {209}	; 0xd1
   1367c:	strtmi	r9, [r1], -r4, lsl #16
   13680:	svc	0x000af7f1
   13684:	stmdbls	r7, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   13688:	adcsle	r2, r8, r0, lsl #18
   1368c:	movwls	sl, #11017	; 0x2b09
   13690:			; <UNDEFINED> instruction: 0xf7f24618
   13694:	blls	cdf3c <_dbus_user_database_lock_system@plt+0xc7910>
   13698:	tstcs	r0, sl, lsl #20
   1369c:	movwls	r4, #13848	; 0x3618
   136a0:	stmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   136a4:	andls	r9, r2, r3, lsl #22
   136a8:			; <UNDEFINED> instruction: 0xf7f14618
   136ac:	bls	cf40c <_dbus_user_database_lock_system@plt+0xc8de0>
   136b0:	stmdbmi	r3!, {r1, r4, r5, r8, ip, sp, pc}
   136b4:	bls	1e4fdc <_dbus_user_database_lock_system@plt+0x1de9b0>
   136b8:			; <UNDEFINED> instruction: 0xf0064479
   136bc:	msrlt	CPSR_f, #11468800	; 0xaf0000
   136c0:			; <UNDEFINED> instruction: 0xf7f19807
   136c4:	stmdals	r4, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   136c8:			; <UNDEFINED> instruction: 0xf7f24621
   136cc:	stmdacs	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
   136d0:	stcls	0, cr13, [r7], {144}	; 0x90
   136d4:	addsle	r2, r2, r0, lsl #24
   136d8:			; <UNDEFINED> instruction: 0xf7f24620
   136dc:	ldmdbmi	r9, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   136e0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   136e4:	strbmi	r1, [r8], -r3, asr #24
   136e8:			; <UNDEFINED> instruction: 0xf8def006
   136ec:	stmdals	r7, {r4, r5, r6, r8, ip, sp, pc}
   136f0:	mrc	7, 5, APSR_nzcv, cr10, cr1, {7}
   136f4:			; <UNDEFINED> instruction: 0xf7f2e77e
   136f8:	blmi	38e280 <_dbus_user_database_lock_system@plt+0x387c54>
   136fc:			; <UNDEFINED> instruction: 0x46304912
   13700:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   13704:			; <UNDEFINED> instruction: 0xf7f24479
   13708:			; <UNDEFINED> instruction: 0xe788e994
   1370c:			; <UNDEFINED> instruction: 0xf7f19807
   13710:	ldrb	lr, [r4, -ip, lsr #29]!
   13714:	ldc	7, cr15, [r4], {242}	; 0xf2
   13718:	andeq	r0, r2, lr, lsr r4
   1371c:	andeq	r0, r0, ip, asr #12
   13720:			; <UNDEFINED> instruction: 0x0000ccb6
   13724:	andeq	r0, r2, r8, lsl r4
   13728:	andeq	ip, r0, r2, ror #24
   1372c:	andeq	ip, r0, ip, asr ip
   13730:	andeq	r0, r0, r0, lsr r6
   13734:	strdeq	r9, [r0], -sl
   13738:	andeq	r0, r2, lr, ror r3
   1373c:	muleq	r0, r2, sl
   13740:	muleq	r0, r8, fp
   13744:	andeq	ip, r0, sl, ror fp
   13748:	andeq	r9, r0, r0, lsl #20
   1374c:	ldrbmi	lr, [r0, sp, lsr #18]!
   13750:	ldcmi	0, cr11, [r6, #-536]!	; 0xfffffde8
   13754:	strls	sl, [r0], #-3075	; 0xfffff3fd
   13758:	ldcmi	6, cr4, [r5], #-92	; 0xffffffa4
   1375c:	sxtab16mi	r4, r8, sp, ror #8
   13760:	bmi	d24fac <_dbus_user_database_lock_system@plt+0xd1e980>
   13764:	movwls	r4, #5662	; 0x161e
   13768:	stmdbpl	ip!, {r2, r8, r9, fp, sp, pc}
   1376c:	sxtab16mi	r4, r2, sl, ror #8
   13770:	ldrdls	pc, [r4], #143	; 0x8f
   13774:	strls	r6, [r5], #-2084	; 0xfffff7dc
   13778:	streq	pc, [r0], #-79	; 0xffffffb1
   1377c:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   13780:	stmdacs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
   13784:	andcs	fp, r0, r8, lsl #30
   13788:			; <UNDEFINED> instruction: 0x4605d015
   1378c:			; <UNDEFINED> instruction: 0xf7f24638
   13790:	strmi	lr, [r4], -r4, ror #24
   13794:	eorsle	r2, r8, r0, lsl #16
   13798:	stfcsd	f3, [r1, #-788]	; 0xfffffcec
   1379c:	bmi	a07864 <_dbus_user_database_lock_system@plt+0xa01238>
   137a0:	stmdbmi	r7!, {r4, r5, r9, sl, lr}
   137a4:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
   137a8:			; <UNDEFINED> instruction: 0xf7f14479
   137ac:	strtmi	lr, [r0], -r8, ror #30
   137b0:	b	fe0d1780 <_dbus_user_database_lock_system@plt+0xfe0cb154>
   137b4:	bmi	8db7bc <_dbus_user_database_lock_system@plt+0x8d5190>
   137b8:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   137bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   137c0:	subsmi	r9, sl, r5, lsl #22
   137c4:	andlt	sp, r6, r0, lsr r1
   137c8:			; <UNDEFINED> instruction: 0x87f0e8bd
   137cc:	blx	13cf7de <_dbus_user_database_lock_system@plt+0x13c91b2>
   137d0:	stmdbcs	r0, {r0, r9, sl, lr}
   137d4:	ldrtmi	sp, [r2], -r3, ror #1
   137d8:			; <UNDEFINED> instruction: 0xf0024620
   137dc:	stmdacs	r0, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   137e0:	ldrbmi	sp, [r1], -r5, ror #1
   137e4:	strtmi	r4, [r2], -r0, asr #12
   137e8:	blx	ffe517e0 <_dbus_user_database_lock_system@plt+0xffe4b1b4>
   137ec:	blmi	5c1ed4 <_dbus_user_database_lock_system@plt+0x5bb8a8>
   137f0:	ldmdbmi	r6, {r4, r5, r9, sl, lr}
   137f4:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   137f8:			; <UNDEFINED> instruction: 0xf7f24479
   137fc:	bfi	lr, sl, #18, #5
   13800:			; <UNDEFINED> instruction: 0xf7fb9803
   13804:	strmi	pc, [r1], -r9, ror #29
   13808:	blmi	40d79c <_dbus_user_database_lock_system@plt+0x407170>
   1380c:	ldmdbmi	r0, {r4, r5, r9, sl, lr}
   13810:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13814:			; <UNDEFINED> instruction: 0xf7f24479
   13818:	strtmi	lr, [r0], -ip, lsl #18
   1381c:	strtmi	lr, [r0], -fp, asr #15
   13820:	b	12d17f0 <_dbus_user_database_lock_system@plt+0x12cb1c4>
   13824:	strb	r2, [r6, r1]
   13828:	stc	7, cr15, [sl], {242}	; 0xf2
   1382c:	andeq	r0, r2, r4, asr #4
   13830:	andeq	r0, r0, ip, asr #12
   13834:	andeq	ip, r0, r4, lsl #22
   13838:	andeq	r0, r2, r0, lsr #4
   1383c:	muleq	r0, sl, r7
   13840:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13844:	andeq	r0, r2, r6, ror #3
   13848:	andeq	r0, r0, r0, lsr r6
   1384c:	andeq	r9, r0, ip, lsl #18
   13850:	strdeq	r9, [r0], -r0
   13854:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   13858:	svcmi	0x00f0e92d
   1385c:	ldcmi	0, cr11, [sp], #-556	; 0xfffffdd4
   13860:			; <UNDEFINED> instruction: 0x461544fc
   13864:	ldrmi	r4, [r1], -pc, lsl #12
   13868:	andls	sl, r0, #20480	; 0x5000
   1386c:	bmi	ea50ec <_dbus_user_database_lock_system@plt+0xe9eac0>
   13870:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13874:	blge	238480 <_dbus_user_database_lock_system@plt+0x231e54>
   13878:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   1387c:	sxtab16mi	r4, r0, sl, ror #8
   13880:	ldrsbge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   13884:	strls	r6, [r9], #-2084	; 0xfffff7dc
   13888:	streq	pc, [r0], #-79	; 0xffffffb1
   1388c:	andsls	pc, r8, sp, asr #17
   13890:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   13894:	stmdacs	r2, {r1, r3, r4, r5, r6, r7, sl, lr}
   13898:	svclt	0x00089003
   1389c:	andsle	r4, r5, ip, asr #12
   138a0:	strtmi	r4, [r8], -r4, lsl #12
   138a4:	bl	ff651874 <_dbus_user_database_lock_system@plt+0xff64b248>
   138a8:	andls	r4, r3, r3, lsl #13
   138ac:	eorsle	r2, lr, r0, lsl #16
   138b0:	andsle	r2, r7, r1, lsl #24
   138b4:	ldrtmi	r4, [r0], -sl, lsr #20
   138b8:	blls	225d68 <_dbus_user_database_lock_system@plt+0x21f73c>
   138bc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   138c0:	mrc	7, 6, APSR_nzcv, cr12, cr1, {7}
   138c4:	strcs	r4, [r0], #-1624	; 0xfffff9a8
   138c8:	ldmib	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   138cc:	blmi	86616c <_dbus_user_database_lock_system@plt+0x85fb40>
   138d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   138d4:	blls	26d944 <_dbus_user_database_lock_system@plt+0x267318>
   138d8:	teqle	r6, sl, asr r0
   138dc:	andlt	r4, fp, r0, lsr #12
   138e0:	svchi	0x00f0e8bd
   138e4:	stmdals	r5, {r1, r2, r8, sl, fp, sp, pc}
   138e8:	strtmi	sl, [r9], -r7, lsl #20
   138ec:	stmda	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   138f0:	sbcsle	r2, pc, r0, lsl #16
   138f4:	blcs	3a514 <_dbus_user_database_lock_system@plt+0x33ee8>
   138f8:			; <UNDEFINED> instruction: 0x462bd0dc
   138fc:	rsbscs	r9, r9, #448	; 0x1c0
   13900:	ldrbmi	r2, [r8], -r1, ror #2
   13904:	andls	pc, r4, sp, asr #17
   13908:			; <UNDEFINED> instruction: 0xf7f29500
   1390c:			; <UNDEFINED> instruction: 0xb128e89e
   13910:	ldrtmi	r4, [r8], -r1, asr #12
   13914:			; <UNDEFINED> instruction: 0xf7fc465a
   13918:	ldmiblt	r0, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
   1391c:			; <UNDEFINED> instruction: 0x46304b13
   13920:			; <UNDEFINED> instruction: 0xf85a4913
   13924:	ldrbtmi	r2, [r9], #-3
   13928:	stm	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1392c:	blmi	40d85c <_dbus_user_database_lock_system@plt+0x407230>
   13930:	ldmdbmi	r0, {r4, r5, r9, sl, lr}
   13934:			; <UNDEFINED> instruction: 0xf85a465c
   13938:	ldrbtmi	r2, [r9], #-3
   1393c:	ldmda	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13940:	ldrbmi	lr, [r8], -r4, asr #15
   13944:	ldmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13948:			; <UNDEFINED> instruction: 0xf7f2e7c0
   1394c:	svclt	0x0000eb7a
   13950:	andeq	r0, r2, r0, asr #2
   13954:	andeq	r0, r0, ip, asr #12
   13958:	andeq	ip, r0, r4, asr #20
   1395c:	andeq	r0, r2, ip, lsl #2
   13960:	andeq	ip, r0, r8, lsl sl
   13964:	andeq	ip, r0, r6, asr #20
   13968:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1396c:	andeq	r0, r0, r0, lsr r6
   13970:	ldrdeq	r9, [r0], -lr
   13974:	andeq	r9, r0, sl, asr #15
   13978:	mvnsmi	lr, #737280	; 0xb4000
   1397c:			; <UNDEFINED> instruction: 0xf8dfb089
   13980:	stcge	0, cr12, [r3], {228}	; 0xe4
   13984:	ldrmi	r9, [r7], -r0, lsl #8
   13988:	ldrbtmi	r4, [ip], #3127	; 0xc37
   1398c:	ldrmi	r4, [r1], -lr, lsl #12
   13990:			; <UNDEFINED> instruction: 0x461d4a36
   13994:	blge	1b85a0 <_dbus_user_database_lock_system@plt+0x1b1f74>
   13998:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   1399c:	sxtab16mi	r4, r0, sl, ror #8
   139a0:	ldrdls	pc, [ip], #143	; 0x8f
   139a4:	strls	r6, [r7], #-2084	; 0xfffff7dc
   139a8:	streq	pc, [r0], #-79	; 0xffffffb1
   139ac:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   139b0:	strdlt	r4, [r0, r9]!
   139b4:			; <UNDEFINED> instruction: 0xd12f2801
   139b8:	stmdbge	r4, {r0, r1, fp, ip, pc}
   139bc:	b	115198c <_dbus_user_database_lock_system@plt+0x114b360>
   139c0:	cmple	r1, r0, lsl #16
   139c4:	mvnscc	pc, #79	; 0x4f
   139c8:	bmi	ab85e0 <_dbus_user_database_lock_system@plt+0xab1fb4>
   139cc:	stmdbmi	sl!, {r3, r5, r9, sl, lr}
   139d0:	ldrbtmi	r9, [sl], #-2822	; 0xfffff4fa
   139d4:			; <UNDEFINED> instruction: 0xf7f14479
   139d8:	andcs	lr, r0, r2, asr lr
   139dc:			; <UNDEFINED> instruction: 0xf7f2e01d
   139e0:	mulls	r4, r0, ip
   139e4:	rscsle	r3, r0, r1
   139e8:			; <UNDEFINED> instruction: 0xf7f24638
   139ec:			; <UNDEFINED> instruction: 0x4604eb36
   139f0:	svcls	0x0004b360
   139f4:	movwcs	sl, #2565	; 0xa05
   139f8:	smlsdxls	r5, r5, r1, r2
   139fc:	stmda	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13a00:	blmi	7c20c8 <_dbus_user_database_lock_system@plt+0x7bba9c>
   13a04:	ldmdbmi	lr, {r3, r5, r9, sl, lr}
   13a08:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13a0c:			; <UNDEFINED> instruction: 0xf7f24479
   13a10:			; <UNDEFINED> instruction: 0x4620e810
   13a14:	ldmdb	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13a18:	bmi	69ba20 <_dbus_user_database_lock_system@plt+0x6953f4>
   13a1c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   13a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13a24:	subsmi	r9, sl, r7, lsl #22
   13a28:	andlt	sp, r9, sl, lsl r1
   13a2c:	mvnshi	lr, #12386304	; 0xbd0000
   13a30:	ldrtmi	r4, [r0], -r1, asr #12
   13a34:			; <UNDEFINED> instruction: 0xf7fc4622
   13a38:	stmdacs	r0, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   13a3c:	strtmi	sp, [r0], -r1, ror #1
   13a40:	ldmdb	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13a44:	strb	r2, [r8, r1]!
   13a48:	strb	r9, [fp, r4, lsl #16]
   13a4c:	strtmi	r4, [r8], -fp, lsl #22
   13a50:			; <UNDEFINED> instruction: 0xf859490d
   13a54:	ldrbtmi	r2, [r9], #-3
   13a58:	svc	0x00eaf7f1
   13a5c:	ldrb	r4, [ip, r0, lsr #12]
   13a60:	b	ffbd1a30 <_dbus_user_database_lock_system@plt+0xffbcb404>
   13a64:	andeq	r0, r2, r6, lsl r0
   13a68:	andeq	r0, r0, ip, asr #12
   13a6c:	muleq	r0, r8, r9
   13a70:	strdeq	pc, [r1], -r0
   13a74:	andeq	ip, r0, r6, ror #18
   13a78:	andeq	ip, r0, r8, lsl #19
   13a7c:	andeq	r0, r0, r0, lsr r6
   13a80:	strdeq	r9, [r0], -r8
   13a84:	andeq	pc, r1, r2, lsl #31
   13a88:	andeq	r9, r0, lr, lsr #13
   13a8c:	mvnsmi	lr, #737280	; 0xb4000
   13a90:			; <UNDEFINED> instruction: 0xf8dfb089
   13a94:	stcge	0, cr12, [r3], {228}	; 0xe4
   13a98:	ldrmi	r9, [r7], -r0, lsl #8
   13a9c:	ldrbtmi	r4, [ip], #3127	; 0xc37
   13aa0:	ldrmi	r4, [r1], -lr, lsl #12
   13aa4:			; <UNDEFINED> instruction: 0x461d4a36
   13aa8:	blge	1b86b4 <_dbus_user_database_lock_system@plt+0x1b2088>
   13aac:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   13ab0:	sxtab16mi	r4, r0, sl, ror #8
   13ab4:	ldrdls	pc, [ip], #143	; 0x8f
   13ab8:	strls	r6, [r7], #-2084	; 0xfffff7dc
   13abc:	streq	pc, [r0], #-79	; 0xffffffb1
   13ac0:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   13ac4:	strdlt	r4, [r0, r9]!
   13ac8:			; <UNDEFINED> instruction: 0xd12f2801
   13acc:	stmdbge	r4, {r0, r1, fp, ip, pc}
   13ad0:	svc	0x0042f7f1
   13ad4:	cmple	r1, r0, lsl #16
   13ad8:	mvnscc	pc, #79	; 0x4f
   13adc:	bmi	ab86f4 <_dbus_user_database_lock_system@plt+0xab20c8>
   13ae0:	stmdbmi	sl!, {r3, r5, r9, sl, lr}
   13ae4:	ldrbtmi	r9, [sl], #-2822	; 0xfffff4fa
   13ae8:			; <UNDEFINED> instruction: 0xf7f14479
   13aec:	andcs	lr, r0, r8, asr #27
   13af0:			; <UNDEFINED> instruction: 0xf7f2e01d
   13af4:	andls	lr, r4, r6, lsr ip
   13af8:	rscsle	r3, r0, r1
   13afc:			; <UNDEFINED> instruction: 0xf7f24638
   13b00:	strmi	lr, [r4], -ip, lsr #21
   13b04:	svcls	0x0004b360
   13b08:	movwcs	sl, #2565	; 0xa05
   13b0c:	smlsdxls	r5, r5, r1, r2
   13b10:	svc	0x009af7f1
   13b14:	blmi	7c21dc <_dbus_user_database_lock_system@plt+0x7bbbb0>
   13b18:	ldmdbmi	lr, {r3, r5, r9, sl, lr}
   13b1c:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   13b20:			; <UNDEFINED> instruction: 0xf7f14479
   13b24:	strtmi	lr, [r0], -r6, lsl #31
   13b28:	stmia	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13b2c:	bmi	69bb34 <_dbus_user_database_lock_system@plt+0x695508>
   13b30:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   13b34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13b38:	subsmi	r9, sl, r7, lsl #22
   13b3c:	andlt	sp, r9, sl, lsl r1
   13b40:	mvnshi	lr, #12386304	; 0xbd0000
   13b44:	ldrtmi	r4, [r0], -r1, asr #12
   13b48:			; <UNDEFINED> instruction: 0xf7fc4622
   13b4c:	stmdacs	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
   13b50:	strtmi	sp, [r0], -r1, ror #1
   13b54:	ldm	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13b58:	strb	r2, [r8, r1]!
   13b5c:	strb	r9, [fp, r4, lsl #16]
   13b60:	strtmi	r4, [r8], -fp, lsl #22
   13b64:			; <UNDEFINED> instruction: 0xf859490d
   13b68:	ldrbtmi	r2, [r9], #-3
   13b6c:	svc	0x0060f7f1
   13b70:	ldrb	r4, [ip, r0, lsr #12]
   13b74:	b	1951b44 <_dbus_user_database_lock_system@plt+0x194b518>
   13b78:	andeq	pc, r1, r2, lsl #30
   13b7c:	andeq	r0, r0, ip, asr #12
   13b80:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13b84:	ldrdeq	pc, [r1], -ip
   13b88:	andeq	ip, r0, sl, lsr #17
   13b8c:	andeq	r9, r0, ip, lsr sl
   13b90:	andeq	r0, r0, r0, lsr r6
   13b94:	andeq	r9, r0, r4, ror #11
   13b98:	andeq	pc, r1, lr, ror #28
   13b9c:	muleq	r0, sl, r5
   13ba0:	mvnsmi	lr, sp, lsr #18
   13ba4:	ldrmi	fp, [sp], -sl, lsl #1
   13ba8:	andls	r4, r7, r6, lsr fp
   13bac:	svcmi	0x00374836
   13bb0:	cfldrsmi	mvf4, [r7], #-480	; 0xfffffe20
   13bb4:			; <UNDEFINED> instruction: 0xf8dd447f
   13bb8:	stmiapl	r3, {r6, pc}^
   13bbc:	ldmdami	r5!, {r2, r3, r4, r5, r6, sl, lr}
   13bc0:	movwls	r6, #38939	; 0x981b
   13bc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13bc8:	bmi	cf83e4 <_dbus_user_database_lock_system@plt+0xcf1db8>
   13bcc:	tstls	r6, r8, ror r4
   13bd0:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   13bd4:			; <UNDEFINED> instruction: 0xf7f29408
   13bd8:	vsubmi.f64	d14, d0, d24
   13bdc:			; <UNDEFINED> instruction: 0x4604447e
   13be0:	suble	r2, r4, r0, lsl #16
   13be4:			; <UNDEFINED> instruction: 0xf7f14639
   13be8:			; <UNDEFINED> instruction: 0xb198ecd8
   13bec:	bge	23a80c <_dbus_user_database_lock_system@plt+0x2341e0>
   13bf0:	bge	1c0004 <_dbus_user_database_lock_system@plt+0x1b99d8>
   13bf4:	stmdbge	r8, {r0, r2, r8, r9, fp, ip, pc}
   13bf8:	stmdbge	r5, {r0, r1, r8, ip, sp, pc}
   13bfc:	smlsdxcs	r0, r3, r3, r2
   13c00:	strtmi	r9, [r0], -r2, lsl #2
   13c04:	movwcs	lr, #2509	; 0x9cd
   13c08:	bge	1e5474 <_dbus_user_database_lock_system@plt+0x1dee48>
   13c0c:			; <UNDEFINED> instruction: 0xf7f19703
   13c10:	ldmiblt	r0!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   13c14:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   13c18:	stmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13c1c:	stmdbmi	r1!, {r5, r8, r9, fp, lr}
   13c20:	ldmpl	r2!, {r6, r9, sl, lr}^
   13c24:			; <UNDEFINED> instruction: 0xf7f14479
   13c28:	bmi	80f840 <_dbus_user_database_lock_system@plt+0x809214>
   13c2c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   13c30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13c34:	subsmi	r9, sl, r9, lsl #22
   13c38:	strtmi	sp, [r0], -r1, lsr #2
   13c3c:	pop	{r1, r3, ip, sp, pc}
   13c40:			; <UNDEFINED> instruction: 0x462381f0
   13c44:			; <UNDEFINED> instruction: 0x4639463a
   13c48:			; <UNDEFINED> instruction: 0xf7fc4628
   13c4c:	stmdacs	r0, {r0, r4, r6, fp, ip, sp, lr, pc}
   13c50:	strtmi	sp, [r3], -r0, ror #1
   13c54:	ldrtmi	r4, [sl], -r8, lsr #12
   13c58:			; <UNDEFINED> instruction: 0xf8cd4639
   13c5c:			; <UNDEFINED> instruction: 0xf7fd8000
   13c60:			; <UNDEFINED> instruction: 0x4603fd19
   13c64:	ldrmi	r4, [ip], -r0, lsr #12
   13c68:	stmda	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13c6c:	blmi	34dbe8 <_dbus_user_database_lock_system@plt+0x3475bc>
   13c70:	stmdbmi	lr, {r6, r9, sl, lr}
   13c74:	ldrbtmi	r5, [r9], #-2290	; 0xfffff70e
   13c78:	mrc	7, 6, APSR_nzcv, cr10, cr1, {7}
   13c7c:			; <UNDEFINED> instruction: 0xf7f2e7d5
   13c80:	svclt	0x0000e9e0
   13c84:	andeq	r0, r0, ip, asr #12
   13c88:	strdeq	pc, [r1], -r0
   13c8c:	andeq	r9, r0, r0, lsr #25
   13c90:	andeq	ip, r0, ip, ror #25
   13c94:	andeq	r9, r0, r0, ror ip
   13c98:	andeq	ip, r0, r2, ror #15
   13c9c:	andeq	pc, r1, r4, asr #27
   13ca0:	andeq	r0, r0, r0, lsr r6
   13ca4:	andeq	r9, r0, r0, ror #9
   13ca8:	andeq	pc, r1, r2, ror sp	; <UNPREDICTABLE>
   13cac:	andeq	r9, r0, lr, lsl #9
   13cb0:	mvnsmi	lr, sp, lsr #18
   13cb4:	ldrmi	fp, [r7], -r2, lsl #1
   13cb8:	tstls	r1, r5, lsl #12
   13cbc:	bmi	ae553c <_dbus_user_database_lock_system@plt+0xadef10>
   13cc0:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
   13cc4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13cc8:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   13ccc:			; <UNDEFINED> instruction: 0xf7f24478
   13cd0:	ldrbtmi	lr, [r8], #2796	; 0xaec
   13cd4:	stmdacs	r0, {r2, r9, sl, lr}
   13cd8:			; <UNDEFINED> instruction: 0x4628d03b
   13cdc:			; <UNDEFINED> instruction: 0xff2ef7fb
   13ce0:	strtmi	r4, [r0], -r1, lsl #12
   13ce4:	svc	0x00faf7f1
   13ce8:	bge	801b0 <_dbus_user_database_lock_system@plt+0x79b84>
   13cec:	cmncs	r3, r0, lsl #6
   13cf0:			; <UNDEFINED> instruction: 0xf7f14620
   13cf4:	ldmdblt	r8!, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   13cf8:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   13cfc:	svc	0x00dcf7f1
   13d00:	ldmdbmi	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
   13d04:			; <UNDEFINED> instruction: 0xf8584630
   13d08:	ldrbtmi	r2, [r9], #-2
   13d0c:	mrc	7, 4, APSR_nzcv, cr0, cr1, {7}
   13d10:	andlt	r4, r2, r8, lsr #12
   13d14:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13d18:	ldrtmi	r4, [r8], -r9, lsr #12
   13d1c:			; <UNDEFINED> instruction: 0xf7fc4622
   13d20:			; <UNDEFINED> instruction: 0x4605f85d
   13d24:	stmdblt	sp!, {r5, r9, sl, lr}^
   13d28:	svc	0x00c6f7f1
   13d2c:	ldmdbmi	r5, {r0, r1, r4, r8, r9, fp, lr}
   13d30:			; <UNDEFINED> instruction: 0xf8584630
   13d34:	ldrbtmi	r2, [r9], #-3
   13d38:	mrc	7, 3, APSR_nzcv, cr10, cr1, {7}
   13d3c:	andlt	r4, r2, r8, lsr #12
   13d40:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13d44:	svc	0x00b8f7f1
   13d48:	strtmi	r2, [r8], -r1, lsl #10
   13d4c:	pop	{r1, ip, sp, pc}
   13d50:	blmi	2b4518 <_dbus_user_database_lock_system@plt+0x2adeec>
   13d54:	stmdbmi	ip, {r4, r5, r9, sl, lr}
   13d58:			; <UNDEFINED> instruction: 0xf8584625
   13d5c:	ldrbtmi	r2, [r9], #-3
   13d60:	mcr	7, 3, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   13d64:	andlt	r4, r2, r8, lsr #12
   13d68:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13d6c:	andeq	ip, r0, r4, lsl #14
   13d70:	andeq	r9, r0, lr, lsl #23
   13d74:	andeq	r9, r0, r0, ror fp
   13d78:	andeq	pc, r1, lr, asr #25
   13d7c:	andeq	r0, r0, r0, lsr r6
   13d80:	strdeq	r9, [r0], -sl
   13d84:	andeq	r9, r0, lr, asr #7
   13d88:	andeq	r9, r0, r6, lsr #7
   13d8c:	mvnsmi	lr, sp, lsr #18
   13d90:	ldrmi	fp, [r7], -r2, lsl #1
   13d94:	tstls	r1, r5, lsl #12
   13d98:	bmi	ae5618 <_dbus_user_database_lock_system@plt+0xadefec>
   13d9c:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
   13da0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13da4:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   13da8:			; <UNDEFINED> instruction: 0xf7f24478
   13dac:	ldrbtmi	lr, [r8], #2686	; 0xa7e
   13db0:	stmdacs	r0, {r2, r9, sl, lr}
   13db4:			; <UNDEFINED> instruction: 0x4628d03b
   13db8:	mcr2	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   13dbc:	strtmi	r4, [r0], -r1, lsl #12
   13dc0:	svc	0x008cf7f1
   13dc4:	bge	8028c <_dbus_user_database_lock_system@plt+0x79c60>
   13dc8:	cmncs	r3, r0, lsl #6
   13dcc:			; <UNDEFINED> instruction: 0xf7f14620
   13dd0:	ldmdblt	r8!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
   13dd4:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   13dd8:	svc	0x006ef7f1
   13ddc:	ldmdbmi	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
   13de0:			; <UNDEFINED> instruction: 0xf8584630
   13de4:	ldrbtmi	r2, [r9], #-2
   13de8:	mcr	7, 1, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   13dec:	andlt	r4, r2, r8, lsr #12
   13df0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13df4:	ldrtmi	r4, [r8], -r9, lsr #12
   13df8:			; <UNDEFINED> instruction: 0xf7fb4622
   13dfc:	strmi	pc, [r5], -pc, ror #31
   13e00:	stmdblt	sp!, {r5, r9, sl, lr}^
   13e04:	svc	0x0058f7f1
   13e08:	ldmdbmi	r5, {r0, r1, r4, r8, r9, fp, lr}
   13e0c:			; <UNDEFINED> instruction: 0xf8584630
   13e10:	ldrbtmi	r2, [r9], #-3
   13e14:	mcr	7, 0, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   13e18:	andlt	r4, r2, r8, lsr #12
   13e1c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13e20:	svc	0x004af7f1
   13e24:	strtmi	r2, [r8], -r1, lsl #10
   13e28:	pop	{r1, ip, sp, pc}
   13e2c:	blmi	2b45f4 <_dbus_user_database_lock_system@plt+0x2adfc8>
   13e30:	stmdbmi	ip, {r4, r5, r9, sl, lr}
   13e34:			; <UNDEFINED> instruction: 0xf8584625
   13e38:	ldrbtmi	r2, [r9], #-3
   13e3c:	ldcl	7, cr15, [r8, #964]!	; 0x3c4
   13e40:	andlt	r4, r2, r8, lsr #12
   13e44:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13e48:	andeq	ip, r0, r4, lsr r6
   13e4c:			; <UNDEFINED> instruction: 0x00009ab2
   13e50:	muleq	r0, r4, sl
   13e54:	strdeq	pc, [r1], -r2
   13e58:	andeq	r0, r0, r0, lsr r6
   13e5c:	andeq	r9, r0, lr, lsl r3
   13e60:	strdeq	r9, [r0], -r2
   13e64:	andeq	r9, r0, sl, asr #5
   13e68:	mvnsmi	lr, #737280	; 0xb4000
   13e6c:	ldrmi	r4, [r0], -r7, lsl #12
   13e70:			; <UNDEFINED> instruction: 0x460e4615
   13e74:			; <UNDEFINED> instruction: 0xf7f14699
   13e78:			; <UNDEFINED> instruction: 0xf8dfec2e
   13e7c:	strcs	r8, [r1], #-100	; 0xffffff9c
   13e80:			; <UNDEFINED> instruction: 0xb11044f8
   13e84:	pop	{r5, r9, sl, lr}
   13e88:			; <UNDEFINED> instruction: 0x460483f8
   13e8c:			; <UNDEFINED> instruction: 0xf7f24628
   13e90:	strmi	lr, [r5], -r4, ror #17
   13e94:			; <UNDEFINED> instruction: 0x4639b1d8
   13e98:			; <UNDEFINED> instruction: 0x462a4630
   13e9c:			; <UNDEFINED> instruction: 0xff9ef7fb
   13ea0:	teqlt	r0, r4, lsl #12
   13ea4:	strcs	r4, [r1], #-1576	; 0xfffff9d8
   13ea8:	svc	0x0006f7f1
   13eac:	pop	{r5, r9, sl, lr}
   13eb0:	blmi	334e98 <_dbus_user_database_lock_system@plt+0x32e86c>
   13eb4:	stmdbmi	ip, {r3, r6, r9, sl, lr}
   13eb8:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13ebc:			; <UNDEFINED> instruction: 0xf7f14479
   13ec0:			; <UNDEFINED> instruction: 0x4628edb8
   13ec4:	mrc	7, 7, APSR_nzcv, cr8, cr1, {7}
   13ec8:	pop	{r5, r9, sl, lr}
   13ecc:	blmi	174eb4 <_dbus_user_database_lock_system@plt+0x16e888>
   13ed0:	stmdbmi	r6, {r3, r6, r9, sl, lr}
   13ed4:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13ed8:			; <UNDEFINED> instruction: 0xf7f14479
   13edc:	ldrb	lr, [r1, sl, lsr #27]
   13ee0:	andeq	pc, r1, r0, lsr #22
   13ee4:	andeq	r0, r0, r0, lsr r6
   13ee8:	andeq	r9, r0, r8, asr #4
   13eec:	andeq	r9, r0, ip, lsr #4
   13ef0:	svclt	0x00baf7ff
   13ef4:	svcmi	0x00f0e92d
   13ef8:			; <UNDEFINED> instruction: 0x461fb093
   13efc:	andls	r4, r6, #101376	; 0x18c00
   13f00:	bmi	18e5908 <_dbus_user_database_lock_system@plt+0x18df2dc>
   13f04:	strmi	r4, [fp], r8, lsl #12
   13f08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13f0c:	tstls	r1, #1769472	; 0x1b0000
   13f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13f14:	stmib	sp, {r8, r9, sp}^
   13f18:			; <UNDEFINED> instruction: 0xf7fb3309
   13f1c:	blmi	1793958 <_dbus_user_database_lock_system@plt+0x178d32c>
   13f20:	movwls	r4, #29819	; 0x747b
   13f24:	tstlt	r0, r1, lsl #12
   13f28:	ldc2l	7, cr15, [r8, #984]	; 0x3d8
   13f2c:	ldrtmi	r4, [sl], -r1, lsl #12
   13f30:			; <UNDEFINED> instruction: 0xf7f54640
   13f34:	bllt	253e50 <_dbus_user_database_lock_system@plt+0x24d824>
   13f38:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13f3c:	strbmi	r2, [r8], -r0, lsl #8
   13f40:	svc	0x00b0f7f1
   13f44:	teqlt	r5, r5, lsl #12
   13f48:			; <UNDEFINED> instruction: 0xf00368a8
   13f4c:	stmdavs	sp!, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   13f50:	addsmi	r9, sp, #10240	; 0x2800
   13f54:			; <UNDEFINED> instruction: 0x4648d1f7
   13f58:	b	3d1f28 <_dbus_user_database_lock_system@plt+0x3cb8fc>
   13f5c:			; <UNDEFINED> instruction: 0xf7f29809
   13f60:	bmi	138e9c0 <_dbus_user_database_lock_system@plt+0x1388394>
   13f64:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
   13f68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13f6c:	subsmi	r9, sl, r1, lsl fp
   13f70:	addhi	pc, sl, r0, asr #32
   13f74:	andslt	r4, r3, r0, lsr #12
   13f78:	svchi	0x00f0e8bd
   13f7c:	rsbscs	sl, r5, #12, 22	; 0x3000
   13f80:	stmib	sp, {r8, sl, sp}^
   13f84:	stmdals	r6, {r1, r8, r9, sp}
   13f88:	bge	27ebbc <_dbus_user_database_lock_system@plt+0x278590>
   13f8c:	andls	r9, r0, #67108864	; 0x4000000
   13f90:	rsbcs	r2, r1, #-872415231	; 0xcc000001
   13f94:	strls	r4, [r4, #-1593]	; 0xfffff9c7
   13f98:	bl	651f68 <_dbus_user_database_lock_system@plt+0x64b93c>
   13f9c:	sbcle	r2, fp, r0, lsl #16
   13fa0:	stccs	12, cr9, [r0], {12}
   13fa4:	stflsd	f5, [fp, #-360]	; 0xfffffe98
   13fa8:	eorsle	r2, r2, r0, lsl #26
   13fac:			; <UNDEFINED> instruction: 0xf10dbfd8
   13fb0:	vstrle.16	s1, [r0, #-80]	; 0xffffffb0	; <UNPREDICTABLE>
   13fb4:			; <UNDEFINED> instruction: 0xf10d9b09
   13fb8:			; <UNDEFINED> instruction: 0xf10d0a34
   13fbc:	strcs	r0, [r0], -r8, lsr #18
   13fc0:	blls	30bfd8 <_dbus_user_database_lock_system@plt+0x3059ac>
   13fc4:	adcsmi	r3, r3, #1048576	; 0x100000
   13fc8:	blls	28b4a4 <_dbus_user_database_lock_system@plt+0x284e78>
   13fcc:	eorne	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   13fd0:			; <UNDEFINED> instruction: 0xf7f14650
   13fd4:	ldrtmi	lr, [sl], -r8, lsl #27
   13fd8:			; <UNDEFINED> instruction: 0x46404651
   13fdc:			; <UNDEFINED> instruction: 0xff3ef003
   13fe0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13fe4:	smlatbcs	r1, sl, r0, sp
   13fe8:	cdp2	0, 9, cr15, cr8, cr3, {0}
   13fec:	strbmi	r4, [r8], -r9, lsr #12
   13ff0:	ldmib	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13ff4:	stmdacs	r0, {r2, r9, sl, lr}
   13ff8:	blmi	a4878c <_dbus_user_database_lock_system@plt+0xa42160>
   13ffc:	bls	1e58e4 <_dbus_user_database_lock_system@plt+0x1df2b8>
   14000:	ldmpl	r2, {r0, r1, r2, r5, r8, fp, lr}^
   14004:			; <UNDEFINED> instruction: 0xf7f14479
   14008:			; <UNDEFINED> instruction: 0x4628ed14
   1400c:	cdp2	0, 3, cr15, cr0, cr3, {0}
   14010:	mulcs	r8, r5, r7
   14014:	mcr	7, 4, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   14018:	andls	r4, r9, r6, lsl #12
   1401c:	stmdami	r1!, {r3, r6, r8, r9, ip, sp, pc}
   14020:			; <UNDEFINED> instruction: 0xf7f14478
   14024:	blls	28f674 <_dbus_user_database_lock_system@plt+0x289048>
   14028:	ldmdavs	sl, {r4, r5, sp, lr}
   1402c:	andcs	fp, r1, #671088640	; 0x28000000
   14030:	andls	r6, fp, #93	; 0x5d
   14034:	bls	1cdf38 <_dbus_user_database_lock_system@plt+0x1c790c>
   14038:			; <UNDEFINED> instruction: 0x4659463b
   1403c:			; <UNDEFINED> instruction: 0xf7ff4640
   14040:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   14044:	svcge	0x007af43f
   14048:			; <UNDEFINED> instruction: 0x4659463b
   1404c:	strbmi	r4, [sl], -r0, asr #12
   14050:	blx	1e5204a <_dbus_user_database_lock_system@plt+0x1e4ba1e>
   14054:	svclt	0x00181e04
   14058:	ldrb	r2, [r0, -r1, lsl #8]!
   1405c:			; <UNDEFINED> instruction: 0x46384a12
   14060:			; <UNDEFINED> instruction: 0xf10d4912
   14064:	ldrbtmi	r0, [sl], #-2344	; 0xfffff6d8
   14068:	ldrbtmi	r4, [r9], #-1580	; 0xfffff9d4
   1406c:	bl	1d2038 <_dbus_user_database_lock_system@plt+0x1cba0c>
   14070:	blmi	2cde0c <_dbus_user_database_lock_system@plt+0x2c77e0>
   14074:	bls	1e595c <_dbus_user_database_lock_system@plt+0x1df330>
   14078:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1407c:	ldmpl	r2, {r2, r3, r8, fp, lr}^
   14080:			; <UNDEFINED> instruction: 0xf7f14479
   14084:	smmls	sl, r6, ip, lr
   14088:	svc	0x00daf7f1
   1408c:	andeq	r0, r0, ip, asr #12
   14090:	muleq	r1, r8, sl
   14094:	andeq	pc, r1, r0, lsl #21
   14098:	andeq	pc, r1, sl, lsr sl	; <UNPREDICTABLE>
   1409c:	andeq	r0, r0, r0, lsr r6
   140a0:	andeq	r9, r0, r0, lsl #2
   140a4:	andeq	ip, r0, r8, lsl #17
   140a8:	andeq	ip, r0, lr, ror r3
   140ac:	andeq	r9, r0, lr, lsl #6
   140b0:	andeq	r9, r0, r4, lsl #1
   140b4:	mvnsmi	lr, sp, lsr #18
   140b8:			; <UNDEFINED> instruction: 0xf8dfb088
   140bc:			; <UNDEFINED> instruction: 0xf04f80a4
   140c0:			; <UNDEFINED> instruction: 0xf8df0c00
   140c4:	ldrmi	lr, [r5], -r0, lsr #1
   140c8:			; <UNDEFINED> instruction: 0xf8cd44f8
   140cc:	ldrmi	ip, [ip], -r0
   140d0:			; <UNDEFINED> instruction: 0xf8584606
   140d4:	strmi	lr, [pc], -lr
   140d8:			; <UNDEFINED> instruction: 0x46194610
   140dc:	blge	9cab0 <_dbus_user_database_lock_system@plt+0x96484>
   140e0:	ldrd	pc, [r0], -lr
   140e4:	ands	pc, ip, sp, asr #17
   140e8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   140ec:	andgt	pc, r8, sp, asr #17
   140f0:	b	1b520c0 <_dbus_user_database_lock_system@plt+0x1b4ba94>
   140f4:	andcs	fp, r0, r8, asr r9
   140f8:	blmi	6a696c <_dbus_user_database_lock_system@plt+0x6a0340>
   140fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14100:	blls	1ee170 <_dbus_user_database_lock_system@plt+0x1e7b44>
   14104:	qsuble	r4, sl, r9
   14108:	pop	{r3, ip, sp, pc}
   1410c:			; <UNDEFINED> instruction: 0xf10d81f0
   14110:	stmdbls	r2, {r2, r3, fp}
   14114:			; <UNDEFINED> instruction: 0xf7f14640
   14118:	strbmi	lr, [r1], -r6, ror #25
   1411c:	ldrtmi	r4, [r0], -r2, lsr #12
   14120:	cdp2	0, 9, cr15, cr12, cr3, {0}
   14124:	stmdacs	r0, {r7, r9, sl, lr}
   14128:	strtmi	sp, [sl], -r5, ror #1
   1412c:			; <UNDEFINED> instruction: 0x46234639
   14130:			; <UNDEFINED> instruction: 0xf7ff4630
   14134:	ldmdblt	r8, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   14138:			; <UNDEFINED> instruction: 0xf0034640
   1413c:	bfi	pc, r9, (invalid: 27:26)	; <UNPREDICTABLE>
   14140:			; <UNDEFINED> instruction: 0xf7fb4630
   14144:			; <UNDEFINED> instruction: 0x4622fa3b
   14148:			; <UNDEFINED> instruction: 0xf0044641
   1414c:	stmdacs	r0, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   14150:			; <UNDEFINED> instruction: 0x4640d0f2
   14154:	stc2	0, cr15, [ip, #12]
   14158:	strb	r2, [sp, r1]
   1415c:	svc	0x0070f7f1
   14160:	ldrdeq	pc, [r1], -r8
   14164:	andeq	r0, r0, ip, asr #12
   14168:	andeq	pc, r1, r4, lsr #17
   1416c:	svcmi	0x00f0e92d
   14170:	bmi	14a5bb8 <_dbus_user_database_lock_system@plt+0x149f58c>
   14174:	blmi	14a59f0 <_dbus_user_database_lock_system@plt+0x149f3c4>
   14178:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   1417c:	strmi	r4, [r8], -r4, lsl #12
   14180:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   14184:	beq	502c8 <_dbus_user_database_lock_system@plt+0x49c9c>
   14188:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   1418c:	movwls	r6, #30747	; 0x781b
   14190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14194:	andge	pc, r8, sp, asr #17
   14198:	stc2l	7, cr15, [lr, #-1004]	; 0xfffffc14
   1419c:			; <UNDEFINED> instruction: 0x468144fb
   141a0:	ldc2l	7, cr15, [r2], {246}	; 0xf6
   141a4:	strtmi	r4, [r0], -r6, lsl #12
   141a8:	blx	2d219e <_dbus_user_database_lock_system@plt+0x2cbb72>
   141ac:	ble	fe4c74 <_dbus_user_database_lock_system@plt+0xfde648>
   141b0:	rsbscs	sl, r3, #2048	; 0x800
   141b4:	strbmi	r4, [r0], -r9, lsr #12
   141b8:	andge	pc, r0, sp, asr #17
   141bc:	b	1d218c <_dbus_user_database_lock_system@plt+0x1cbb60>
   141c0:	andcs	fp, r0, r8, asr r9
   141c4:	blmi	fa6acc <_dbus_user_database_lock_system@plt+0xfa04a0>
   141c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   141cc:	blls	1ee23c <_dbus_user_database_lock_system@plt+0x1e7c10>
   141d0:	cmnle	r1, sl, asr r0
   141d4:	pop	{r0, r3, ip, sp, pc}
   141d8:	mcrge	15, 0, r8, cr3, cr0, {7}
   141dc:	ldrtmi	r9, [r0], -r2, lsl #18
   141e0:	stc	7, cr15, [r0], {241}	; 0xf1
   141e4:			; <UNDEFINED> instruction: 0x462a4631
   141e8:			; <UNDEFINED> instruction: 0xf0034620
   141ec:			; <UNDEFINED> instruction: 0x4606fe37
   141f0:	rscle	r2, r6, r0, lsl #16
   141f4:			; <UNDEFINED> instruction: 0xf7f64648
   141f8:	sxtab16mi	pc, r1, r1, ror #24	; <UNPREDICTABLE>
   141fc:			; <UNDEFINED> instruction: 0xf0034630
   14200:	bllt	fe853864 <_dbus_user_database_lock_system@plt+0xfe84d238>
   14204:			; <UNDEFINED> instruction: 0xf7fb4620
   14208:			; <UNDEFINED> instruction: 0x4631f9d9
   1420c:			; <UNDEFINED> instruction: 0xf0044681
   14210:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   14214:	strtmi	sp, [fp], -r2, asr #32
   14218:	ldrtmi	r4, [r9], -r2, asr #12
   1421c:			; <UNDEFINED> instruction: 0xf7ff4620
   14220:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
   14224:	ldrtmi	sp, [r0], -r3, asr #32
   14228:	stc2	0, cr15, [r2, #-12]!
   1422c:	strb	r2, [r9, r1]
   14230:	ldrtmi	sl, [r8], -r3, lsl #30
   14234:	svc	0x0042f7f1
   14238:			; <UNDEFINED> instruction: 0xf7fb4620
   1423c:	bllt	10529d8 <_dbus_user_database_lock_system@plt+0x104c3ac>
   14240:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   14244:	ldrtmi	r4, [r8], -r2, lsr #20
   14248:	ldrbtmi	r4, [sl], #-2338	; 0xfffff6de
   1424c:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
   14250:	b	55221c <_dbus_user_database_lock_system@plt+0x54bbf0>
   14254:	blls	126adc <_dbus_user_database_lock_system@plt+0x1204b0>
   14258:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
   1425c:			; <UNDEFINED> instruction: 0xf7f62101
   14260:	ldrtmi	pc, [r8], -r9, lsl #25	; <UNPREDICTABLE>
   14264:			; <UNDEFINED> instruction: 0xf7f14629
   14268:	mulcs	r0, lr, pc	; <UNPREDICTABLE>
   1426c:	strtmi	lr, [fp], -sl, lsr #15
   14270:	ldrtmi	r4, [r9], -r2, asr #12
   14274:			; <UNDEFINED> instruction: 0xf7fe4620
   14278:	teqlt	r0, r7, ror #19	; <UNPREDICTABLE>
   1427c:	strtmi	r4, [sl], -r9, asr #12
   14280:			; <UNDEFINED> instruction: 0xf7f54620
   14284:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   14288:			; <UNDEFINED> instruction: 0x4630d1bc
   1428c:	ldc2l	0, cr15, [r0], #12
   14290:			; <UNDEFINED> instruction: 0x4620e797
   14294:	mrrc2	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
   14298:	ldrb	r4, [r3, r3, lsl #12]
   1429c:	strtmi	r4, [r8], -pc, lsl #22
   142a0:			; <UNDEFINED> instruction: 0xf85b490f
   142a4:	ldrbtmi	r2, [r9], #-3
   142a8:	bl	ff0d2274 <_dbus_user_database_lock_system@plt+0xff0cbc48>
   142ac:	strbmi	lr, [r8], -sp, ror #15
   142b0:			; <UNDEFINED> instruction: 0xf0044631
   142b4:			; <UNDEFINED> instruction: 0xe7e8fb73
   142b8:	mcr	7, 6, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   142bc:	andeq	pc, r1, r6, lsr #16
   142c0:	andeq	r0, r0, ip, asr #12
   142c4:	andeq	pc, r1, r4, lsl #16
   142c8:	ldrdeq	pc, [r1], -r8
   142cc:	andeq	r9, r0, sl, ror sl
   142d0:	andeq	ip, r0, sl, asr #3
   142d4:	andeq	r9, r0, lr, lsl #10
   142d8:	andeq	lr, r0, r2, lsl #7
   142dc:	andeq	r0, r0, r0, lsr r6
   142e0:	andeq	r8, r0, lr, asr lr
   142e4:	svcmi	0x00f0e92d
   142e8:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   142ec:	ldrmi	r8, [r5], -r6, lsl #22
   142f0:			; <UNDEFINED> instruction: 0xf8df4be9
   142f4:	cdp	3, 0, cr11, cr10, cr8, {5}
   142f8:	sbclt	r2, r9, r0, lsl sl
   142fc:	cfstrsge	mvf4, [pc], {251}	; 0xfb
   14300:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   14304:	mvfgee	f1, f7
   14308:	vmls.f16	s8, s19, s11
   1430c:			; <UNDEFINED> instruction: 0xf10d4a90
   14310:	svcge	0x000b0824
   14314:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   14318:	movtls	r6, #30747	; 0x781b
   1431c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14320:			; <UNDEFINED> instruction: 0xf7fb9006
   14324:			; <UNDEFINED> instruction: 0x4621f93d
   14328:	strtmi	r4, [r8], -r3, lsl #12
   1432c:	bcc	44fb58 <_dbus_user_database_lock_system@plt+0x44952c>
   14330:	b	3522fc <_dbus_user_database_lock_system@plt+0x34bcd0>
   14334:	strbmi	r4, [r9], -r0, lsr #12
   14338:	stmia	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1433c:	movwcs	r4, #1608	; 0x648
   14340:	movwls	r6, #36915	; 0x9033
   14344:	svc	0x0022f7f1
   14348:	stmdacs	r5!, {r0, r1, r3, r5, sl, fp, sp, pc}^
   1434c:			; <UNDEFINED> instruction: 0x4621d137
   14350:			; <UNDEFINED> instruction: 0xf7f14648
   14354:	ldcge	8, cr14, [r9, #-864]!	; 0xfffffca0
   14358:	ldrtmi	lr, [r9], -r1, lsr #32
   1435c:			; <UNDEFINED> instruction: 0xf7f14620
   14360:			; <UNDEFINED> instruction: 0x4620eb98
   14364:	stc	7, cr15, [lr], {241}	; 0xf1
   14368:			; <UNDEFINED> instruction: 0xf7f14620
   1436c:	ldmdacs	r3!, {r4, r8, r9, sl, fp, sp, lr, pc}^
   14370:	sbchi	pc, r7, r0, asr #32
   14374:	strtmi	r4, [r0], -r9, lsr #12
   14378:	bl	fe2d2344 <_dbus_user_database_lock_system@plt+0xfe2cbd18>
   1437c:	ldrtmi	r9, [r0], -fp, lsl #18
   14380:	stmda	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14384:			; <UNDEFINED> instruction: 0xf0002800
   14388:	ldmdbls	r9!, {r1, r4, r6, r7, pc}
   1438c:			; <UNDEFINED> instruction: 0xf7f14640
   14390:	stmdacs	r0, {r1, fp, sp, lr, pc}
   14394:	sbchi	pc, fp, r0
   14398:			; <UNDEFINED> instruction: 0xf7f14620
   1439c:			; <UNDEFINED> instruction: 0x4620ec74
   143a0:	mrc	7, 7, APSR_nzcv, cr4, cr1, {7}
   143a4:	sbcsle	r2, r8, r3, ror r8
   143a8:			; <UNDEFINED> instruction: 0xf0402800
   143ac:	strbmi	r8, [r8], -sl, lsr #1
   143b0:	stcl	7, cr15, [r8], #-964	; 0xfffffc3c
   143b4:			; <UNDEFINED> instruction: 0xf7f14648
   143b8:	stmdacs	r5!, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   143bc:	stmdacs	r0, {r0, r1, r2, r6, r7, ip, lr, pc}
   143c0:	addshi	pc, pc, r0, asr #32
   143c4:			; <UNDEFINED> instruction: 0xf7fb9806
   143c8:			; <UNDEFINED> instruction: 0xf7f6f8c7
   143cc:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   143d0:	adcshi	pc, r6, r0, asr #32
   143d4:			; <UNDEFINED> instruction: 0x46816834
   143d8:	stccs	13, cr9, [r0], {9}
   143dc:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   143e0:	svcge	0x000b4bb0
   143e4:	andslt	pc, r4, sp, asr #17
   143e8:	mrc	4, 0, r4, cr9, cr11, {3}
   143ec:	vmov	s18, fp
   143f0:	vmov	s16, r8
   143f4:	blge	2a2c3c <_dbus_user_database_lock_system@plt+0x29c610>
   143f8:	bcc	fe44fc20 <_dbus_user_database_lock_system@plt+0xfe4495f4>
   143fc:	ldrdhi	pc, [r8], -r4
   14400:	stmiavs	sl!, {r0, r1, r4, r6, r9, sl, lr}
   14404:			; <UNDEFINED> instruction: 0x46414658
   14408:			; <UNDEFINED> instruction: 0xf7f39204
   1440c:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   14410:	sbchi	pc, fp, r0
   14414:	svceq	0x0000f1b9
   14418:	ldrtmi	sp, [r8], -r0, lsr #32
   1441c:	svc	0x0002f7f1
   14420:	stmdacs	r0, {r2, r9, fp, ip, pc}
   14424:	adchi	pc, r8, r0
   14428:	mrc	6, 0, r4, cr8, cr3, {0}
   1442c:			; <UNDEFINED> instruction: 0x46421a10
   14430:			; <UNDEFINED> instruction: 0xf7f14638
   14434:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   14438:	addshi	pc, lr, r0
   1443c:			; <UNDEFINED> instruction: 0xf10d9b0b
   14440:	cdp	8, 1, cr0, cr8, cr4, {7}
   14444:			; <UNDEFINED> instruction: 0x21732a90
   14448:	movwls	r4, #42560	; 0xa640
   1444c:	ldmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14450:			; <UNDEFINED> instruction: 0xf0002800
   14454:	ldrtmi	r8, [r8], -lr, asr #1
   14458:	ldmda	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1445c:	ldmdavs	r3!, {r2, r5, r6, fp, sp, lr}
   14460:	mulle	r6, ip, r2
   14464:	blls	26e620 <_dbus_user_database_lock_system@plt+0x267ff4>
   14468:	svclt	0x0008429d
   1446c:	cfstr32cs	mvfx2, [r0], {-0}
   14470:	mnf<illegal precision>m	f5, f4
   14474:	blge	e76cbc <_dbus_user_database_lock_system@plt+0xe70690>
   14478:			; <UNDEFINED> instruction: 0xb014f8dd
   1447c:	svceq	0x0000f1b9
   14480:	adcshi	pc, sp, r0
   14484:	beq	fe44fcf0 <_dbus_user_database_lock_system@plt+0xfe4496c4>
   14488:			; <UNDEFINED> instruction: 0xf7f14619
   1448c:			; <UNDEFINED> instruction: 0x4604ee12
   14490:			; <UNDEFINED> instruction: 0xf0002800
   14494:			; <UNDEFINED> instruction: 0x464880bf
   14498:			; <UNDEFINED> instruction: 0xf7f1af0b
   1449c:			; <UNDEFINED> instruction: 0x4605efd2
   144a0:			; <UNDEFINED> instruction: 0x46294638
   144a4:	bl	7d2470 <_dbus_user_database_lock_system@plt+0x7cbe44>
   144a8:			; <UNDEFINED> instruction: 0xf7fb9807
   144ac:	strmi	pc, [r4], -r5, asr #23
   144b0:	blx	852492 <_dbus_user_database_lock_system@plt+0x84be66>
   144b4:			; <UNDEFINED> instruction: 0xf0024639
   144b8:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   144bc:	adcshi	pc, ip, r0
   144c0:			; <UNDEFINED> instruction: 0xff56f002
   144c4:	strmi	r4, [r1], -sl, asr #12
   144c8:			; <UNDEFINED> instruction: 0xf7fb9807
   144cc:	strmi	pc, [r4], -r7, lsl #25
   144d0:			; <UNDEFINED> instruction: 0xf0002800
   144d4:	cdp	0, 1, cr8, cr10, cr8, {5}
   144d8:			; <UNDEFINED> instruction: 0x46532a10
   144dc:	ldrdeq	lr, [r6, -sp]
   144e0:	stc2l	7, cr15, [r2], {255}	; 0xff
   144e4:	svclt	0x00181e04
   144e8:	strbmi	r2, [r8], -r1, lsl #8
   144ec:	bl	ff9524b8 <_dbus_user_database_lock_system@plt+0xff94be8c>
   144f0:	blmi	1b8c518 <_dbus_user_database_lock_system@plt+0x1b85eec>
   144f4:	stmdbmi	sp!, {r4, r6, r9, sl, lr}^
   144f8:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   144fc:			; <UNDEFINED> instruction: 0xf7f14479
   14500:	strcs	lr, [r0], #-2712	; 0xfffff568
   14504:			; <UNDEFINED> instruction: 0xf7f14630
   14508:			; <UNDEFINED> instruction: 0x4640ef38
   1450c:	svc	0x0034f7f1
   14510:	blmi	1866eb4 <_dbus_user_database_lock_system@plt+0x1860888>
   14514:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14518:	blls	11ee588 <_dbus_user_database_lock_system@plt+0x11e7f5c>
   1451c:			; <UNDEFINED> instruction: 0xf040405a
   14520:			; <UNDEFINED> instruction: 0x462080b9
   14524:	ldc	0, cr11, [sp], #292	; 0x124
   14528:	pop	{r1, r2, r8, r9, fp, pc}
   1452c:	blmi	17b84f4 <_dbus_user_database_lock_system@plt+0x17b1ec8>
   14530:	stmdbmi	r0!, {r4, r6, r9, sl, lr}^
   14534:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   14538:			; <UNDEFINED> instruction: 0xf7f14479
   1453c:			; <UNDEFINED> instruction: 0xe7e0ea7a
   14540:	bmi	17a72bc <_dbus_user_database_lock_system@plt+0x17a0c90>
   14544:	ldrbtmi	r4, [fp], #-2398	; 0xfffff6a2
   14548:	ldrbtmi	r4, [sl], #-2142	; 0xfffff7a2
   1454c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   14550:	b	ffd5251c <_dbus_user_database_lock_system@plt+0xffd4bef0>
   14554:	stmdacs	r0, {r0, r7, r9, sl, lr}
   14558:	ldmdbmi	fp, {r0, r1, r3, r6, r7, ip, lr, pc}^
   1455c:			; <UNDEFINED> instruction: 0xf7f14479
   14560:			; <UNDEFINED> instruction: 0x4604e81c
   14564:	blmi	144326c <_dbus_user_database_lock_system@plt+0x143cc40>
   14568:	ldmdbmi	r8, {r4, r6, r9, sl, lr}^
   1456c:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   14570:			; <UNDEFINED> instruction: 0xf7f14479
   14574:	sbfx	lr, lr, #20, #25
   14578:	bhi	44fde4 <_dbus_user_database_lock_system@plt+0x4497b8>
   1457c:			; <UNDEFINED> instruction: 0xf8ddab39
   14580:	bmi	12805d8 <_dbus_user_database_lock_system@plt+0x1279fac>
   14584:	ldmdbmi	r2, {r4, r6, r9, sl, lr}^
   14588:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   1458c:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   14590:	b	13d255c <_dbus_user_database_lock_system@plt+0x13cbf30>
   14594:			; <UNDEFINED> instruction: 0xf7f04638
   14598:	blls	150520 <_dbus_user_database_lock_system@plt+0x149ef4>
   1459c:	beq	fe44fe08 <_dbus_user_database_lock_system@plt+0xfe4497dc>
   145a0:			; <UNDEFINED> instruction: 0xf7f14619
   145a4:	strcs	lr, [r0], #-2338	; 0xfffff6de
   145a8:	mrc	7, 0, lr, cr9, cr15, {4}
   145ac:	blge	e76df4 <_dbus_user_database_lock_system@plt+0xe707c8>
   145b0:	svceq	0x0000f1b9
   145b4:	ldrb	sp, [r1, r5, lsr #1]!
   145b8:	strbmi	r2, [r8], -r1, lsl #2
   145bc:	movwls	sl, #19257	; 0x4b39
   145c0:	b	ff25258c <_dbus_user_database_lock_system@plt+0xff24bf60>
   145c4:	bne	fe44fe30 <_dbus_user_database_lock_system@plt+0xfe449804>
   145c8:			; <UNDEFINED> instruction: 0xf7f04648
   145cc:	bmi	109059c <_dbus_user_database_lock_system@plt+0x1089f70>
   145d0:	cmncs	r1, r4, lsl #22
   145d4:	beq	fe44fe40 <_dbus_user_database_lock_system@plt+0xfe449814>
   145d8:			; <UNDEFINED> instruction: 0xf7f1447a
   145dc:	blls	14f5fc <_dbus_user_database_lock_system@plt+0x148fd0>
   145e0:	stmdacs	r0, {r2, r9, sl, lr}
   145e4:	ldmdavs	r4!, {r2, r6, ip, lr, pc}
   145e8:	stccs	13, cr9, [r0], {9}
   145ec:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {3}
   145f0:	strbmi	lr, [r3], -r8, asr #14
   145f4:			; <UNDEFINED> instruction: 0xb014f8dd
   145f8:	bhi	44fe64 <_dbus_user_database_lock_system@plt+0x449838>
   145fc:	cdp	7, 1, cr14, cr10, cr1, {6}
   14600:			; <UNDEFINED> instruction: 0x46532a10
   14604:	ldrdeq	lr, [r6, -sp]
   14608:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
   1460c:	svclt	0x00181e04
   14610:	ldrb	r2, [r7, -r1, lsl #8]!
   14614:	ldrbmi	r4, [r0], -r4, lsr #22
   14618:			; <UNDEFINED> instruction: 0xf85b492f
   1461c:	ldrbtmi	r2, [r9], #-3
   14620:	b	1d25ec <_dbus_user_database_lock_system@plt+0x1cbfc0>
   14624:	blmi	84e3b0 <_dbus_user_database_lock_system@plt+0x847d84>
   14628:	stmdbmi	ip!, {r4, r6, r9, sl, lr}
   1462c:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   14630:			; <UNDEFINED> instruction: 0xf7f14479
   14634:	smmlsr	r8, lr, r9, lr
   14638:	strtmi	r9, [r0], -r4
   1463c:	blx	17d261c <_dbus_user_database_lock_system@plt+0x17cbff0>
   14640:	strbmi	r9, [fp], -r4, lsl #18
   14644:	strmi	r4, [r7], -sl, lsl #12
   14648:			; <UNDEFINED> instruction: 0xf7fb9807
   1464c:	stmdbls	r4, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   14650:	lslslt	r4, r4, #12
   14654:	ldrtmi	r9, [r8], -r7, lsl #20
   14658:	stmib	sp, {r0, r8, r9, sp}^
   1465c:			; <UNDEFINED> instruction: 0xf8cd5a01
   14660:			; <UNDEFINED> instruction: 0xf7f39000
   14664:			; <UNDEFINED> instruction: 0x4604fe1b
   14668:			; <UNDEFINED> instruction: 0xf47f2800
   1466c:			; <UNDEFINED> instruction: 0xe73caf34
   14670:	ldrbmi	r4, [r0], -sp, lsl #22
   14674:			; <UNDEFINED> instruction: 0xf85b491a
   14678:	ldrbtmi	r2, [r9], #-3
   1467c:	ldmib	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14680:	blmi	28e354 <_dbus_user_database_lock_system@plt+0x287d28>
   14684:	ldmdbmi	r7, {r4, r6, r9, sl, lr}
   14688:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1468c:			; <UNDEFINED> instruction: 0xf7f14479
   14690:			; <UNDEFINED> instruction: 0xe72ae9d0
   14694:	ldcl	7, cr15, [r4], {241}	; 0xf1
   14698:	andeq	r0, r0, ip, asr #12
   1469c:	andeq	pc, r1, r4, lsr #13
   146a0:	andeq	pc, r1, ip, lsl #13
   146a4:	andeq	ip, r0, ip, lsl #2
   146a8:	andeq	r0, r0, r0, lsr r6
   146ac:	andeq	r8, r0, r8, lsl #24
   146b0:	andeq	pc, r1, ip, lsl #9
   146b4:	andeq	r8, r0, ip, asr #23
   146b8:	andeq	fp, r0, lr, asr pc
   146bc:	andeq	fp, r0, sl, ror #30
   146c0:	andeq	fp, r0, ip, lsl #31
   146c4:	andeq	r9, r0, sl, lsr r2
   146c8:	strdeq	r9, [r0], -r8
   146cc:	muleq	r0, r4, fp
   146d0:	andeq	r8, r0, sl, ror fp
   146d4:	andeq	sp, r0, r0, lsl #26
   146d8:	andeq	r8, r0, r6, ror #21
   146dc:	ldrdeq	r8, [r0], -r4
   146e0:	andeq	r8, r0, sl, lsl #21
   146e4:	andeq	r8, r0, r8, ror sl
   146e8:	mvnsmi	lr, sp, lsr #18
   146ec:	ldrmi	r4, [r7], -lr, lsl #12
   146f0:			; <UNDEFINED> instruction: 0x4605461c
   146f4:			; <UNDEFINED> instruction: 0xff30f7fa
   146f8:			; <UNDEFINED> instruction: 0xf9f4f7f6
   146fc:	bmi	240c24 <_dbus_user_database_lock_system@plt+0x23a5f8>
   14700:	stmdbmi	r8, {r5, r9, sl, lr}
   14704:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   14708:	svc	0x00b8f7f0
   1470c:	ldmfd	sp!, {sp}
   14710:			; <UNDEFINED> instruction: 0x462381f0
   14714:			; <UNDEFINED> instruction: 0x4631463a
   14718:	pop	{r3, r5, r9, sl, lr}
   1471c:	strb	r4, [r1, #496]!	; 0x1f0
   14720:	strdeq	fp, [r0], -r8
   14724:	andeq	r9, r0, r6, lsr #12
   14728:	svcmi	0x00f0e92d
   1472c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   14730:	strmi	r8, [r4], -r2, lsl #22
   14734:	ldrbtmi	r4, [r9], #-2401	; 0xfffff69f
   14738:	andls	fp, r0, #131	; 0x83
   1473c:	stmda	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14740:	andcs	fp, r0, r8, lsr #18
   14744:	ldc	0, cr11, [sp], #12
   14748:	pop	{r1, r8, r9, fp, pc}
   1474c:	ldmdbmi	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   14750:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14754:	ldmda	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14758:	rscsle	r2, r2, r0, lsl #16
   1475c:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
   14760:			; <UNDEFINED> instruction: 0xf8d944f9
   14764:			; <UNDEFINED> instruction: 0xb1aa2000
   14768:			; <UNDEFINED> instruction: 0xf8df4b57
   1476c:	ldrbtmi	sl, [fp], #-352	; 0xfffffea0
   14770:	ldrsblt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   14774:	mcr	4, 0, r4, cr8, cr10, {7}
   14778:	ldrbtmi	r3, [fp], #2576	; 0xa10
   1477c:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
   14780:	bllt	1b938c <_dbus_user_database_lock_system@plt+0x1b2d60>
   14784:	ldrdcc	pc, [ip], -r9
   14788:	ldrle	r0, [ip], #-2011	; 0xfffff825
   1478c:	svccs	0x0014f859
   14790:	mvnsle	r2, r0, lsl #20
   14794:	cmnlt	fp, r0, lsl #22
   14798:	stmdals	r0, {r0, r1, r2, r3, r6, r8, fp, lr}
   1479c:			; <UNDEFINED> instruction: 0xf7f14479
   147a0:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   147a4:	stmdbmi	sp, {r0, r1, r3, r5, r6, ip, lr, pc}^
   147a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   147ac:	stmda	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   147b0:	sbcle	r2, r6, r0, lsl #16
   147b4:	strtmi	r4, [r0], -sl, asr #18
   147b8:			; <UNDEFINED> instruction: 0xf7f14479
   147bc:	stmdacc	r0, {r2, r5, fp, sp, lr, pc}
   147c0:	andcs	fp, r1, r8, lsl pc
   147c4:	mrc	7, 0, lr, cr8, cr14, {5}
   147c8:			; <UNDEFINED> instruction: 0x46201a10
   147cc:	ldc	7, cr15, [r4], {241}	; 0xf1
   147d0:	adcsle	r2, r6, r0, lsl #16
   147d4:	ldrdpl	pc, [r4], -r9
   147d8:			; <UNDEFINED> instruction: 0xb32a682a
   147dc:			; <UNDEFINED> instruction: 0xf8df4f41
   147e0:	ldrbtmi	r8, [pc], #-264	; 147e8 <_dbus_user_database_lock_system@plt+0xe1bc>
   147e4:			; <UNDEFINED> instruction: 0x463944f8
   147e8:			; <UNDEFINED> instruction: 0xf7f14620
   147ec:	andcs	lr, r1, #1536	; 0x600
   147f0:	strtmi	r4, [r0], -r3, lsl #12
   147f4:	adcle	r2, r4, r0, lsl #22
   147f8:			; <UNDEFINED> instruction: 0xf7fe6869
   147fc:	andcs	pc, r0, #798720	; 0xc3000
   14800:	strtmi	r4, [r0], -r3, lsl #12
   14804:	addsle	r2, ip, r0, lsl #22
   14808:			; <UNDEFINED> instruction: 0xf7fe68a9
   1480c:			; <UNDEFINED> instruction: 0x4641fabb
   14810:	strtmi	r4, [r0], -r3, lsl #12
   14814:	addsle	r2, r4, r0, lsl #22
   14818:	svc	0x00f4f7f0
   1481c:	addsle	r2, r0, r0, lsl #16
   14820:	svccs	0x0014f855
   14824:	bicsle	r2, lr, r0, lsl #20
   14828:			; <UNDEFINED> instruction: 0x5010f8d9
   1482c:	strcc	fp, [ip, #-445]	; 0xfffffe43
   14830:			; <UNDEFINED> instruction: 0xf855e00f
   14834:	strcc	r3, [ip, #-3080]	; 0xfffff3f8
   14838:	bl	ff7d2804 <_dbus_user_database_lock_system@plt+0xff7cc1d8>
   1483c:			; <UNDEFINED> instruction: 0x46034659
   14840:	blcs	260c8 <_dbus_user_database_lock_system@plt+0x1fa9c>
   14844:	svcge	0x007df43f
   14848:	svc	0x00dcf7f0
   1484c:			; <UNDEFINED> instruction: 0xf43f2800
   14850:			; <UNDEFINED> instruction: 0xf855af78
   14854:	ldrbmi	r2, [r1], -ip, lsl #24
   14858:	bcs	260e0 <_dbus_user_database_lock_system@plt+0x1fab4>
   1485c:			; <UNDEFINED> instruction: 0xf8d9d1e9
   14860:			; <UNDEFINED> instruction: 0xb1291008
   14864:			; <UNDEFINED> instruction: 0xf7f04620
   14868:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1486c:	svcge	0x0069f43f
   14870:	strtmi	r9, [r0], -r1, lsl #18
   14874:	svc	0x00c6f7f0
   14878:	orrle	r2, r7, r0, lsl #16
   1487c:	ldmdbmi	fp, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
   14880:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
   14884:	bl	1d2850 <_dbus_user_database_lock_system@plt+0x1cc224>
   14888:	ldmdbmi	r9, {r3, r4, r5, r8, ip, sp, pc}
   1488c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14890:	svc	0x00b8f7f0
   14894:	orrle	r2, sp, r0, lsl #16
   14898:	ldmdbmi	r6, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
   1489c:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
   148a0:	b	ffe5286c <_dbus_user_database_lock_system@plt+0xffe4c240>
   148a4:	addle	r2, r5, r0, lsl #16
   148a8:			; <UNDEFINED> instruction: 0x46204913
   148ac:			; <UNDEFINED> instruction: 0xf7f04479
   148b0:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   148b4:	svcge	0x007ef47f
   148b8:	svclt	0x0000e743
   148bc:	strdeq	fp, [r0], -lr
   148c0:	andeq	fp, r0, r2, ror lr
   148c4:			; <UNDEFINED> instruction: 0x0001f8b4
   148c8:	andeq	fp, r0, lr, asr lr
   148cc:	muleq	r0, ip, lr
   148d0:	andeq	fp, r0, sl, asr #29
   148d4:	andeq	fp, r0, r2, lsr pc
   148d8:	andeq	fp, r0, r0, lsr pc
   148dc:	andeq	fp, r0, r6, lsr #30
   148e0:	andeq	fp, r0, r8, lsl #30
   148e4:	andeq	fp, r0, r6, lsl #28
   148e8:	andeq	fp, r0, ip, lsl lr
   148ec:	andeq	fp, r0, r6, ror lr
   148f0:	andeq	fp, r0, r2, ror lr
   148f4:	andeq	fp, r0, r6, lsl #29
   148f8:	andeq	fp, r0, ip, lsl #29
   148fc:	ldrbmi	lr, [r0, sp, lsr #18]!
   14900:	ldcmi	6, cr4, [sl], #-124	; 0xffffff84
   14904:	ldrmi	r4, [r9], -r8, lsl #13
   14908:	ldrbtmi	r4, [ip], #-2873	; 0xfffff4c7
   1490c:	ldrmi	fp, [r6], -r6, lsl #1
   14910:	stmiapl	r3!, {r0, r2, r9, sl, lr}^
   14914:	andcs	r4, r0, #16, 12	; 0x1000000
   14918:	ldrsbls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   1491c:	movwls	r6, #22555	; 0x581b
   14920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14924:	mrc	7, 2, APSR_nzcv, cr2, cr1, {7}
   14928:			; <UNDEFINED> instruction: 0x460444f9
   1492c:	bmi	cc2e94 <_dbus_user_database_lock_system@plt+0xcbc868>
   14930:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   14934:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14938:	subsmi	r9, sl, r5, lsl #22
   1493c:			; <UNDEFINED> instruction: 0x4620d154
   14940:	pop	{r1, r2, ip, sp, pc}
   14944:			; <UNDEFINED> instruction: 0xf10d87f0
   14948:	ldrbmi	r0, [r0], -r4, lsl #20
   1494c:	stcl	7, cr15, [sl], #-964	; 0xfffffc3c
   14950:	stmdacs	r0, {r2, r9, sl, lr}
   14954:	stmdbmi	r9!, {r0, r1, r2, r4, r5, ip, lr, pc}
   14958:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1495c:	b	fe6d2928 <_dbus_user_database_lock_system@plt+0xfe6cc2fc>
   14960:			; <UNDEFINED> instruction: 0x46014632
   14964:			; <UNDEFINED> instruction: 0xf7ff4650
   14968:	stmdblt	r0!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1496c:	ldrtmi	r4, [r8], -r4, lsr #22
   14970:			; <UNDEFINED> instruction: 0xf8594924
   14974:	ldrbtmi	r2, [r9], #-3
   14978:	ldmda	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1497c:	strcs	r4, [r0], #-1616	; 0xfffff9b0
   14980:	stcl	7, cr15, [sl, #960]!	; 0x3c0
   14984:	blls	8e8d8 <_dbus_user_database_lock_system@plt+0x882ac>
   14988:	movwls	r4, #1584	; 0x630
   1498c:	bl	1952958 <_dbus_user_database_lock_system@plt+0x194c32c>
   14990:	stmdacs	r0, {r2, r9, sl, lr}
   14994:	movwcs	sp, #234	; 0xea
   14998:	cmncs	r3, sl, ror #12
   1499c:	ldmda	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   149a0:	strtmi	fp, [r9], -r8, lsr #2
   149a4:	strtmi	r4, [r2], -r0, asr #12
   149a8:	blx	65299c <_dbus_user_database_lock_system@plt+0x64c370>
   149ac:	blmi	543034 <_dbus_user_database_lock_system@plt+0x53ca08>
   149b0:	ldmdbmi	r5, {r3, r4, r5, r9, sl, lr}
   149b4:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   149b8:			; <UNDEFINED> instruction: 0xf7f14479
   149bc:			; <UNDEFINED> instruction: 0x4620e83a
   149c0:	ldmdb	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   149c4:	blmi	3ce934 <_dbus_user_database_lock_system@plt+0x3c8308>
   149c8:	ldmdbmi	r0, {r3, r4, r5, r9, sl, lr}
   149cc:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   149d0:			; <UNDEFINED> instruction: 0xf7f14479
   149d4:	str	lr, [sl, lr, lsr #16]!
   149d8:	strcs	r4, [r1], #-1568	; 0xfffff9e0
   149dc:	stmdb	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   149e0:			; <UNDEFINED> instruction: 0xf7f04650
   149e4:			; <UNDEFINED> instruction: 0xe7a2edba
   149e8:	bl	ad29b4 <_dbus_user_database_lock_system@plt+0xacc388>
   149ec:	muleq	r1, r6, r0
   149f0:	andeq	r0, r0, ip, asr #12
   149f4:	andeq	pc, r1, r8, ror r0	; <UNPREDICTABLE>
   149f8:	andeq	pc, r1, lr, rrx
   149fc:	andeq	r8, r0, r2, ror #29
   14a00:	andeq	r0, r0, r0, lsr r6
   14a04:	andeq	r8, r0, lr, lsl #15
   14a08:	andeq	r8, r0, ip, asr #14
   14a0c:	andeq	r8, r0, r4, lsr r7
   14a10:	svcmi	0x00f0e92d
   14a14:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   14a18:	ldrmi	r8, [r5], -r2, lsl #22
   14a1c:	ldrmi	r4, [r0], -r8, lsl #13
   14a20:			; <UNDEFINED> instruction: 0x461f4979
   14a24:	addlt	r4, r5, r9, ror sl
   14a28:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   14a2c:	mcr	7, 0, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   14a30:			; <UNDEFINED> instruction: 0x463bb170
   14a34:	strtmi	r4, [sl], -r1, asr #12
   14a38:			; <UNDEFINED> instruction: 0xf7fd4630
   14a3c:	stmdacs	r0, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
   14a40:	strcs	sp, [r0], #-328	; 0xfffffeb8
   14a44:	andlt	r4, r5, r0, lsr #12
   14a48:	blhi	cfd44 <_dbus_user_database_lock_system@plt+0xc9718>
   14a4c:	svchi	0x00f0e8bd
   14a50:	strtmi	r4, [r8], -r4, lsl #12
   14a54:	ldc	7, cr15, [r6], #964	; 0x3c4
   14a58:	svclt	0x00182801
   14a5c:	mvnsle	r2, r1, lsl #8
   14a60:			; <UNDEFINED> instruction: 0xf7f14628
   14a64:	strmi	lr, [r1], ip, ror #24
   14a68:			; <UNDEFINED> instruction: 0xf7f14628
   14a6c:	stmdbmi	r8!, {fp, sp, lr, pc}^
   14a70:	sxtab16mi	r4, r3, r9, ror #8
   14a74:			; <UNDEFINED> instruction: 0xf7f14628
   14a78:	blmi	19cf2b8 <_dbus_user_database_lock_system@plt+0x19c8c8c>
   14a7c:	blt	4502a4 <_dbus_user_database_lock_system@plt+0x449c78>
   14a80:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   14a84:	stmdbcs	r0, {r0, r1, ip, pc}
   14a88:	adcshi	pc, r7, r0
   14a8c:	ssatmi	r4, #3, fp, lsl #13
   14a90:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, pc}
   14a94:	ldrdcs	pc, [ip], -fp
   14a98:	strle	r0, [r7, #-2002]	; 0xfffff82e
   14a9c:	svceq	0x0000f1b9
   14aa0:	strbmi	sp, [r8], -r7, asr #32
   14aa4:	ldcl	7, cr15, [r2, #-964]	; 0xfffffc3c
   14aa8:	suble	r2, r2, r0, lsl #16
   14aac:	svcne	0x0014f85b
   14ab0:	mvnle	r2, r0, lsl #18
   14ab4:	svceq	0x0000f1ba
   14ab8:	adchi	pc, r2, r0
   14abc:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
   14ac0:			; <UNDEFINED> instruction: 0x46384b56
   14ac4:	vstr	s8, [sp, #344]	; 0x158
   14ac8:	ldrbtmi	r8, [fp], #-2560	; 0xfffff600
   14acc:			; <UNDEFINED> instruction: 0xf7f0447a
   14ad0:	sbfx	lr, r6, #27, #24
   14ad4:			; <UNDEFINED> instruction: 0xf7fa4630
   14ad8:	ldmdbmi	r2, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   14adc:			; <UNDEFINED> instruction: 0x46074479
   14ae0:			; <UNDEFINED> instruction: 0xf7fd4630
   14ae4:	addmi	pc, r6, #1064960	; 0x104000
   14ae8:			; <UNDEFINED> instruction: 0x4630d017
   14aec:			; <UNDEFINED> instruction: 0xf826f7fb
   14af0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14af4:			; <UNDEFINED> instruction: 0x4630d05e
   14af8:			; <UNDEFINED> instruction: 0xf7fa2401
   14afc:	bmi	12d3da0 <_dbus_user_database_lock_system@plt+0x12cd774>
   14b00:	tstcs	r2, fp, lsr #12
   14b04:	andls	r4, r0, sl, ror r4
   14b08:			; <UNDEFINED> instruction: 0xf7f64638
   14b0c:			; <UNDEFINED> instruction: 0x4620f833
   14b10:	ldc	0, cr11, [sp], #20
   14b14:	pop	{r1, r8, r9, fp, pc}
   14b18:	shsub8mi	r8, r8, r0
   14b1c:			; <UNDEFINED> instruction: 0xffe4f7f5
   14b20:	ldrtmi	r4, [r8], -r4, lsl #12
   14b24:	bmi	108399c <_dbus_user_database_lock_system@plt+0x107d370>
   14b28:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   14b2c:			; <UNDEFINED> instruction: 0xf822f7f6
   14b30:			; <UNDEFINED> instruction: 0xf8dbe788
   14b34:			; <UNDEFINED> instruction: 0xf8daa004
   14b38:			; <UNDEFINED> instruction: 0xb3280000
   14b3c:	bne	4503a4 <_dbus_user_database_lock_system@plt+0x449d78>
   14b40:	stc	7, cr15, [r4, #-964]	; 0xfffffc3c
   14b44:			; <UNDEFINED> instruction: 0xf8dab9e0
   14b48:			; <UNDEFINED> instruction: 0x079b3010
   14b4c:	blls	109bf8 <_dbus_user_database_lock_system@plt+0x1035cc>
   14b50:			; <UNDEFINED> instruction: 0xf8dab923
   14b54:			; <UNDEFINED> instruction: 0xf0100010
   14b58:	eorsle	r0, pc, r1, lsl #8
   14b5c:	ldrdne	pc, [r4], -sl
   14b60:			; <UNDEFINED> instruction: 0xf7f04628
   14b64:			; <UNDEFINED> instruction: 0x4604ed9a
   14b68:			; <UNDEFINED> instruction: 0xf8dab338
   14b6c:	ldrtmi	r4, [fp], -ip
   14b70:	strbmi	r4, [r1], -sl, lsr #12
   14b74:			; <UNDEFINED> instruction: 0x47a04630
   14b78:	svclt	0x00181e04
   14b7c:	strb	r2, [r1, -r1, lsl #8]!
   14b80:	svceq	0x0014f85a
   14b84:	bicsle	r2, r9, r0, lsl #16
   14b88:	beq	90ccc <_dbus_user_database_lock_system@plt+0x8a6a0>
   14b8c:			; <UNDEFINED> instruction: 0xf7f5e78e
   14b90:			; <UNDEFINED> instruction: 0x4629ffb5
   14b94:	ldc	0, cr11, [sp], #20
   14b98:	pop	{r1, r8, r9, fp, pc}
   14b9c:			; <UNDEFINED> instruction: 0xf7f44ff0
   14ba0:	ldrtmi	fp, [fp], -r5, lsl #18
   14ba4:	strbmi	r4, [r1], -sl, lsr #12
   14ba8:			; <UNDEFINED> instruction: 0xf7fd4630
   14bac:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   14bb0:	strb	sp, [r6, -sp, asr #3]
   14bb4:	ldrbtmi	r4, [sp], #-3358	; 0xfffff2e2
   14bb8:			; <UNDEFINED> instruction: 0x4628e79d
   14bbc:	ldc	7, cr15, [r4], {241}	; 0xf1
   14bc0:	ldrdne	pc, [r4], -sl
   14bc4:			; <UNDEFINED> instruction: 0xee184a1b
   14bc8:	tstls	r1, r0, lsl sl
   14bcc:	ldmdbmi	sl, {r1, r3, r4, r5, r6, sl, lr}
   14bd0:	andls	r4, r0, r9, ror r4
   14bd4:			; <UNDEFINED> instruction: 0xf7f04638
   14bd8:			; <UNDEFINED> instruction: 0xe733ed52
   14bdc:	ldcmi	6, cr4, [r7, #-160]	; 0xffffff60
   14be0:	svc	0x0044f7f0
   14be4:	ldmdbmi	r7, {r1, r2, r4, r9, fp, lr}
   14be8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   14bec:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   14bf0:	ldrtmi	r4, [r8], -r3, lsl #12
   14bf4:	stcl	7, cr15, [r2, #-960]	; 0xfffffc40
   14bf8:	ldmdbmi	r3, {r2, r5, r8, r9, sl, sp, lr, pc}
   14bfc:			; <UNDEFINED> instruction: 0xe75f4479
   14c00:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
   14c04:	svclt	0x0000e75c
   14c08:	strdeq	r8, [r0], -r0
   14c0c:	andeq	fp, r0, r6, ror #26
   14c10:	andeq	r8, r0, ip, asr #27
   14c14:	muleq	r1, r4, r5
   14c18:	andeq	fp, r0, r6, lsr #25
   14c1c:	andeq	r8, r0, sl, lsl #27
   14c20:	andeq	fp, r0, r0, ror #27
   14c24:	andeq	r8, r0, ip, lsr #25
   14c28:	andeq	fp, r0, r0, lsr #25
   14c2c:			; <UNDEFINED> instruction: 0x0000bcbe
   14c30:	muleq	r0, sl, fp
   14c34:			; <UNDEFINED> instruction: 0x0000bcb0
   14c38:	andeq	r8, r0, r8, lsr #15
   14c3c:	andeq	r8, r0, r4, asr ip
   14c40:	andeq	fp, r0, r2, asr ip
   14c44:	andeq	r9, r0, lr, lsr r1
   14c48:	andeq	fp, r0, ip, lsl #11
   14c4c:	andeq	fp, r0, r6, lsl #11
   14c50:	svclt	0x00004770
   14c54:	andeq	r0, r0, r0
   14c58:	mvnsmi	lr, sp, lsr #18
   14c5c:	stc	6, cr4, [sp, #-16]!
   14c60:	bmi	12f7880 <_dbus_user_database_lock_system@plt+0x12f1254>
   14c64:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
   14c68:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   14c6c:	movwls	r6, #14363	; 0x381b
   14c70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14c74:	blcs	2ec88 <_dbus_user_database_lock_system@plt+0x2865c>
   14c78:	stmdbge	r2, {r1, r3, r4, r5, r6, ip, lr, pc}
   14c7c:			; <UNDEFINED> instruction: 0xf7f1a801
   14c80:	strtmi	lr, [r0], -sl, lsl #17
   14c84:	strvs	lr, [r1, #-2525]	; 0xfffff623
   14c88:	stmdb	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c8c:	stmdacs	r0, {r0, r9, sl, lr}
   14c90:	cdp	0, 0, cr13, cr7, cr14, {3}
   14c94:			; <UNDEFINED> instruction: 0xf64e6a90
   14c98:	ldc	7, cr6, [pc, #512]	; 14ea0 <_dbus_user_database_lock_system@plt+0xe874>
   14c9c:	vbic.i16	d26, #2816	; 0x0b00
   14ca0:			; <UNDEFINED> instruction: 0xf04f0736
   14ca4:	cdp	8, 11, cr0, cr8, cr0, {0}
   14ca8:	vmls.f64	d9, d23, d23
   14cac:			; <UNDEFINED> instruction: 0xeeb85a90
   14cb0:	ldmib	r1, {r0, r1, r2, r5, r6, r7, r8, r9, fp, pc}^
   14cb4:	stmdavs	r3!, {r0, sp, lr}
   14cb8:	strcs	lr, [r0, #-2512]	; 0xfffff630
   14cbc:	svclt	0x0008429e
   14cc0:	b	149e4c8 <_dbus_user_database_lock_system@plt+0x1497e9c>
   14cc4:	eorle	r0, pc, r5, lsl #6
   14cc8:	blcs	2f25c <_dbus_user_database_lock_system@plt+0x28c30>
   14ccc:	cdp	13, 0, cr13, cr7, cr9, {1}
   14cd0:			; <UNDEFINED> instruction: 0xeeb85a90
   14cd4:	vmls.f64	d6, d23, d23
   14cd8:			; <UNDEFINED> instruction: 0xee382a90
   14cdc:			; <UNDEFINED> instruction: 0xee866b46
   14ce0:	vmov.f64	d5, #138	; 0xc0500000 -3.250
   14ce4:	vmls.f64	d6, d23, d23
   14ce8:			; <UNDEFINED> instruction: 0xee393a90
   14cec:	vcvt.f64.u32	d6, s12
   14cf0:	vmls.f64	d7, d22, d23
   14cf4:	vmov.f64	d5, #74	; 0x3e500000  0.2031250
   14cf8:	vsqrt.f64	d21, d7
   14cfc:	ble	513544 <_dbus_user_database_lock_system@plt+0x50cf18>
   14d00:	blvc	11905e4 <_dbus_user_database_lock_system@plt+0x1189fb8>
   14d04:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14d08:	bvc	fe450528 <_dbus_user_database_lock_system@plt+0xfe449efc>
   14d0c:	blvs	ff9d07f4 <_dbus_user_database_lock_system@plt+0xff9ca1c8>
   14d10:	blvc	ff1d07e8 <_dbus_user_database_lock_system@plt+0xff1ca1bc>
   14d14:	blx	4508e0 <_dbus_user_database_lock_system@plt+0x44a2b4>
   14d18:	cdp	15, 15, cr11, cr13, cr4, {2}
   14d1c:	vnmla.f64	d7, d23, d7
   14d20:	tstlt	r6, #144, 20	; 0x90000
   14d24:			; <UNDEFINED> instruction: 0xe7c44631
   14d28:	andcc	lr, r3, #212, 18	; 0x350000
   14d2c:	ldrmi	r4, [r8, r0, lsr #12]
   14d30:	mvnsle	r2, r0, lsl #16
   14d34:	blx	17d0d50 <_dbus_user_database_lock_system@plt+0x17ca724>
   14d38:	bicsvc	lr, r0, #24, 20	; 0x18000
   14d3c:	strmi	fp, [r7], -r8, lsl #30
   14d40:	stmdavs	r4!, {r8, r9, sl, fp, sp}^
   14d44:			; <UNDEFINED> instruction: 0x4639db15
   14d48:			; <UNDEFINED> instruction: 0xf7f14620
   14d4c:	bmi	4cf9e4 <_dbus_user_database_lock_system@plt+0x4c93b8>
   14d50:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   14d54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14d58:	subsmi	r9, sl, r3, lsl #22
   14d5c:	andcs	sp, r1, r2, lsl r1
   14d60:	ldc	0, cr11, [sp], #16
   14d64:	pop	{r1, r2, r8, r9, fp, pc}
   14d68:			; <UNDEFINED> instruction: 0xf1b881f0
   14d6c:	mvnle	r0, r0, lsl #30
   14d70:	strtmi	r6, [r0], -r4, ror #16
   14d74:	svc	0x0054f7f0
   14d78:	rscle	r2, r8, r0, lsl #16
   14d7c:			; <UNDEFINED> instruction: 0xf7f04620
   14d80:	strb	lr, [r4, r0, asr #24]!
   14d84:	ldmdb	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14d88:	andeq	r0, r0, r0
   14d8c:	addmi	r4, pc, r0
   14d90:	andeq	lr, r1, sl, lsr sp
   14d94:	andeq	r0, r0, ip, asr #12
   14d98:	andeq	lr, r1, lr, asr #24
   14d9c:	mvnsmi	lr, sp, lsr #18
   14da0:	andscs	r4, r8, r6, lsl #12
   14da4:	ldrmi	r4, [r0], sp, lsl #12
   14da8:			; <UNDEFINED> instruction: 0xf7f1461f
   14dac:	strmi	lr, [r4], -r6, lsl #16
   14db0:	ldmdbmi	r1, {r5, r7, r8, ip, sp, pc}
   14db4:			; <UNDEFINED> instruction: 0xf8c04602
   14db8:	movwcs	r8, #12
   14dbc:	ldrbtmi	r6, [r9], #-263	; 0xfffffef9
   14dc0:	rsbcs	r6, r4, r6, lsl #1
   14dc4:			; <UNDEFINED> instruction: 0xf7f16165
   14dc8:	rsbvs	lr, r0, r0, asr #21
   14dcc:			; <UNDEFINED> instruction: 0xf7f0b168
   14dd0:	ldmib	r4, {r3, r4, sl, fp, sp, lr, pc}^
   14dd4:			; <UNDEFINED> instruction: 0xf0041001
   14dd8:	tstlt	r0, fp, lsr #31	; <UNPREDICTABLE>
   14ddc:	pop	{r5, r9, sl, lr}
   14de0:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}^
   14de4:			; <UNDEFINED> instruction: 0xf7f0b108
   14de8:			; <UNDEFINED> instruction: 0x4620ed38
   14dec:			; <UNDEFINED> instruction: 0xf7f02400
   14df0:			; <UNDEFINED> instruction: 0x4620eb3c
   14df4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14df8:			; <UNDEFINED> instruction: 0xfffffe97
   14dfc:			; <UNDEFINED> instruction: 0x4604b510
   14e00:	ldrdne	lr, [r1], -r0
   14e04:			; <UNDEFINED> instruction: 0xffbaf004
   14e08:			; <UNDEFINED> instruction: 0xf7f06860
   14e0c:	strtmi	lr, [r0], -r6, lsr #26
   14e10:			; <UNDEFINED> instruction: 0x4010e8bd
   14e14:	bllt	9d2ddc <_dbus_user_database_lock_system@plt+0x9cc7b0>
   14e18:	blle	5f220 <_dbus_user_database_lock_system@plt+0x58bf4>
   14e1c:	blt	fee52de8 <_dbus_user_database_lock_system@plt+0xfee4c7bc>
   14e20:			; <UNDEFINED> instruction: 0x4604b510
   14e24:	mrc	7, 7, APSR_nzcv, cr12, cr0, {7}
   14e28:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   14e2c:	pop	{r5, r9, sl, lr}
   14e30:			; <UNDEFINED> instruction: 0xf7f04010
   14e34:	svclt	0x0000bbe3
   14e38:	tstcs	r0, r0, asr #16
   14e3c:	blt	fea52e08 <_dbus_user_database_lock_system@plt+0xfea4c7dc>
   14e40:	stclt	7, cr15, [r8, #-960]!	; 0xfffffc40
   14e44:	bllt	fe6d2e10 <_dbus_user_database_lock_system@plt+0xfe6cc7e4>
   14e48:	ldmiblt	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14e4c:			; <UNDEFINED> instruction: 0x4605b538
   14e50:	mrc	7, 5, APSR_nzcv, cr12, cr0, {7}
   14e54:	stmdblt	r8, {r2, r9, sl, lr}
   14e58:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   14e5c:			; <UNDEFINED> instruction: 0xf7f06868
   14e60:	stmdacs	r0, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
   14e64:			; <UNDEFINED> instruction: 0x4601d1f8
   14e68:			; <UNDEFINED> instruction: 0xf7f16868
   14e6c:			; <UNDEFINED> instruction: 0x4620ea94
   14e70:	svclt	0x0000bd38
   14e74:			; <UNDEFINED> instruction: 0x4604b510
   14e78:	mrc	7, 0, APSR_nzcv, cr12, cr0, {7}
   14e7c:			; <UNDEFINED> instruction: 0xf7f06860
   14e80:	ldrdlt	lr, [r0, -r0]
   14e84:			; <UNDEFINED> instruction: 0x4601bd10
   14e88:	pop	{r5, r6, fp, sp, lr}
   14e8c:			; <UNDEFINED> instruction: 0xf7f14010
   14e90:	svclt	0x0000ba7f
   14e94:	stmdalt	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14e98:	stmdavs	r8, {r0, r1, fp, sp, lr}^
   14e9c:	svclt	0x00084298
   14ea0:	ldrbmi	r2, [r0, -r0]!
   14ea4:			; <UNDEFINED> instruction: 0xf7f1b508
   14ea8:	stmdacc	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   14eac:	andcs	fp, r1, r8, lsl pc
   14eb0:	svclt	0x0000bd08
   14eb4:	ldrbmi	lr, [r0, sp, lsr #18]!
   14eb8:	strmi	r4, [r8], -r5, lsl #12
   14ebc:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   14ec0:	ldrmi	r4, [r1], lr, lsl #12
   14ec4:			; <UNDEFINED> instruction: 0xf7f0469a
   14ec8:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   14ecc:	ldmdavs	r2!, {r0, r1, r4, r5, ip, lr, pc}
   14ed0:	strtmi	r4, [r8], -r4, lsl #12
   14ed4:	strmi	lr, [r1, #-2516]	; 0xfffff62c
   14ed8:	svclt	0x00084294
   14edc:	stmdavs	r9!, {sl, sp}^
   14ee0:	andle	r2, fp, r3, lsl #18
   14ee4:	tstle	r5, r4, lsl #18
   14ee8:	mrrcne	8, 14, r6, r9, cr11
   14eec:	bvc	a49330 <_dbus_user_database_lock_system@plt+0xa42d04>
   14ef0:	andeq	pc, r1, r0
   14ef4:	mvnle	r2, r0, lsl #24
   14ef8:			; <UNDEFINED> instruction: 0x87f0e8bd
   14efc:	strbmi	r6, [fp, #-2283]	; 0xfffff715
   14f00:			; <UNDEFINED> instruction: 0xf1b3bf18
   14f04:	ldrshtle	r3, [r2], #255	; 0xff
   14f08:	mvnle	r2, r0, lsl #24
   14f0c:			; <UNDEFINED> instruction: 0xf1b8e7f4
   14f10:	stcle	15, cr0, [ip, #-0]
   14f14:	streq	pc, [r4], -sl, lsr #3
   14f18:			; <UNDEFINED> instruction: 0xf8562100
   14f1c:	tstcc	r1, r4, lsl #30
   14f20:	strhtle	r4, [r4], #43	; 0x2b
   14f24:	mvnsle	r4, r8, lsl #11
   14f28:	bicsle	r2, r3, r0, lsl #24
   14f2c:	bicsle	lr, lr, r4, ror #15
   14f30:	bicle	r2, pc, r0, lsl #24
   14f34:	strtmi	lr, [r8], -r0, ror #15
   14f38:			; <UNDEFINED> instruction: 0x87f0e8bd
   14f3c:			; <UNDEFINED> instruction: 0x460fb5f8
   14f40:			; <UNDEFINED> instruction: 0xf7f04606
   14f44:	ldrhlt	lr, [r8, #-240]	; 0xffffff10
   14f48:	strmi	r3, [r4], -r4, lsl #14
   14f4c:	ldmdavs	r3!, {r0, r2, r5, r7, fp, sp, lr}
   14f50:	stmdavs	sl!, {r2, r5, r6, fp, sp, lr}^
   14f54:	mulle	r5, ip, r2
   14f58:	stmdble	r6, {r1, r9, fp, sp}
   14f5c:	mvnsle	r2, r0, lsl #24
   14f60:	ldcllt	0, cr2, [r8, #4]!
   14f64:	ldmle	fp!, {r1, r9, fp, sp}^
   14f68:	strtmi	r2, [r9], -r0, lsl #8
   14f6c:			; <UNDEFINED> instruction: 0xf7f04638
   14f70:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
   14f74:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   14f78:	eorvs	r3, fp, r1, lsl #6
   14f7c:	mvnle	r2, r0, lsl #24
   14f80:	svclt	0x0000e7ee
   14f84:	blmi	8e7814 <_dbus_user_database_lock_system@plt+0x8e11e8>
   14f88:	push	{r1, r3, r4, r5, r6, sl, lr}
   14f8c:	strdlt	r4, [r2], r0
   14f90:			; <UNDEFINED> instruction: 0x460658d3
   14f94:	strmi	r4, [r8], r8, lsl #12
   14f98:	movwls	r6, #6171	; 0x181b
   14f9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14fa0:	movwls	r2, #768	; 0x300
   14fa4:	svc	0x007ef7f0
   14fa8:	strmi	r4, [r4], -pc, ror #12
   14fac:	stmiavs	r1!, {r2, r4, r5, r7, r8, ip, sp, pc}
   14fb0:			; <UNDEFINED> instruction: 0xf7f04638
   14fb4:			; <UNDEFINED> instruction: 0x4605e9f0
   14fb8:	stmdavs	r4!, {r3, r4, r8, r9, ip, sp, pc}^
   14fbc:	ldrdcc	pc, [r0], -r8
   14fc0:			; <UNDEFINED> instruction: 0xd1f3429c
   14fc4:			; <UNDEFINED> instruction: 0xf7f04638
   14fc8:			; <UNDEFINED> instruction: 0x4601ed10
   14fcc:	stmvs	sl, {r5, r6, r8, ip, sp, pc}
   14fd0:	ldmdavs	r3, {r4, r5, r9, sl, lr}
   14fd4:	andsvs	r3, r3, r1, lsl #6
   14fd8:	ldmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14fdc:			; <UNDEFINED> instruction: 0xf7f04638
   14fe0:	strmi	lr, [r1], -r4, lsl #26
   14fe4:	mvnsle	r2, r0, lsl #16
   14fe8:	bmi	2de3f4 <_dbus_user_database_lock_system@plt+0x2d7dc8>
   14fec:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   14ff0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14ff4:	subsmi	r9, sl, r1, lsl #22
   14ff8:	strtmi	sp, [r8], -r7, lsl #2
   14ffc:	pop	{r1, ip, sp, pc}
   15000:			; <UNDEFINED> instruction: 0x463881f0
   15004:	ldmib	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15008:			; <UNDEFINED> instruction: 0xf7f1e7ef
   1500c:	svclt	0x0000e81a
   15010:	andeq	lr, r1, r8, lsl sl
   15014:	andeq	r0, r0, ip, asr #12
   15018:			; <UNDEFINED> instruction: 0x0001e9b2
   1501c:	stmdbmi	r8, {r4, r5, r6, r8, ip, sp, pc}
   15020:	ldrlt	r2, [r0, #-512]	; 0xfffffe00
   15024:			; <UNDEFINED> instruction: 0x46044479
   15028:	b	ffa52ff4 <_dbus_user_database_lock_system@plt+0xffa4c9c8>
   1502c:			; <UNDEFINED> instruction: 0xf7f14620
   15030:	strtmi	lr, [r0], -r4, lsr #19
   15034:			; <UNDEFINED> instruction: 0x4010e8bd
   15038:	blt	553000 <_dbus_user_database_lock_system@plt+0x54c9d4>
   1503c:	svclt	0x00004770
   15040:	andeq	r0, r0, r1, lsr #2
   15044:			; <UNDEFINED> instruction: 0x4605b5f8
   15048:			; <UNDEFINED> instruction: 0xf7f1460e
   1504c:	strmi	lr, [r4], -ip, asr #16
   15050:	strtmi	fp, [r0], -r8, lsl #2
   15054:	strdcs	fp, [r4], -r8
   15058:	mcr	7, 5, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   1505c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   15060:			; <UNDEFINED> instruction: 0x4631d0f7
   15064:	ldrtmi	r4, [sl], -r8, lsr #12
   15068:	mrc	7, 3, APSR_nzcv, cr6, cr0, {7}
   1506c:			; <UNDEFINED> instruction: 0x463cb110
   15070:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   15074:			; <UNDEFINED> instruction: 0xf7f04638
   15078:			; <UNDEFINED> instruction: 0xe7eae9f8
   1507c:	blmi	6e78ec <_dbus_user_database_lock_system@plt+0x6e12c0>
   15080:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   15084:	strmi	fp, [r6], -sl, lsl #1
   15088:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
   1508c:	strtmi	r4, [r9], -r8, lsl #12
   15090:	movwls	r6, #38939	; 0x981b
   15094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15098:	svc	0x0094f7f0
   1509c:			; <UNDEFINED> instruction: 0x4628e010
   150a0:	b	fe9d306c <_dbus_user_database_lock_system@plt+0xfe9cca40>
   150a4:	strtmi	r9, [r8], -r1
   150a8:	bl	fd3070 <_dbus_user_database_lock_system@plt+0xfcca44>
   150ac:	strmi	r9, [r4], -r1, lsl #18
   150b0:			; <UNDEFINED> instruction: 0xf7ff4630
   150b4:	cmplt	r0, r7, asr #31	; <UNPREDICTABLE>
   150b8:			; <UNDEFINED> instruction: 0xf7ff4621
   150bc:	teqlt	r0, r3, ror #30	; <UNPREDICTABLE>
   150c0:			; <UNDEFINED> instruction: 0xf7f04628
   150c4:	stmdacs	r0, {r3, sl, fp, sp, lr, pc}
   150c8:	andcs	sp, r1, r9, ror #3
   150cc:	andcs	lr, r0, r0
   150d0:	blmi	1a78f4 <_dbus_user_database_lock_system@plt+0x1a12c8>
   150d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   150d8:	blls	26f148 <_dbus_user_database_lock_system@plt+0x268b1c>
   150dc:	qaddle	r4, sl, r1
   150e0:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   150e4:	svc	0x00acf7f0
   150e8:	andeq	lr, r1, lr, lsl r9
   150ec:	andeq	r0, r0, ip, asr #12
   150f0:	andeq	lr, r1, ip, asr #17
   150f4:			; <UNDEFINED> instruction: 0x4604b510
   150f8:	blcs	6f20c <_dbus_user_database_lock_system@plt+0x68be0>
   150fc:	blcs	c9120 <_dbus_user_database_lock_system@plt+0xc2af4>
   15100:			; <UNDEFINED> instruction: 0xb123d019
   15104:	pop	{r5, r9, sl, lr}
   15108:			; <UNDEFINED> instruction: 0xf7f04010
   1510c:	stmdbvs	r0!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, pc}
   15110:	stmib	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15114:			; <UNDEFINED> instruction: 0xf7f06960
   15118:	stmibvs	r0!, {r3, r5, r7, r8, fp, sp, lr, pc}
   1511c:	stmib	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15120:			; <UNDEFINED> instruction: 0xf7f069e0
   15124:	bvs	84f7b4 <_dbus_user_database_lock_system@plt+0x849188>
   15128:	ldmib	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1512c:	pop	{r5, r9, sl, lr}
   15130:			; <UNDEFINED> instruction: 0xf7f04010
   15134:	stmiavs	r0, {r0, r1, r2, r4, r7, r8, fp, ip, sp, pc}^
   15138:	ldmib	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1513c:	pop	{r5, r9, sl, lr}
   15140:			; <UNDEFINED> instruction: 0xf7f04010
   15144:	svclt	0x0000b98f
   15148:	blcc	6f15c <_dbus_user_database_lock_system@plt+0x68b30>
   1514c:	stmdblt	r3, {r0, r1, sp, lr}
   15150:			; <UNDEFINED> instruction: 0x4770e7d0
   15154:	svclt	0x0000e7f8
   15158:	andcs	r4, r0, #491520	; 0x78000
   1515c:	addlt	fp, r2, r0, ror r5
   15160:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   15164:			; <UNDEFINED> instruction: 0xf1043004
   15168:	stmib	sp, {r3, r8, sl}^
   1516c:			; <UNDEFINED> instruction: 0xf7f11000
   15170:	stmdals	r1, {r1, r2, r6, r9, fp, sp, lr, pc}
   15174:	ldreq	pc, [r4], -r4, lsl #2
   15178:	ldm	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1517c:	strtmi	r9, [r8], -r0, lsl #18
   15180:			; <UNDEFINED> instruction: 0xf7f12200
   15184:			; <UNDEFINED> instruction: 0x4628ea3c
   15188:	ldm	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1518c:	ldreq	pc, [r8, #-260]	; 0xfffffefc
   15190:	andcs	r9, r0, #0, 18
   15194:			; <UNDEFINED> instruction: 0xf7f14630
   15198:			; <UNDEFINED> instruction: 0x4630ea32
   1519c:	stmia	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   151a0:	strtmi	r9, [r8], -r0, lsl #18
   151a4:			; <UNDEFINED> instruction: 0xf7f12200
   151a8:	strtmi	lr, [r8], -sl, lsr #20
   151ac:	stmia	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   151b0:	tstlt	r8, r0, ror #17
   151b4:	ldc	7, cr15, [lr, #960]	; 0x3c0
   151b8:	rscvs	r2, r3, r0, lsl #6
   151bc:	tstlt	r8, r0, lsr #18
   151c0:	ldc	7, cr15, [r8, #960]	; 0x3c0
   151c4:			; <UNDEFINED> instruction: 0x61232300
   151c8:	andlt	r4, r2, r0, lsr #12
   151cc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   151d0:	stmdblt	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   151d4:			; <UNDEFINED> instruction: 0xffffffe3
   151d8:	andcs	r4, r0, #147456	; 0x24000
   151dc:	addlt	fp, r2, r0, lsl r5
   151e0:			; <UNDEFINED> instruction: 0x46044479
   151e4:	andls	r3, r1, r4
   151e8:	b	2531b4 <_dbus_user_database_lock_system@plt+0x24cb88>
   151ec:			; <UNDEFINED> instruction: 0xf7f19801
   151f0:	strtmi	lr, [r0], -r4, asr #17
   151f4:	pop	{r1, ip, sp, pc}
   151f8:			; <UNDEFINED> instruction: 0xf7f04010
   151fc:	svclt	0x0000b933
   15200:			; <UNDEFINED> instruction: 0xffffff71
   15204:			; <UNDEFINED> instruction: 0x4605b538
   15208:			; <UNDEFINED> instruction: 0x460c2030
   1520c:	ldcl	7, cr15, [r4, #960]	; 0x3c0
   15210:	bvc	1018f8 <_dbus_user_database_lock_system@plt+0xfb2cc>
   15214:	tsteq	r1, r4	; <UNPREDICTABLE>
   15218:	subvs	r2, r5, r1, lsl #4
   1521c:	movweq	pc, #865	; 0x361	; <UNPREDICTABLE>
   15220:	andvc	r6, r3, #2
   15224:	stmdale	ip, {r2, r8, sl, fp, sp}
   15228:			; <UNDEFINED> instruction: 0xf005e8df
   1522c:	stceq	3, cr0, [fp], {3}
   15230:			; <UNDEFINED> instruction: 0xf890000c
   15234:	andcs	r3, r0, #44	; 0x2c
   15238:	vhadd.u32	q11, <illegal reg q8.5>, q1
   1523c:			; <UNDEFINED> instruction: 0xf8800341
   15240:	ldclt	0, cr3, [r8, #-176]!	; 0xffffff50
   15244:	mvnscc	pc, #79	; 0x4f
   15248:	ldclt	0, cr6, [r8, #-780]!	; 0xfffffcf4
   1524c:	andcc	r6, r1, #131072	; 0x20000
   15250:	ldrbmi	r6, [r0, -r2]!
   15254:	blcc	6f268 <_dbus_user_database_lock_system@plt+0x68c3c>
   15258:	stmdblt	r3, {r0, r1, sp, lr}
   1525c:	ldrbmi	lr, [r0, -sl, asr #14]!
   15260:	andscs	fp, ip, r0, lsl r5
   15264:			; <UNDEFINED> instruction: 0xf7f0b082
   15268:	biclt	lr, r8, r8, lsr #27
   1526c:			; <UNDEFINED> instruction: 0x46044a12
   15270:	tstcs	r0, r1, lsl #6
   15274:	andvs	r4, r3, sl, ror r4
   15278:	andls	r2, r1, #2
   1527c:	stmia	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15280:	rscvs	r9, r0, r1, lsl #20
   15284:	tstcs	r0, r0, asr #2
   15288:			; <UNDEFINED> instruction: 0xf7f02002
   1528c:			; <UNDEFINED> instruction: 0x6120e8e6
   15290:			; <UNDEFINED> instruction: 0x4620b110
   15294:	ldclt	0, cr11, [r0, #-8]
   15298:	blcc	6f32c <_dbus_user_database_lock_system@plt+0x68d00>
   1529c:	tstlt	fp, r3, lsr #32
   152a0:	strtmi	r2, [r0], -r0, lsl #8
   152a4:	ldclt	0, cr11, [r0, #-8]
   152a8:	ldrmi	r4, [ip], -r0, lsr #12
   152ac:			; <UNDEFINED> instruction: 0xff54f7ff
   152b0:	andlt	r4, r2, r0, lsr #12
   152b4:	svclt	0x0000bd10
   152b8:			; <UNDEFINED> instruction: 0xfffffda5
   152bc:	andcc	r6, r1, #131072	; 0x20000
   152c0:	ldrbmi	r6, [r0, -r2]!
   152c4:	blcc	6f2d8 <_dbus_user_database_lock_system@plt+0x68cac>
   152c8:	tstlt	r3, r3
   152cc:	smlsldx	r4, r3, r0, r7
   152d0:	addlt	fp, r6, r0, ror r5
   152d4:	bge	128340 <_dbus_user_database_lock_system@plt+0x121d14>
   152d8:			; <UNDEFINED> instruction: 0x46064b19
   152dc:			; <UNDEFINED> instruction: 0x4608447c
   152e0:	stmdbge	r3, {r0, r2, r3, r9, sl, lr}
   152e4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   152e8:			; <UNDEFINED> instruction: 0xf04f9305
   152ec:			; <UNDEFINED> instruction: 0xf0050300
   152f0:	strmi	pc, [r4], -r3, lsl #31
   152f4:	strtmi	fp, [r8], -r8, lsr #3
   152f8:			; <UNDEFINED> instruction: 0xff82f005
   152fc:	strcc	lr, [r3], #-2525	; 0xfffff623
   15300:			; <UNDEFINED> instruction: 0x462a1d31
   15304:			; <UNDEFINED> instruction: 0xf7ff9400
   15308:	stcls	13, cr15, [r4], {213}	; 0xd5
   1530c:			; <UNDEFINED> instruction: 0xf1069b03
   15310:	strtmi	r0, [sl], -r8, lsl #2
   15314:			; <UNDEFINED> instruction: 0xf7ff9400
   15318:	strmi	pc, [r4], -sp, asr #27
   1531c:			; <UNDEFINED> instruction: 0xf7f09803
   15320:	bmi	24f5b8 <_dbus_user_database_lock_system@plt+0x248f8c>
   15324:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   15328:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1532c:	subsmi	r9, sl, r5, lsl #22
   15330:	strtmi	sp, [r0], -r2, lsl #2
   15334:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   15338:	mcr	7, 4, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   1533c:	andeq	lr, r1, r4, asr #13
   15340:	andeq	r0, r0, ip, asr #12
   15344:	andeq	lr, r1, sl, ror r6
   15348:			; <UNDEFINED> instruction: 0xf0054608
   1534c:	svclt	0x0000bf63
   15350:	andcc	fp, r4, r0, lsl r5
   15354:			; <UNDEFINED> instruction: 0xf7f0460c
   15358:	tstlt	r8, lr, lsl r8
   1535c:	andcs	r6, r1, r3, lsr #16
   15360:	eorvs	r4, r3, r3, lsl #8
   15364:	svclt	0x0000bd10
   15368:	andcc	fp, r8, r0, lsl r5
   1536c:			; <UNDEFINED> instruction: 0xf7f0460c
   15370:	tstlt	r8, r2, lsl r8
   15374:	andcs	r6, r1, r3, lsr #16
   15378:	eorvs	r4, r3, r3, lsl #8
   1537c:	svclt	0x0000bd10
   15380:			; <UNDEFINED> instruction: 0x4614b510
   15384:			; <UNDEFINED> instruction: 0xf7ff68c0
   15388:	cmplt	r0, sp, asr lr	; <UNPREDICTABLE>
   1538c:			; <UNDEFINED> instruction: 0xf7f04621
   15390:			; <UNDEFINED> instruction: 0xb120e802
   15394:	andcs	r6, r1, r3, lsr #16
   15398:	eorvs	r4, r3, r3, lsl #8
   1539c:	andcs	fp, r0, r0, lsl sp
   153a0:	svclt	0x0000bd10
   153a4:			; <UNDEFINED> instruction: 0x4614b510
   153a8:			; <UNDEFINED> instruction: 0xf7ff6900
   153ac:	cmplt	r0, fp, asr #28	; <UNPREDICTABLE>
   153b0:			; <UNDEFINED> instruction: 0xf7ef4621
   153b4:	strdlt	lr, [r0, -r0]!
   153b8:	andcs	r6, r1, r3, lsr #16
   153bc:	eorvs	r4, r3, r3, lsl #8
   153c0:	andcs	fp, r0, r0, lsl sp
   153c4:	svclt	0x0000bd10
   153c8:			; <UNDEFINED> instruction: 0x4614b510
   153cc:	andscc	fp, r4, r9, asr #2
   153d0:			; <UNDEFINED> instruction: 0xf7ef4611
   153d4:	cmplt	r0, r0, ror #31
   153d8:	andcs	r6, r1, r3, lsr #16
   153dc:	eorvs	r4, r3, r3, lsl #8
   153e0:	andscc	fp, r8, r0, lsl sp
   153e4:			; <UNDEFINED> instruction: 0xf7ef4611
   153e8:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   153ec:	strdcs	sp, [r0], -r4
   153f0:	svclt	0x0000bd10
   153f4:			; <UNDEFINED> instruction: 0x4604b538
   153f8:	andcc	r4, r4, sp, lsl #12
   153fc:			; <UNDEFINED> instruction: 0xf7ff3104
   15400:	stmdblt	r8, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   15404:	ldclt	0, cr2, [r8, #-0]
   15408:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   1540c:	andeq	pc, r8, r4, lsl #2
   15410:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   15414:	rscsle	r2, r5, r0, lsl #16
   15418:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   1541c:	andseq	pc, r4, r4, lsl #2
   15420:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
   15424:	rscle	r2, sp, r0, lsl #16
   15428:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   1542c:	andseq	pc, r8, r4, lsl #2
   15430:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
   15434:	rscle	r2, r5, r0, lsl #16
   15438:	stmiavs	r0!, {r0, r3, r5, r6, r7, fp, sp, lr}^
   1543c:	mrc2	7, 0, pc, cr14, cr15, {7}
   15440:	sbcsle	r2, pc, r0, lsl #16
   15444:	stmdbvs	r0!, {r0, r3, r5, r8, fp, sp, lr}
   15448:	mrc2	7, 0, pc, cr8, cr15, {7}
   1544c:	svclt	0x00183800
   15450:	ldclt	0, cr2, [r8, #-4]!
   15454:	andcs	fp, r8, r8, lsl #10
   15458:	stc	7, cr15, [lr], #960	; 0x3c0
   1545c:	movwcs	fp, #4360	; 0x1108
   15460:	stclt	0, cr6, [r8, #-12]
   15464:	andcc	r6, r1, #131072	; 0x20000
   15468:	ldrbmi	r6, [r0, -r2]!
   1546c:	blcc	6f480 <_dbus_user_database_lock_system@plt+0x68e54>
   15470:	tstlt	r3, r3
   15474:			; <UNDEFINED> instruction: 0xe6af4770
   15478:	ldrbmi	lr, [r0, sp, lsr #18]!
   1547c:	stmdaeq	r4, {r8, ip, sp, lr, pc}
   15480:	strbmi	r4, [r0], -r1, lsl #13
   15484:	stc	7, cr15, [lr, #-960]	; 0xfffffc40
   15488:	strmi	fp, [r6], -r8, lsr #3
   1548c:	stccs	0, cr14, [r1], {6}
   15490:	stccs	0, cr13, [r2], {19}
   15494:	orrlt	sp, r4, r4, lsr #32
   15498:	cmnlt	r7, lr, lsr r6
   1549c:	movwvc	lr, #6614	; 0x19d6
   154a0:	ldrdcs	pc, [r4], -r9
   154a4:	ldmdavs	ip, {r0, r1, r2, r4, r7, r9, lr}^
   154a8:	stfcsd	f5, [r1], {241}	; 0xf1
   154ac:	stccs	0, cr13, [r2], {103}	; 0x67
   154b0:	stccs	0, cr13, [r0], {91}	; 0x5b
   154b4:	pop	{r0, r4, r6, ip, lr, pc}
   154b8:	ldmvs	sl, {r4, r5, r6, r7, r8, r9, sl, pc}^
   154bc:	mvnle	r2, r0, lsl #20
   154c0:	bcs	2f930 <_dbus_user_database_lock_system@plt+0x29304>
   154c4:	ldmdbvs	sl, {r3, r5, r6, r7, r8, ip, lr, pc}^
   154c8:	mvnle	r2, r0, lsl #20
   154cc:	bcs	2fb3c <_dbus_user_database_lock_system@plt+0x29510>
   154d0:	ldmibvs	sl, {r1, r5, r6, r7, r8, ip, lr, pc}^
   154d4:	bicsle	r2, pc, r0, lsl #20
   154d8:	blcs	2fd4c <_dbus_user_database_lock_system@plt+0x29720>
   154dc:	ldrd	sp, [r2], -ip
   154e0:	blcs	2f854 <_dbus_user_database_lock_system@plt+0x29228>
   154e4:			; <UNDEFINED> instruction: 0x4640d1d8
   154e8:	ldcl	7, cr15, [ip], {240}	; 0xf0
   154ec:			; <UNDEFINED> instruction: 0x460142b0
   154f0:	ldmib	r1, {r1, r4, r6, r7, ip, lr, pc}^
   154f4:			; <UNDEFINED> instruction: 0xf8d95a01
   154f8:	addsmi	r2, r5, #4
   154fc:	ldrdcc	pc, [r4], -sl
   15500:	adcmi	sp, r3, #12
   15504:	adcmi	sp, lr, #27
   15508:			; <UNDEFINED> instruction: 0xf8d9d0c6
   1550c:	strtmi	r2, [r9], -r4
   15510:	bpl	8fc5c <_dbus_user_database_lock_system@plt+0x89630>
   15514:			; <UNDEFINED> instruction: 0xf8da4295
   15518:	mvnsle	r3, r4
   1551c:	svclt	0x001842a3
   15520:	mvnsle	r2, r0, lsl #10
   15524:			; <UNDEFINED> instruction: 0xf7f04640
   15528:			; <UNDEFINED> instruction: 0xf8dae9b8
   1552c:	stccc	0, cr5, [r1, #-0]
   15530:	andpl	pc, r0, sl, asr #17
   15534:			; <UNDEFINED> instruction: 0x4650bb55
   15538:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   1553c:	strbmi	lr, [r0], -r3, ror #15
   15540:	stmib	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15544:	ldrdcc	pc, [r0], -sl
   15548:			; <UNDEFINED> instruction: 0xf8ca3b01
   1554c:	blcs	21554 <_dbus_user_database_lock_system@plt+0x1af28>
   15550:			; <UNDEFINED> instruction: 0x4650d1d9
   15554:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   15558:	ldmvs	sl, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1555c:			; <UNDEFINED> instruction: 0xd1aa2a00
   15560:			; <UNDEFINED> instruction: 0x4627691a
   15564:	orrsle	r2, r7, r0, lsl #20
   15568:	ldmvs	pc, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   1556c:			; <UNDEFINED> instruction: 0xd1a22f00
   15570:			; <UNDEFINED> instruction: 0xf7f04640
   15574:	addmi	lr, r6, #152, 24	; 0x9800
   15578:			; <UNDEFINED> instruction: 0xd1ba4601
   1557c:	ldmvs	pc, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   15580:	orrsle	r2, r8, r0, lsl #30
   15584:	bcs	2f9f4 <_dbus_user_database_lock_system@plt+0x293c8>
   15588:	ldr	sp, [ip, r6, lsl #3]
   1558c:	ldr	r2, [ip, r0, lsl #10]!
   15590:	ldrbmi	lr, [r0, sp, lsr #18]!
   15594:	bmi	1526df8 <_dbus_user_database_lock_system@plt+0x15207cc>
   15598:	blmi	15417b0 <_dbus_user_database_lock_system@plt+0x153b184>
   1559c:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   155a0:	strmi	r2, [r8], r8
   155a4:	ldrdls	pc, [r8, #-143]	; 0xffffff71
   155a8:	ldrbtmi	r5, [r9], #2259	; 0x8d3
   155ac:	movwls	r6, #14363	; 0x381b
   155b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   155b4:	stc	7, cr15, [r0], {240}	; 0xf0
   155b8:	stmdacs	r0, {r2, r9, sl, lr}
   155bc:	addhi	pc, r8, r0
   155c0:	strmi	r2, [r1], -r1, lsl #6
   155c4:	ldcne	0, cr6, [r0, #-12]!
   155c8:	ldc2	7, cr15, [r8], #1020	; 0x3fc
   155cc:	blmi	1283cf4 <_dbus_user_database_lock_system@plt+0x127d6c8>
   155d0:	stmdbmi	r9, {r3, r4, r5, r9, sl, lr}^
   155d4:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   155d8:			; <UNDEFINED> instruction: 0xf7f04479
   155dc:	stmdavs	r3!, {r1, r3, r5, r9, fp, sp, lr, pc}
   155e0:	eorvs	r3, r3, r1, lsl #22
   155e4:	subsle	r2, sp, r0, lsl #22
   155e8:	bmi	111e5f0 <_dbus_user_database_lock_system@plt+0x1117fc4>
   155ec:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
   155f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   155f4:	subsmi	r9, sl, r3, lsl #22
   155f8:			; <UNDEFINED> instruction: 0x4620d173
   155fc:	pop	{r2, ip, sp, pc}
   15600:	ldmdbvs	r0!, {r4, r5, r6, r7, r8, r9, sl, pc}
   15604:	beq	251a40 <_dbus_user_database_lock_system@plt+0x24b414>
   15608:	ldm	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1560c:	ldcle	8, cr2, [lr, #-0]
   15610:	ldrtmi	sl, [fp], -r1, lsl #18
   15614:	ldrbmi	r4, [r2], -r0, asr #12
   15618:	mcr2	7, 5, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
   1561c:	sbcsle	r2, lr, r0, lsl #16
   15620:	blcs	3c230 <_dbus_user_database_lock_system@plt+0x35c04>
   15624:	strcs	sp, [r0, #-3344]	; 0xfffff2f0
   15628:	ldmdbvs	r0!, {r0, r8, r9, fp, ip, pc}
   1562c:	eorne	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   15630:	ldcl	7, cr15, [r8, #-960]	; 0xfffffc40
   15634:	strtmi	fp, [r1], -r0, lsr #2
   15638:	stc2	7, cr15, [r0], {255}	; 0xff
   1563c:	suble	r2, r3, r0, lsl #16
   15640:	strcc	r9, [r1, #-2818]	; 0xfffff4fe
   15644:	sfmle	f4, 2, [pc], #684	; 158f8 <_dbus_user_database_lock_system@plt+0xf2cc>
   15648:			; <UNDEFINED> instruction: 0xf7ef9801
   1564c:	ldrbmi	lr, [r1], -lr, lsl #30
   15650:			; <UNDEFINED> instruction: 0xf7f04640
   15654:	bicslt	lr, r0, r2, lsl #19
   15658:			; <UNDEFINED> instruction: 0xf7f068f0
   1565c:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
   15660:	stmdbls	r2, {r0, r3, r8, sl, fp, ip, lr, pc}
   15664:			; <UNDEFINED> instruction: 0xf7f068f0
   15668:			; <UNDEFINED> instruction: 0xb120ed3e
   1566c:			; <UNDEFINED> instruction: 0xf7ff4621
   15670:	stmdacs	r0, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   15674:	stmdals	r2, {r0, r1, r3, r5, r7, ip, lr, pc}
   15678:			; <UNDEFINED> instruction: 0xf0054639
   1567c:	lsrslt	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   15680:	andseq	pc, r4, r6, lsl #2
   15684:			; <UNDEFINED> instruction: 0xf7ff4621
   15688:	stmdacs	r0, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   1568c:			; <UNDEFINED> instruction: 0xf106d09f
   15690:	strtmi	r0, [r1], -r8
   15694:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   15698:	addsle	r2, r8, r0, lsl #16
   1569c:			; <UNDEFINED> instruction: 0xf7ff4620
   156a0:	str	pc, [r2, fp, ror #29]!
   156a4:	ldrmi	r4, [ip], -r0, lsr #12
   156a8:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   156ac:			; <UNDEFINED> instruction: 0x4638e79d
   156b0:	mcr	7, 4, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   156b4:	addsle	r2, r2, r1, lsl #16
   156b8:	andseq	pc, r8, r6, lsl #2
   156bc:			; <UNDEFINED> instruction: 0xf7ff4621
   156c0:	stmdacs	r0, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   156c4:	str	sp, [r2, r3, ror #3]
   156c8:			; <UNDEFINED> instruction: 0xf7ef9801
   156cc:	ldrb	lr, [lr, -lr, asr #29]!
   156d0:	ldrtmi	r4, [r8], -r8, lsl #22
   156d4:			; <UNDEFINED> instruction: 0xf859490a
   156d8:	ldrbtmi	r2, [r9], #-3
   156dc:	stmib	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   156e0:			; <UNDEFINED> instruction: 0xf7f0e783
   156e4:	svclt	0x0000ecae
   156e8:	andeq	lr, r1, r2, lsl #8
   156ec:	andeq	r0, r0, ip, asr #12
   156f0:	strdeq	lr, [r1], -r6
   156f4:	andeq	r0, r0, r0, lsr r6
   156f8:	andeq	r7, r0, ip, lsr #22
   156fc:			; <UNDEFINED> instruction: 0x0001e3b2
   15700:	andeq	r7, r0, sl, lsr #20
   15704:	andcc	fp, r4, r0, lsl r5
   15708:			; <UNDEFINED> instruction: 0xf7ef460c
   1570c:	tstlt	r8, r4, asr #28
   15710:	andcs	r6, r1, r3, lsr #16
   15714:	eorvs	r4, r3, r3, lsl #8
   15718:	svclt	0x0000bd10
   1571c:	svcmi	0x00f0e92d
   15720:	stcmi	6, cr4, [sp], {6}
   15724:	stmmi	sp, {r0, r1, r3, r7, ip, sp, pc}
   15728:	ldrbtmi	r4, [ip], #-1688	; 0xfffff968
   1572c:	ldrsbge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   15730:	smladcs	r0, r6, fp, r9
   15734:	strmi	r5, [r9], r0, lsr #16
   15738:	stmdavs	r0, {r2, r4, r8, sl, fp, ip, pc}
   1573c:			; <UNDEFINED> instruction: 0xf04f9009
   15740:	ldcne	0, cr0, [r0, #-0]
   15744:	andvc	pc, r0, sl, asr #17
   15748:	movwls	r9, #12801	; 0x3201
   1574c:	bl	fead3714 <_dbus_user_database_lock_system@plt+0xfeacd0e8>
   15750:	stmdacs	r0, {r2, r9, sl, lr}
   15754:	rscshi	pc, fp, r0
   15758:	bleq	551b94 <_dbus_user_database_lock_system@plt+0x54b568>
   1575c:	strbmi	r9, [r7], -r2, lsl #14
   15760:	ldrdhi	pc, [r8], -r4
   15764:	stmdavs	r4!, {r0, r4, r5, r6, fp, sp, lr}^
   15768:	ldrdcs	pc, [r4], -r8
   1576c:			; <UNDEFINED> instruction: 0xf000428c
   15770:	bcs	359f4 <_dbus_user_database_lock_system@plt+0x2f3c8>
   15774:	addhi	pc, sp, r0, asr #32
   15778:	ldrdcs	pc, [ip], -r8
   1577c:			; <UNDEFINED> instruction: 0x4628b13a
   15780:	mcr	7, 1, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   15784:	ldrdcs	pc, [ip], -r8
   15788:			; <UNDEFINED> instruction: 0xf0404290
   1578c:	strtmi	r8, [r8], -r2, lsl #1
   15790:	ldm	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15794:	blls	81d5c <_dbus_user_database_lock_system@plt+0x7b730>
   15798:	mulcs	r8, r8, r8
   1579c:	andeq	pc, r1, #2
   157a0:			; <UNDEFINED> instruction: 0xf0402b00
   157a4:			; <UNDEFINED> instruction: 0xb12a8098
   157a8:	mlacs	ip, r8, r8, pc	; <UNPREDICTABLE>
   157ac:	andeq	pc, r3, #2
   157b0:	rsble	r2, lr, r2, lsl #20
   157b4:			; <UNDEFINED> instruction: 0x2010f8d8
   157b8:	strtmi	fp, [r8], -r2, ror #2
   157bc:	b	ff153784 <_dbus_user_database_lock_system@plt+0xff14d158>
   157c0:	strtmi	fp, [r8], -r0, asr #2
   157c4:	b	ff05378c <_dbus_user_database_lock_system@plt+0xff04d160>
   157c8:			; <UNDEFINED> instruction: 0x1010f8d8
   157cc:	mrc	7, 5, APSR_nzcv, cr14, cr0, {7}
   157d0:	cmple	lr, r0, lsl #16
   157d4:			; <UNDEFINED> instruction: 0x2014f8d8
   157d8:			; <UNDEFINED> instruction: 0x4628b172
   157dc:	stc	7, cr15, [lr, #960]!	; 0x3c0
   157e0:			; <UNDEFINED> instruction: 0xf0002800
   157e4:			; <UNDEFINED> instruction: 0x46288092
   157e8:	stc	7, cr15, [r8, #960]!	; 0x3c0
   157ec:			; <UNDEFINED> instruction: 0x1014f8d8
   157f0:	mcr	7, 5, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   157f4:	cmple	ip, r0, lsl #16
   157f8:			; <UNDEFINED> instruction: 0x2018f8d8
   157fc:	strtmi	fp, [r8], -r2, ror #2
   15800:	ldmdb	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15804:	strtmi	fp, [r8], -r0, asr #2
   15808:	ldmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1580c:			; <UNDEFINED> instruction: 0x1018f8d8
   15810:	mrc	7, 4, APSR_nzcv, cr12, cr0, {7}
   15814:	teqle	ip, r0, lsl #16
   15818:			; <UNDEFINED> instruction: 0x201cf8d8
   1581c:			; <UNDEFINED> instruction: 0x4628b15a
   15820:	cdp	7, 8, cr15, cr2, cr15, {7}
   15824:			; <UNDEFINED> instruction: 0x4628b138
   15828:	cdp	7, 7, cr15, cr14, cr15, {7}
   1582c:			; <UNDEFINED> instruction: 0x101cf8d8
   15830:	mcr	7, 4, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   15834:			; <UNDEFINED> instruction: 0xf898bb68
   15838:			; <UNDEFINED> instruction: 0xf012202c
   1583c:	cmple	r6, r8, lsl pc
   15840:	ldrdne	pc, [r0], -r8	; <UNPREDICTABLE>
   15844:	svccs	0x0000b169
   15848:	ldrbmi	sp, [r8], -r8, rrx
   1584c:	stmdb	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15850:			; <UNDEFINED> instruction: 0x46484659
   15854:			; <UNDEFINED> instruction: 0xf814f001
   15858:			; <UNDEFINED> instruction: 0x4639b1d8
   1585c:	stc2	0, cr15, [r0, #4]!
   15860:			; <UNDEFINED> instruction: 0xf8d8b1b8
   15864:	bllt	e9d90c <_dbus_user_database_lock_system@plt+0xe972e0>
   15868:	ldrdcs	pc, [r4], -r8	; <UNPREDICTABLE>
   1586c:	svcvc	0x0000f1b2
   15870:	blls	10a500 <_dbus_user_database_lock_system@plt+0x103ed4>
   15874:	mlacs	ip, r8, r8, pc	; <UNPREDICTABLE>
   15878:	mulne	r8, r8, r8
   1587c:	addeq	pc, r0, #134217731	; 0x8000003
   15880:			; <UNDEFINED> instruction: 0xf8da601a
   15884:			; <UNDEFINED> instruction: 0xf0013000
   15888:	andls	r0, r2, #268435456	; 0x10000000
   1588c:			; <UNDEFINED> instruction: 0xf8ca3301
   15890:	stccs	0, cr3, [r0], {-0}
   15894:	svcge	0x0064f47f
   15898:	blmi	c28164 <_dbus_user_database_lock_system@plt+0xc21b38>
   1589c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   158a0:	blls	26f910 <_dbus_user_database_lock_system@plt+0x2692e4>
   158a4:	cmple	r4, sl, asr r0
   158a8:	andlt	r9, fp, r2, lsl #16
   158ac:	svchi	0x00f0e8bd
   158b0:	mvnsle	r2, r0, lsl #20
   158b4:	smmla	pc, r4, r6, r4	; <UNPREDICTABLE>
   158b8:			; <UNDEFINED> instruction: 0xf0044628
   158bc:			; <UNDEFINED> instruction: 0xf8d8fca3
   158c0:	addmi	r2, r2, #40	; 0x28
   158c4:			; <UNDEFINED> instruction: 0xf8d8d8e5
   158c8:	addmi	r2, r2, #36	; 0x24
   158cc:	sfmcs	f5, 1, [r0], {209}	; 0xd1
   158d0:	svcge	0x0046f47f
   158d4:	bcs	4f85c <_dbus_user_database_lock_system@plt+0x49230>
   158d8:	svcge	0x006cf47f
   158dc:	mlacs	ip, r8, r8, pc	; <UNPREDICTABLE>
   158e0:			; <UNDEFINED> instruction: 0xf53f0792
   158e4:	stccs	15, cr10, [r0], {103}	; 0x67
   158e8:	svcge	0x003af47f
   158ec:			; <UNDEFINED> instruction: 0x4628e7d4
   158f0:	stc	7, cr15, [r6, #960]!	; 0x3c0
   158f4:			; <UNDEFINED> instruction: 0xf898b1d8
   158f8:			; <UNDEFINED> instruction: 0xf002202c
   158fc:	bcs	416164 <_dbus_user_database_lock_system@plt+0x40fb38>
   15900:	stfcsd	f5, [r0], {158}	; 0x9e
   15904:	svcge	0x002cf47f
   15908:			; <UNDEFINED> instruction: 0xf898e7c6
   1590c:	ldrbeq	r2, [r3, r8]
   15910:	svcge	0x0072f57f
   15914:			; <UNDEFINED> instruction: 0xf47f2c00
   15918:	ldr	sl, [sp, r3, lsr #30]!
   1591c:			; <UNDEFINED> instruction: 0xf7f04628
   15920:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   15924:	stfcsd	f5, [r0], {157}	; 0x9d
   15928:	svcge	0x001af47f
   1592c:			; <UNDEFINED> instruction: 0x4628e7b4
   15930:	stcl	7, cr15, [r8, #-960]	; 0xfffffc40
   15934:	bicsle	r2, lr, r4, lsl #16
   15938:	mlacs	ip, r8, r8, pc	; <UNPREDICTABLE>
   1593c:	andseq	pc, r8, #2
   15940:			; <UNDEFINED> instruction: 0xf47f2a08
   15944:	stccs	15, cr10, [r0], {125}	; 0x7d
   15948:	svcge	0x000af47f
   1594c:	andls	lr, r2, r4, lsr #15
   15950:			; <UNDEFINED> instruction: 0xf7f0e7a2
   15954:	svclt	0x0000eb76
   15958:	andeq	lr, r1, r6, ror r2
   1595c:	andeq	r0, r0, ip, asr #12
   15960:	andeq	lr, r1, r4, lsl #2
   15964:	svcmi	0x00f0e92d
   15968:	ldrmi	fp, [r8], fp, lsl #1
   1596c:	stmib	sp, {r1, r4, r7, r8, r9, fp, lr}^
   15970:	strmi	r2, [r5], -r2, lsl #2
   15974:	ldmib	sp, {r0, r4, r7, r9, fp, lr}^
   15978:	ldrbtmi	r6, [sl], #-1812	; 0xfffff8ec
   1597c:	bmi	5d00f8 <_dbus_user_database_lock_system@plt+0x5c9acc>
   15980:	ldmpl	r3, {r1, r2, r3, r4, r5, r7, r9, lr}^
   15984:			; <UNDEFINED> instruction: 0xf04fbf08
   15988:	ldmdavs	fp, {r8, fp}
   1598c:			; <UNDEFINED> instruction: 0xf04f9309
   15990:	andle	r0, r7, r0, lsl #6
   15994:			; <UNDEFINED> instruction: 0xf7f04620
   15998:			; <UNDEFINED> instruction: 0xf1b0ed54
   1599c:	svclt	0x00180900
   159a0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   159a4:	strcs	r1, [r0], -r8, lsr #26
   159a8:	andvs	pc, r0, sl, asr #17
   159ac:	b	1ed3974 <_dbus_user_database_lock_system@plt+0x1ecd348>
   159b0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   159b4:	rscshi	pc, ip, r0
   159b8:	bleq	551df4 <_dbus_user_database_lock_system@plt+0x54b7c8>
   159bc:	strbmi	r9, [lr], -r1, lsl #12
   159c0:	ldrdls	pc, [r8], -r7
   159c4:	ldmdavs	pc!, {r3, r5, r6, fp, sp, lr}^	; <UNPREDICTABLE>
   159c8:	ldrdne	pc, [r4], -r9
   159cc:	andsle	r4, r0, r7, lsl #5
   159d0:	andsle	r2, r1, r1, lsl #18
   159d4:	mvnsle	r2, r0, lsl #30
   159d8:	blmi	1de83c4 <_dbus_user_database_lock_system@plt+0x1de1d98>
   159dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   159e0:	blls	26fa50 <_dbus_user_database_lock_system@plt+0x269424>
   159e4:			; <UNDEFINED> instruction: 0xf040405a
   159e8:	stmdals	r1, {r0, r2, r5, r6, r7, pc}
   159ec:	pop	{r0, r1, r3, ip, sp, pc}
   159f0:	stmdbcs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   159f4:			; <UNDEFINED> instruction: 0x2700d1f0
   159f8:	ldrdne	pc, [ip], -r9
   159fc:			; <UNDEFINED> instruction: 0xf0402900
   15a00:			; <UNDEFINED> instruction: 0xf89980a2
   15a04:			; <UNDEFINED> instruction: 0xf0011008
   15a08:	adfcss	f0, f0, f1
   15a0c:	addhi	pc, pc, r0
   15a10:			; <UNDEFINED> instruction: 0xf899b119
   15a14:	strbeq	r1, [r8, ip, lsr #32]
   15a18:			; <UNDEFINED> instruction: 0x4620d5dc
   15a1c:	svc	0x0090f7ef
   15a20:	blls	c1f68 <_dbus_user_database_lock_system@plt+0xbb93c>
   15a24:	mulne	r8, r9, r8
   15a28:	tsteq	r1, r1	; <UNPREDICTABLE>
   15a2c:			; <UNDEFINED> instruction: 0xf0402b00
   15a30:	stmdbcs	r0, {r1, r2, r4, r7, pc}
   15a34:	addshi	pc, pc, r0, asr #32
   15a38:			; <UNDEFINED> instruction: 0x1010f8d9
   15a3c:	strtmi	fp, [r0], -r1, ror #2
   15a40:	stmib	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15a44:	strtmi	fp, [r0], -r0, asr #2
   15a48:	ldmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15a4c:			; <UNDEFINED> instruction: 0x1010f8d9
   15a50:	ldcl	7, cr15, [ip, #-960]!	; 0xfffffc40
   15a54:			; <UNDEFINED> instruction: 0xd1bd2800
   15a58:			; <UNDEFINED> instruction: 0x1014f8d9
   15a5c:			; <UNDEFINED> instruction: 0x4620b171
   15a60:	stcl	7, cr15, [ip], #-960	; 0xfffffc40
   15a64:			; <UNDEFINED> instruction: 0xf0002800
   15a68:			; <UNDEFINED> instruction: 0x46208091
   15a6c:	stcl	7, cr15, [r6], #-960	; 0xfffffc40
   15a70:			; <UNDEFINED> instruction: 0x1014f8d9
   15a74:	stcl	7, cr15, [sl, #-960]!	; 0xfffffc40
   15a78:			; <UNDEFINED> instruction: 0xd1ab2800
   15a7c:			; <UNDEFINED> instruction: 0x1018f8d9
   15a80:	strtmi	fp, [r0], -r1, ror #2
   15a84:	svc	0x00f2f7ef
   15a88:	strtmi	fp, [r0], -r0, asr #2
   15a8c:	svc	0x00eef7ef
   15a90:			; <UNDEFINED> instruction: 0x1018f8d9
   15a94:	ldcl	7, cr15, [sl, #-960]	; 0xfffffc40
   15a98:	orrsle	r2, fp, r0, lsl #16
   15a9c:			; <UNDEFINED> instruction: 0x101cf8d9
   15aa0:	strtmi	fp, [r0], -r1, ror #2
   15aa4:	stcl	7, cr15, [r0, #-956]	; 0xfffffc44
   15aa8:	strtmi	fp, [r0], -r0, asr #2
   15aac:	ldc	7, cr15, [ip, #-956]!	; 0xfffffc44
   15ab0:			; <UNDEFINED> instruction: 0x101cf8d9
   15ab4:	stcl	7, cr15, [sl, #-960]	; 0xfffffc40
   15ab8:	orrle	r2, fp, r0, lsl #16
   15abc:	ldrdne	pc, [r0], -r9	; <UNPREDICTABLE>
   15ac0:			; <UNDEFINED> instruction: 0xf1b8b191
   15ac4:	rsble	r0, sl, r0, lsl #30
   15ac8:			; <UNDEFINED> instruction: 0xf7f04658
   15acc:	stmdals	r3, {r2, r3, fp, sp, lr, pc}
   15ad0:			; <UNDEFINED> instruction: 0xf0004659
   15ad4:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   15ad8:	svcge	0x007cf43f
   15adc:			; <UNDEFINED> instruction: 0xf0014641
   15ae0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   15ae4:	svcge	0x0076f43f
   15ae8:	ldrdne	pc, [r8], -r9	; <UNPREDICTABLE>
   15aec:			; <UNDEFINED> instruction: 0xf8d9b921
   15af0:			; <UNDEFINED> instruction: 0xf1b11024
   15af4:	andle	r7, ip, #0, 30
   15af8:			; <UNDEFINED> instruction: 0xf0044620
   15afc:			; <UNDEFINED> instruction: 0xf8d9fb83
   15b00:	addmi	r1, r1, #40	; 0x28
   15b04:	svcge	0x0066f63f
   15b08:	ldrdne	pc, [r4], -r9	; <UNPREDICTABLE>
   15b0c:			; <UNDEFINED> instruction: 0xf4ff4281
   15b10:			; <UNDEFINED> instruction: 0xf899af61
   15b14:			; <UNDEFINED> instruction: 0xf8da1008
   15b18:			; <UNDEFINED> instruction: 0xf0013000
   15b1c:	andls	r0, r1, #268435456	; 0x10000000
   15b20:			; <UNDEFINED> instruction: 0xf8ca3301
   15b24:	svccs	0x00003000
   15b28:	svcge	0x004af47f
   15b2c:	stmdbcs	r0, {r2, r4, r6, r8, r9, sl, sp, lr, pc}
   15b30:	svcge	0x0073f47f
   15b34:	mlane	ip, r9, r8, pc	; <UNPREDICTABLE>
   15b38:			; <UNDEFINED> instruction: 0xf57f07c9
   15b3c:	svccs	0x0000af6e
   15b40:	svcge	0x003ef47f
   15b44:	strtmi	lr, [r0], -r8, asr #14
   15b48:	ldc	7, cr15, [ip], #-960	; 0xfffffc40
   15b4c:	ldrdne	pc, [ip], -r9
   15b50:			; <UNDEFINED> instruction: 0xf43f4288
   15b54:	svccs	0x0000af56
   15b58:	svcge	0x0032f47f
   15b5c:	stmdbcs	r0, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   15b60:	svcge	0x006af47f
   15b64:	mlane	ip, r9, r8, pc	; <UNPREDICTABLE>
   15b68:			; <UNDEFINED> instruction: 0xf53f078a
   15b6c:	svccs	0x0000af65
   15b70:	svcge	0x0026f47f
   15b74:			; <UNDEFINED> instruction: 0xf899e730
   15b78:			; <UNDEFINED> instruction: 0xf001102c
   15b7c:	stmdbcs	r2, {r0, r1, r8}
   15b80:	svcge	0x005af47f
   15b84:			; <UNDEFINED> instruction: 0xf47f2f00
   15b88:			; <UNDEFINED> instruction: 0xe725af1b
   15b8c:	mulne	r8, r9, r8
   15b90:			; <UNDEFINED> instruction: 0xf57f07cb
   15b94:	svccs	0x0000af73
   15b98:	svcge	0x0012f47f
   15b9c:			; <UNDEFINED> instruction: 0x4620e71c
   15ba0:	stcl	7, cr15, [r0], #-960	; 0xfffffc40
   15ba4:	orrsle	r2, pc, r0, lsl #16
   15ba8:			; <UNDEFINED> instruction: 0xf47f2f00
   15bac:	ldr	sl, [r3, -r9, lsl #30]
   15bb0:	ldr	r9, [r1, -r1]
   15bb4:	b	1153b7c <_dbus_user_database_lock_system@plt+0x114d550>
   15bb8:	andeq	r0, r0, ip, asr #12
   15bbc:	andeq	lr, r1, r6, lsr #32
   15bc0:	andeq	sp, r1, r4, asr #31
   15bc4:			; <UNDEFINED> instruction: 0x460eb5f0
   15bc8:	addlt	r4, r3, r8, lsr #18
   15bcc:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
   15bd0:	strbtmi	r6, [r8], -r3, asr #16
   15bd4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   15bd8:			; <UNDEFINED> instruction: 0xf04f9201
   15bdc:	movwls	r0, #512	; 0x200
   15be0:	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15be4:	stmdacs	r0, {r2, r9, sl, lr}
   15be8:	smladxcs	r0, fp, r0, sp
   15bec:	bls	2fe88 <_dbus_user_database_lock_system@plt+0x2985c>
   15bf0:	stmdavs	fp!, {r2, r5, r6, fp, sp, lr}^
   15bf4:	mulle	lr, r4, r2
   15bf8:	andle	r2, pc, r2, lsl #22
   15bfc:	mvnsle	r2, r0, lsl #24
   15c00:	blmi	6e8478 <_dbus_user_database_lock_system@plt+0x6e1e4c>
   15c04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15c08:	blls	6fc78 <_dbus_user_database_lock_system@plt+0x6964c>
   15c0c:	qsuble	r4, sl, sl
   15c10:	andlt	r4, r3, r8, lsr r6
   15c14:	blcs	c53dc <_dbus_user_database_lock_system@plt+0xbedb0>
   15c18:	strcs	sp, [r0], #-498	; 0xfffffe0e
   15c1c:	stmiavs	r9!, {r0, r1, r3, r5, sl, fp, ip, sp, lr}^
   15c20:	ldrle	r0, [r3, #-2011]	; 0xfffff825
   15c24:			; <UNDEFINED> instruction: 0xf7f04630
   15c28:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   15c2c:	stmiavs	r8!, {r1, r2, r5, r6, r7, ip, lr, pc}^
   15c30:	stmda	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15c34:	ldcpl	8, cr6, [fp], {51}	; 0x33
   15c38:	svclt	0x00182b00
   15c3c:	bicsle	r2, sp, lr, lsr #22
   15c40:			; <UNDEFINED> instruction: 0xf0077a2f
   15c44:	stccs	7, cr0, [r0], {1}
   15c48:			; <UNDEFINED> instruction: 0xe7d9d1d0
   15c4c:	rscsle	r2, r7, r0, lsl #18
   15c50:			; <UNDEFINED> instruction: 0xf7f04630
   15c54:	stmdacs	r0, {r3, r8, fp, sp, lr, pc}
   15c58:	bvc	c09fa0 <_dbus_user_database_lock_system@plt+0xc03974>
   15c5c:	streq	pc, [r1, -r7]
   15c60:			; <UNDEFINED> instruction: 0x4607e7f1
   15c64:			; <UNDEFINED> instruction: 0xf7f0e7cc
   15c68:	svclt	0x0000e9ec
   15c6c:	ldrdeq	sp, [r1], -r2
   15c70:	andeq	r0, r0, ip, asr #12
   15c74:	muleq	r1, ip, sp
   15c78:			; <UNDEFINED> instruction: 0x4604b510
   15c7c:	stmia	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15c80:	pop	{r5, r9, sl, lr}
   15c84:			; <UNDEFINED> instruction: 0xf7ef4010
   15c88:	svclt	0x0000bbed
   15c8c:	svclt	0x0036f7ef
   15c90:	svclt	0x00d2f7ef
   15c94:			; <UNDEFINED> instruction: 0xf7f06800
   15c98:	svclt	0x0000bc91
   15c9c:	movwcs	fp, #1296	; 0x510
   15ca0:	strmi	r4, [r2], -r9, lsl #24
   15ca4:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
   15ca8:			; <UNDEFINED> instruction: 0xf7ef4620
   15cac:	stmdblt	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15cb0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   15cb4:	b	1353c7c <_dbus_user_database_lock_system@plt+0x134d650>
   15cb8:	stmdami	r4, {r0, r9, sl, lr}
   15cbc:			; <UNDEFINED> instruction: 0xf7f04478
   15cc0:	ldrdcs	lr, [r1], -r4
   15cc4:	mcrr	7, 15, pc, r8, cr0	; <UNPREDICTABLE>
   15cc8:	andeq	lr, r1, sl, ror #18
   15ccc:	andeq	fp, r0, r8, ror #1
   15cd0:	ldrblt	fp, [r0, #-1039]!	; 0xfffffbf1
   15cd4:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   15cd8:	stmdami	r5!, {r1, r2, r7, ip, sp, pc}
   15cdc:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   15ce0:			; <UNDEFINED> instruction: 0x33284924
   15ce4:			; <UNDEFINED> instruction: 0xf50d4478
   15ce8:	sfmge	f5, 4, [r6], {-0}
   15cec:	blvs	153e40 <_dbus_user_database_lock_system@plt+0x14d814>
   15cf0:	stmdapl	r1, {r2, r4, r9, ip, sp}^
   15cf4:	andsvs	r6, r1, r9, lsl #16
   15cf8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   15cfc:	stccc	8, cr15, [r8], {68}	; 0x44
   15d00:	blx	17d3cd8 <_dbus_user_database_lock_system@plt+0x17cd6ac>
   15d04:	ble	61d520 <_dbus_user_database_lock_system@plt+0x616ef4>
   15d08:	stccc	8, cr15, [r8], {84}	; 0x54
   15d0c:	tstcs	r1, r2, lsr r6
   15d10:			; <UNDEFINED> instruction: 0xf7f0200e
   15d14:	ldmdbmi	r8, {r1, r3, r7, r8, fp, sp, lr, pc}
   15d18:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   15d1c:	tstcc	r4, #86016	; 0x15000
   15d20:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   15d24:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   15d28:	tstle	pc, r1, asr r0	; <UNPREDICTABLE>
   15d2c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   15d30:	pop	{r1, r2, ip, sp, pc}
   15d34:	andlt	r4, r4, r0, ror r0
   15d38:			; <UNDEFINED> instruction: 0xf8544770
   15d3c:	stccc	12, cr2, [r4], {8}
   15d40:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   15d44:	ldrmi	r9, [r9], -r0, lsl #12
   15d48:	andls	r4, r1, #32, 12	; 0x2000000
   15d4c:			; <UNDEFINED> instruction: 0xf7f02201
   15d50:			; <UNDEFINED> instruction: 0xf7efe85e
   15d54:	movwcs	lr, #3652	; 0xe44
   15d58:	vmax.s8	d20, d0, d18
   15d5c:	stmib	sp, {r0, r1, r4, r6, r8, lr}^
   15d60:	andls	r3, r2, r0, lsl #6
   15d64:			; <UNDEFINED> instruction: 0xf7ef4628
   15d68:	ldrb	lr, [r4, r6, lsl #23]
   15d6c:	stmdb	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15d70:			; <UNDEFINED> instruction: 0x0001dcbc
   15d74:	andeq	r0, r0, ip, asr #12
   15d78:	andeq	sp, r1, r0, lsl #25
   15d7c:	andle	r2, r1, r8, lsl #16
   15d80:	ldrbmi	r2, [r0, -r0]!
   15d84:			; <UNDEFINED> instruction: 0xf7f02001
   15d88:	svclt	0x0000b865
   15d8c:	andscs	fp, r8, r0, lsl r5
   15d90:	svc	0x00c8f7ef
   15d94:	strmi	fp, [r4], -r8, lsr #2
   15d98:			; <UNDEFINED> instruction: 0xf7f02100
   15d9c:			; <UNDEFINED> instruction: 0x4620e89c
   15da0:			; <UNDEFINED> instruction: 0xf7f0bd10
   15da4:	stmdavs	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   15da8:	ldmib	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15dac:	stmdami	r3, {r0, r9, sl, lr}
   15db0:			; <UNDEFINED> instruction: 0xf7f04478
   15db4:	andcs	lr, r1, sl, asr sl
   15db8:	bl	ff3d3d80 <_dbus_user_database_lock_system@plt+0xff3cd754>
   15dbc:	andeq	fp, r0, r4, lsl r0
   15dc0:			; <UNDEFINED> instruction: 0x4615b530
   15dc4:			; <UNDEFINED> instruction: 0x461c4a13
   15dc8:	addlt	r4, r9, r3, lsl fp
   15dcc:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
   15dd0:	adcmi	r5, r1, #13828096	; 0xd30000
   15dd4:	movwls	r6, #30747	; 0x781b
   15dd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15ddc:	stmdbmi	pc, {r0, r1, r4, r8, r9, ip, lr, pc}	; <UNPREDICTABLE>
   15de0:	andls	sl, r1, r3, lsl #16
   15de4:			; <UNDEFINED> instruction: 0xf7ef4479
   15de8:	blls	1517e8 <_dbus_user_database_lock_system@plt+0x14b1bc>
   15dec:	addsmi	r9, ip, #65536	; 0x10000
   15df0:	bmi	30be1c <_dbus_user_database_lock_system@plt+0x3057f0>
   15df4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   15df8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15dfc:	subsmi	r9, sl, r7, lsl #22
   15e00:	andlt	sp, r9, r6, lsl #2
   15e04:			; <UNDEFINED> instruction: 0x4622bd30
   15e08:			; <UNDEFINED> instruction: 0xf7ef4629
   15e0c:	ubfx	lr, r0, #21, #17
   15e10:	ldmdb	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15e14:	ldrdeq	sp, [r1], -r4
   15e18:	andeq	r0, r0, ip, asr #12
   15e1c:	strdeq	sl, [r0], -ip
   15e20:	andeq	sp, r1, sl, lsr #23
   15e24:	addlt	fp, r2, r0, ror r5
   15e28:	ldrbtmi	r4, [lr], #-3595	; 0xfffff1f5
   15e2c:	cmnlt	r4, r4, ror r8
   15e30:	cmnlt	r9, sp, lsl r6
   15e34:	ldrmi	r4, [r3], -r9, lsl #24
   15e38:	andcs	r9, r1, #4194304	; 0x400000
   15e3c:	strcc	r4, [ip], #-1148	; 0xfffffb84
   15e40:			; <UNDEFINED> instruction: 0xf7f09400
   15e44:	bicmi	lr, r0, #360448	; 0x58000
   15e48:	andlt	r0, r2, r0, asr #31
   15e4c:	andcs	fp, r1, r0, ror sp
   15e50:	ldcllt	0, cr11, [r0, #-8]!
   15e54:			; <UNDEFINED> instruction: 0xe7ed68b1
   15e58:	andeq	lr, r1, r6, ror #15
   15e5c:	ldrdeq	lr, [r1], -r4
   15e60:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   15e64:			; <UNDEFINED> instruction: 0x47706858
   15e68:	andeq	lr, r1, lr, lsr #15
   15e6c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   15e70:	tstlt	r0, r8, asr r8
   15e74:			; <UNDEFINED> instruction: 0x47706898
   15e78:	andeq	lr, r1, r2, lsr #15
   15e7c:			; <UNDEFINED> instruction: 0xf7efb508
   15e80:	stmdacs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   15e84:	blmi	2ccaac <_dbus_user_database_lock_system@plt+0x2c6480>
   15e88:	andeq	pc, r1, pc, asr #32
   15e8c:			; <UNDEFINED> instruction: 0x4602bf14
   15e90:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   15e94:	stclt	0, cr6, [r8, #-360]	; 0xfffffe98
   15e98:	bl	1fd3e60 <_dbus_user_database_lock_system@plt+0x1fcd834>
   15e9c:			; <UNDEFINED> instruction: 0xf7f06800
   15ea0:			; <UNDEFINED> instruction: 0x4601e958
   15ea4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   15ea8:	ldmib	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15eac:	stclt	0, cr2, [r8, #-0]
   15eb0:	andeq	lr, r1, lr, ror r7
   15eb4:	andeq	sl, r0, lr, asr pc
   15eb8:	andcs	r4, r1, sl, lsr sl
   15ebc:	ldrlt	r4, [r0, #-2874]!	; 0xfffff4c6
   15ec0:	cfldrsmi	mvf4, [sl, #-488]!	; 0xfffffe18
   15ec4:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   15ec8:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   15ecc:			; <UNDEFINED> instruction: 0xf04f9303
   15ed0:	stmdavs	fp!, {r8, r9}^
   15ed4:	bmi	dc4408 <_dbus_user_database_lock_system@plt+0xdbdddc>
   15ed8:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
   15edc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15ee0:	subsmi	r9, sl, r3, lsl #22
   15ee4:	andlt	sp, r5, ip, asr r1
   15ee8:	ldmdami	r2!, {r4, r5, r8, sl, fp, ip, sp, pc}
   15eec:			; <UNDEFINED> instruction: 0xf7ef4478
   15ef0:	stmdacs	r0, {r6, sl, fp, sp, lr, pc}
   15ef4:	blmi	c4cbf4 <_dbus_user_database_lock_system@plt+0xc465c8>
   15ef8:	ldmdbmi	r0!, {sl, sp}
   15efc:			; <UNDEFINED> instruction: 0xf103447b
   15f00:	andls	r0, r0, r0, lsl r0
   15f04:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
   15f08:	andeq	pc, r8, #-1073741824	; 0xc0000000
   15f0c:	ldrbtmi	r6, [r8], #-236	; 0xffffff14
   15f10:	svc	0x00b4f7ef
   15f14:	blle	e6699c <_dbus_user_database_lock_system@plt+0xe60370>
   15f18:	strtmi	r4, [r3], -sl, lsr #16
   15f1c:	tstcs	r8, r2, lsr #12
   15f20:	strls	r4, [r1], #-1144	; 0xfffffb88
   15f24:			; <UNDEFINED> instruction: 0xf7f09400
   15f28:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   15f2c:	stmdage	r2, {r2, r4, r8, r9, fp, ip, lr, pc}
   15f30:	adcvs	r9, ip, r2, lsl #8
   15f34:	bl	fe553ef8 <_dbus_user_database_lock_system@plt+0xfe54d8cc>
   15f38:	svclt	0x00b82800
   15f3c:	blle	ff2a77c4 <_dbus_user_database_lock_system@plt+0xff2a1198>
   15f40:			; <UNDEFINED> instruction: 0xf1059802
   15f44:			; <UNDEFINED> instruction: 0xf7ef0108
   15f48:	stmdacs	r0, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   15f4c:	blle	8fbf5c <_dbus_user_database_lock_system@plt+0x8f5930>
   15f50:	bl	ff1d3f14 <_dbus_user_database_lock_system@plt+0xff1cd8e8>
   15f54:	ldr	r2, [lr, r1]!
   15f58:	bl	7d3f20 <_dbus_user_database_lock_system@plt+0x7cd8f4>
   15f5c:			; <UNDEFINED> instruction: 0xf7f06800
   15f60:			; <UNDEFINED> instruction: 0x4601e8f8
   15f64:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   15f68:	ldmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f6c:	bl	253f30 <_dbus_user_database_lock_system@plt+0x24d904>
   15f70:	ldr	r4, [r0, r0, lsr #12]!
   15f74:	bl	453f3c <_dbus_user_database_lock_system@plt+0x44d910>
   15f78:			; <UNDEFINED> instruction: 0xf7ef6800
   15f7c:			; <UNDEFINED> instruction: 0x4601ea36
   15f80:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   15f84:	ldmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f88:	str	r2, [r4, r0]!
   15f8c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   15f90:	stmdb	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f94:	ldr	r4, [lr, r0, lsr #12]
   15f98:	bl	fe8d3f5c <_dbus_user_database_lock_system@plt+0xfe8cd930>
   15f9c:	ldr	r4, [sl, r0, lsr #12]
   15fa0:	stmda	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15fa4:	andeq	sp, r1, r0, ror #21
   15fa8:	andeq	r0, r0, ip, asr #12
   15fac:	andeq	lr, r1, r8, asr #14
   15fb0:	andeq	sp, r1, r6, asr #21
   15fb4:			; <UNDEFINED> instruction: 0x0001e1b4
   15fb8:	andeq	sp, r1, ip, ror #17
   15fbc:	andeq	sp, r1, r2, asr r9
   15fc0:	andeq	sl, r0, r6, ror #30
   15fc4:			; <UNDEFINED> instruction: 0xfffffe59
   15fc8:	andeq	sl, r0, lr, lsr pc
   15fcc:	andeq	sl, r0, lr, lsr #29
   15fd0:	andeq	sl, r0, sl, ror #29
   15fd4:	mvnsmi	lr, #737280	; 0xb4000
   15fd8:	ldcmi	6, cr4, [r2], #-88	; 0xffffffa8
   15fdc:	bmi	ca7858 <_dbus_user_database_lock_system@plt+0xca122c>
   15fe0:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
   15fe4:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   15fe8:	ldrdhi	pc, [r4], #143	; 0x8f
   15fec:	addlt	r6, r7, r1, ror #16
   15ff0:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   15ff4:	ldmdavs	fp, {r0, sl, sp}
   15ff8:			; <UNDEFINED> instruction: 0xf04f9305
   15ffc:	ldmdblt	r9, {r8, r9}^
   16000:	blmi	aa88b8 <_dbus_user_database_lock_system@plt+0xaa228c>
   16004:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16008:	blls	170078 <_dbus_user_database_lock_system@plt+0x169a4c>
   1600c:	qdaddle	r4, sl, r7
   16010:	andlt	r4, r7, r0, lsr #12
   16014:	mvnshi	lr, #12386304	; 0xbd0000
   16018:			; <UNDEFINED> instruction: 0xf7f94604
   1601c:			; <UNDEFINED> instruction: 0x4669fadd
   16020:	strtmi	r4, [r0], -r3, lsl #12
   16024:			; <UNDEFINED> instruction: 0xf7ef461c
   16028:	stmdblt	r0, {r4, r8, r9, sl, fp, sp, lr, pc}
   1602c:			; <UNDEFINED> instruction: 0xf10d9000
   16030:	strbmi	r0, [r8], -r4, lsl #18
   16034:	ldm	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16038:	ldmdbmi	pc, {r3, r5, r8, ip, sp, pc}	; <UNPREDICTABLE>
   1603c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   16040:	bl	ff854004 <_dbus_user_database_lock_system@plt+0xff84d9d8>
   16044:	strbmi	fp, [r8], -r0, ror #18
   16048:			; <UNDEFINED> instruction: 0xf7ef2400
   1604c:	blmi	710a6c <_dbus_user_database_lock_system@plt+0x70a440>
   16050:			; <UNDEFINED> instruction: 0x4628491b
   16054:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   16058:			; <UNDEFINED> instruction: 0xf7ef4479
   1605c:	strb	lr, [pc, sl, ror #25]
   16060:			; <UNDEFINED> instruction: 0x46484631
   16064:	bl	ff3d4028 <_dbus_user_database_lock_system@plt+0xff3cd9fc>
   16068:	rscle	r2, ip, r0, lsl #16
   1606c:	cmnlt	r3, r0, lsl #22
   16070:			; <UNDEFINED> instruction: 0x46484914
   16074:			; <UNDEFINED> instruction: 0xf7ef4479
   16078:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
   1607c:	stmdbls	r0, {r0, r1, r5, r6, r7, ip, lr, pc}
   16080:			; <UNDEFINED> instruction: 0xf7f04648
   16084:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
   16088:			; <UNDEFINED> instruction: 0x4639d0dd
   1608c:	strbmi	r4, [fp], -r0, lsr #12
   16090:			; <UNDEFINED> instruction: 0xf7ff2201
   16094:	strmi	pc, [r4], -r7, asr #29
   16098:			; <UNDEFINED> instruction: 0xf7ef4648
   1609c:	sbfx	lr, lr, #20, #16
   160a0:	svc	0x00cef7ef
   160a4:	andeq	lr, r1, lr, lsr #12
   160a8:			; <UNDEFINED> instruction: 0x0001d9ba
   160ac:	andeq	r0, r0, ip, asr #12
   160b0:	andeq	sp, r1, lr, lsr #19
   160b4:	muleq	r1, ip, r9
   160b8:	muleq	r0, r2, lr
   160bc:	andeq	r0, r0, r0, lsr r6
   160c0:	andeq	r7, r0, ip, lsr #1
   160c4:	andeq	sl, r0, r8, ror #28
   160c8:	svcmi	0x00f0e92d
   160cc:			; <UNDEFINED> instruction: 0xf8dfb08b
   160d0:	ldrmi	ip, [pc], -r4, lsr #3
   160d4:			; <UNDEFINED> instruction: 0x46169c17
   160d8:	blmi	19e74d0 <_dbus_user_database_lock_system@plt+0x19e0ea4>
   160dc:			; <UNDEFINED> instruction: 0x819cf8df
   160e0:	ldrdpl	pc, [r4], -ip
   160e4:	stfeqd	f7, [r0], {180}	; 0xb4
   160e8:	stmdbmi	r5!, {r2, r3, r9, sl, lr}^
   160ec:			; <UNDEFINED> instruction: 0xf04fbf18
   160f0:	stccs	12, cr0, [r0, #-4]
   160f4:	uqadd16mi	fp, r2, r4
   160f8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   160fc:			; <UNDEFINED> instruction: 0xf8dd44f8
   16100:	stmiapl	fp, {r5, r6, ip, pc}^
   16104:	movwls	r6, #38939	; 0x981b
   16108:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1610c:	tstge	r4, #3620864	; 0x374000
   16110:	blls	5bad18 <_dbus_user_database_lock_system@plt+0x5b46ec>
   16114:	cmnlt	sl, r1, lsl #6
   16118:	bmi	169f124 <_dbus_user_database_lock_system@plt+0x1698af8>
   1611c:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
   16120:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16124:	subsmi	r9, sl, r9, lsl #22
   16128:	adchi	pc, r1, r0, asr #32
   1612c:	andlt	r4, fp, r0, lsr #12
   16130:	svchi	0x00f0e8bd
   16134:	tstlt	r8, r5, lsl #12
   16138:			; <UNDEFINED> instruction: 0xf7efa903
   1613c:	stmdblt	r8, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
   16140:	movwls	r2, #13056	; 0x3300
   16144:	stmdbge	r4, {r2, r5, r8, ip, sp, pc}
   16148:			; <UNDEFINED> instruction: 0xf7ef4620
   1614c:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   16150:	movwls	r2, #17152	; 0x4300
   16154:	bleq	552590 <_dbus_user_database_lock_system@plt+0x54bf64>
   16158:			; <UNDEFINED> instruction: 0xf7f04658
   1615c:	stmdblt	r8, {r2, r5, r6, fp, sp, lr, pc}^
   16160:	strbmi	r4, [r8], -r9, asr #22
   16164:	strcs	r4, [r0], #-2377	; 0xfffff6b7
   16168:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1616c:			; <UNDEFINED> instruction: 0xf7ef4479
   16170:	ldrb	lr, [r2, r0, ror #24]
   16174:	ldrbmi	r4, [r8], -r6, asr #18
   16178:			; <UNDEFINED> instruction: 0xf7ef4479
   1617c:	stmdacs	r0, {r2, r6, r8, r9, fp, sp, lr, pc}
   16180:	ldrtmi	sp, [r1], -sp, rrx
   16184:			; <UNDEFINED> instruction: 0xf7ef4658
   16188:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   1618c:	cmnlt	r7, r7, rrx
   16190:	ldrbmi	r4, [r8], -r0, asr #18
   16194:			; <UNDEFINED> instruction: 0xf7ef4479
   16198:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   1619c:			; <UNDEFINED> instruction: 0x4639d05f
   161a0:			; <UNDEFINED> instruction: 0xf7ef4658
   161a4:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
   161a8:			; <UNDEFINED> instruction: 0xf1bad059
   161ac:	andle	r0, ip, r0, lsl #30
   161b0:			; <UNDEFINED> instruction: 0x46584939
   161b4:			; <UNDEFINED> instruction: 0xf7ef4479
   161b8:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
   161bc:	ldrbmi	sp, [r1], -pc, asr #32
   161c0:			; <UNDEFINED> instruction: 0xf7ef4658
   161c4:	stmdacs	r0, {r5, r8, r9, fp, sp, lr, pc}
   161c8:	blls	4a2f4 <_dbus_user_database_lock_system@plt+0x43cc8>
   161cc:	ldmdbmi	r3!, {r0, r1, r5, r6, r8, ip, sp, pc}
   161d0:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   161d4:	bl	5d4198 <_dbus_user_database_lock_system@plt+0x5cdb6c>
   161d8:	suble	r2, r0, r0, lsl #16
   161dc:	ldrbmi	r9, [r8], -r0, lsl #18
   161e0:	bl	4541a4 <_dbus_user_database_lock_system@plt+0x44db78>
   161e4:	eorsle	r2, sl, r0, lsl #16
   161e8:	cmplt	r3, r1, lsl #22
   161ec:	ldrbmi	r4, [r8], -ip, lsr #18
   161f0:			; <UNDEFINED> instruction: 0xf7ef4479
   161f4:	orrslt	lr, r0, #8, 22	; 0x2000
   161f8:	ldrbmi	r9, [r8], -r1, lsl #18
   161fc:	bl	d41c0 <_dbus_user_database_lock_system@plt+0xcdb94>
   16200:	bls	102fa8 <_dbus_user_database_lock_system@plt+0xfc97c>
   16204:	bls	1449f4 <_dbus_user_database_lock_system@plt+0x13e3c8>
   16208:	stmdbmi	r6!, {r1, r4, r6, r8, ip, sp, pc}
   1620c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   16210:	b	ffe541d4 <_dbus_user_database_lock_system@plt+0xffe4dba8>
   16214:	stmdbls	r4, {r3, r4, r8, r9, ip, sp, pc}
   16218:			; <UNDEFINED> instruction: 0xf7f04658
   1621c:	ldrshlt	lr, [r0, #150]!	; 0x96
   16220:			; <UNDEFINED> instruction: 0xf7f94628
   16224:			; <UNDEFINED> instruction: 0x4605f9d9
   16228:	strtmi	fp, [r0], -ip, ror #3
   1622c:			; <UNDEFINED> instruction: 0xf9d4f7f9
   16230:	strtmi	r4, [r8], -r1, lsl #12
   16234:	andcs	r4, r2, #95420416	; 0x5b00000
   16238:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
   1623c:	ldrbmi	r4, [r8], -r4, lsl #12
   16240:	stmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16244:	ldmdbmi	r8, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   16248:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   1624c:	b	ff6d4210 <_dbus_user_database_lock_system@plt+0xff6cdbe4>
   16250:	stmdbls	r3, {r3, r5, r8, ip, sp, pc}
   16254:			; <UNDEFINED> instruction: 0xf7f04658
   16258:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1625c:			; <UNDEFINED> instruction: 0x4658d1d3
   16260:	ldmdb	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16264:	bmi	49005c <_dbus_user_database_lock_system@plt+0x489a30>
   16268:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1626c:			; <UNDEFINED> instruction: 0xf7efe7e1
   16270:	svclt	0x0000eee8
   16274:	andeq	lr, r1, r8, lsr r5
   16278:	andeq	r0, r0, ip, asr #12
   1627c:	andeq	sp, r1, r4, lsr #17
   16280:	andeq	sp, r1, r6, lsr #17
   16284:	andeq	sp, r1, r2, lsl #17
   16288:	andeq	r0, r0, r0, lsr r6
   1628c:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   16290:	andeq	sl, r0, ip, ror #26
   16294:	andeq	sl, r0, ip, asr sp
   16298:	andeq	sl, r0, r8, asr #26
   1629c:	andeq	sl, r0, r6, lsr sp
   162a0:	andeq	sl, r0, r8, lsr #26
   162a4:	andeq	sl, r0, r2, lsl sp
   162a8:	muleq	r0, r2, ip
   162ac:	andeq	lr, r1, r8, lsr #7
   162b0:			; <UNDEFINED> instruction: 0x4616b5f0
   162b4:	addlt	r4, r5, sl, lsr #20
   162b8:	vstrge	d4, [r2, #-168]	; 0xffffff58
   162bc:			; <UNDEFINED> instruction: 0x4604447a
   162c0:	strtmi	r4, [r9], -r8, lsl #12
   162c4:	svcmi	0x002858d3
   162c8:	movwls	r6, #14363	; 0x381b
   162cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   162d0:	ldcl	7, cr15, [r4, #956]!	; 0x3bc
   162d4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   162d8:	stmdals	r2, {r2, r3, r4, r8, r9, fp, ip, lr, pc}
   162dc:	ldc	7, cr15, [r4], #956	; 0x3bc
   162e0:	strtmi	r2, [fp], -r0, lsl #2
   162e4:	rsbscs	r9, r9, #1073741824	; 0x40000000
   162e8:	andls	r2, r0, r1, ror #2
   162ec:			; <UNDEFINED> instruction: 0xf7ef4620
   162f0:	strmi	lr, [r4], -ip, lsr #23
   162f4:	stmdals	r2, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
   162f8:			; <UNDEFINED> instruction: 0xf7ef2401
   162fc:	bmi	710acc <_dbus_user_database_lock_system@plt+0x70a4a0>
   16300:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   16304:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16308:	subsmi	r9, sl, r3, lsl #22
   1630c:	strtmi	sp, [r0], -r5, lsr #2
   16310:	ldcllt	0, cr11, [r0, #20]!
   16314:	stmdb	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16318:	stmdacs	ip, {fp, sp, lr}
   1631c:			; <UNDEFINED> instruction: 0xf7efd014
   16320:	bmi	511f88 <_dbus_user_database_lock_system@plt+0x50b95c>
   16324:	strcs	r4, [r0], #-2323	; 0xfffff6ed
   16328:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1632c:	ldrtmi	r4, [r0], -r3, lsl #12
   16330:	stmib	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16334:	blmi	4502c8 <_dbus_user_database_lock_system@plt+0x449c9c>
   16338:	ldmdbmi	r0, {r4, r5, r9, sl, lr}
   1633c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   16340:			; <UNDEFINED> instruction: 0xf7ef681a
   16344:			; <UNDEFINED> instruction: 0xe7daeb76
   16348:	ldrtmi	r4, [r0], -sp, lsl #22
   1634c:	strcs	r4, [r0], #-2317	; 0xfffff6f3
   16350:	ldrbtmi	r5, [r9], #-2298	; 0xfffff706
   16354:	bl	1b54318 <_dbus_user_database_lock_system@plt+0x1b4dcec>
   16358:			; <UNDEFINED> instruction: 0xf7efe7d1
   1635c:	svclt	0x0000ee72
   16360:	andeq	sp, r1, r4, ror #13
   16364:	andeq	r0, r0, ip, asr #12
   16368:	andeq	sp, r1, ip, asr #13
   1636c:	muleq	r1, lr, r6
   16370:	andeq	sl, r0, r0, lsl #24
   16374:	strdeq	r7, [r0], -sl
   16378:	andeq	r0, r0, ip, lsr r6
   1637c:	andeq	r6, r0, r6, asr #27
   16380:	andeq	r0, r0, r0, lsr r6
   16384:			; <UNDEFINED> instruction: 0x00006db2
   16388:	ldrblt	r4, [r0, #-2868]!	; 0xfffff4cc
   1638c:	ldmdbmi	r4!, {r2, r3, r9, sl, lr}
   16390:	bmi	d27584 <_dbus_user_database_lock_system@plt+0xd20f58>
   16394:	ldrbtmi	fp, [r9], #-136	; 0xffffff78
   16398:	ldcmi	8, cr6, [r3, #-364]!	; 0xfffffe94
   1639c:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
   163a0:	andls	r6, r7, #1179648	; 0x120000
   163a4:	andeq	pc, r0, #79	; 0x4f
   163a8:	mcrge	1, 0, fp, cr6, cr3, {5}
   163ac:			; <UNDEFINED> instruction: 0xf7ef4631
   163b0:	ldmiblt	r8, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   163b4:	strtmi	r4, [r0], -sp, lsr #20
   163b8:	ldrbtmi	r4, [sl], #-2349	; 0xfffff6d3
   163bc:			; <UNDEFINED> instruction: 0xf7ef4479
   163c0:	andcs	lr, r0, lr, asr r9
   163c4:	blmi	9e8c78 <_dbus_user_database_lock_system@plt+0x9e264c>
   163c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   163cc:	blls	1f043c <_dbus_user_database_lock_system@plt+0x1e9e10>
   163d0:	qdaddle	r4, sl, r0
   163d4:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   163d8:			; <UNDEFINED> instruction: 0xe7f34618
   163dc:	stmdbge	r5, {r1, r2, fp, ip, pc}
   163e0:	ldmib	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   163e4:	blle	ff9603ec <_dbus_user_database_lock_system@plt+0xff959dc0>
   163e8:	ldrtmi	r9, [r1], -r5, lsl #16
   163ec:	b	d43b0 <_dbus_user_database_lock_system@plt+0xcdd84>
   163f0:	blle	1203f8 <_dbus_user_database_lock_system@plt+0x119dcc>
   163f4:			; <UNDEFINED> instruction: 0xf7ef9805
   163f8:	stmdals	r6, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
   163fc:			; <UNDEFINED> instruction: 0xf7f0e7e2
   16400:	strmi	lr, [r6], -ip, asr #17
   16404:	stmdacs	ip, {fp, sp, lr}
   16408:	blls	18a484 <_dbus_user_database_lock_system@plt+0x183e58>
   1640c:			; <UNDEFINED> instruction: 0xf7ef9303
   16410:	bmi	691e98 <_dbus_user_database_lock_system@plt+0x68b86c>
   16414:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
   16418:	tstls	r0, r1, lsl #12
   1641c:			; <UNDEFINED> instruction: 0x46204917
   16420:			; <UNDEFINED> instruction: 0xf7ef4479
   16424:	stmdbls	r5, {r2, r3, r5, r8, fp, sp, lr, pc}
   16428:	tstls	r3, r0, lsr r8
   1642c:	cdp	7, 9, cr15, cr0, cr15, {7}
   16430:	strmi	r9, [r2], -r3, lsl #18
   16434:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   16438:	svc	0x0016f7ef
   1643c:			; <UNDEFINED> instruction: 0xf7ef9805
   16440:	andcs	lr, r0, r0, asr r9
   16444:	blmi	410344 <_dbus_user_database_lock_system@plt+0x409d18>
   16448:	stmdbmi	pc, {r5, r9, sl, lr}	; <UNPREDICTABLE>
   1644c:	ldrbtmi	r5, [r9], #-2282	; 0xfffff716
   16450:	b	ffbd4414 <_dbus_user_database_lock_system@plt+0xffbcdde8>
   16454:			; <UNDEFINED> instruction: 0xf7efe7e7
   16458:	svclt	0x0000edf4
   1645c:	andeq	lr, r1, r0, lsl #5
   16460:	andeq	sp, r1, sl, lsl #12
   16464:	andeq	r0, r0, ip, asr #12
   16468:	andeq	sp, r1, r2, lsl #12
   1646c:	muleq	r0, r2, fp
   16470:	andeq	r7, r0, r8, ror #2
   16474:	ldrdeq	sp, [r1], -r8
   16478:	andeq	sl, r0, sl, ror #22
   1647c:	andeq	r7, r0, r4, lsl #2
   16480:	andeq	sl, r0, r6, ror fp
   16484:	andeq	r0, r0, r0, lsr r6
   16488:			; <UNDEFINED> instruction: 0x00006cb6
   1648c:	andcs	r4, r0, #3072	; 0xc00
   16490:	ldrmi	r4, [r0], -r3, lsl #18
   16494:	ldmdapl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16498:	svclt	0x00dcf7ee
   1649c:	andeq	sp, r1, ip, lsl #10
   164a0:	andeq	r0, r0, r0, lsr #12
   164a4:	ldrblt	r4, [r0, #2850]!	; 0xb22
   164a8:	stmdami	r2!, {r0, r2, r9, sl, lr}
   164ac:			; <UNDEFINED> instruction: 0x4616447b
   164b0:	ldrbtmi	r4, [r8], #-2593	; 0xfffff5df
   164b4:	addlt	r6, r3, fp, asr r8
   164b8:	ldmdavs	r2, {r1, r7, fp, ip, lr}
   164bc:			; <UNDEFINED> instruction: 0xf04f9201
   164c0:	ldmdblt	r3, {r9}^
   164c4:	bmi	75e4d0 <_dbus_user_database_lock_system@plt+0x757ea4>
   164c8:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   164cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   164d0:	subsmi	r9, sl, r1, lsl #22
   164d4:	andlt	sp, r3, r9, lsr #2
   164d8:			; <UNDEFINED> instruction: 0x4608bdf0
   164dc:	strls	r2, [r0, -r0, lsl #14]
   164e0:	bl	cd44a4 <_dbus_user_database_lock_system@plt+0xccde78>
   164e4:	stmdacs	r0, {r2, r9, sl, lr}
   164e8:	strbtmi	sp, [r9], -sp, ror #1
   164ec:			; <UNDEFINED> instruction: 0xf7ef4630
   164f0:	adcsmi	lr, r8, #2129920	; 0x208000
   164f4:			; <UNDEFINED> instruction: 0xf7f0da11
   164f8:	stmdavs	r0, {r4, r6, fp, sp, lr, pc}
   164fc:	andle	r2, r7, ip, lsl #16
   16500:	cdp	7, 2, cr15, cr6, cr15, {7}
   16504:			; <UNDEFINED> instruction: 0x46024631
   16508:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   1650c:	cdp	7, 10, cr15, cr12, cr15, {7}
   16510:			; <UNDEFINED> instruction: 0xf7ee4620
   16514:	andcs	lr, r0, sl, lsr #31
   16518:	bls	50474 <_dbus_user_database_lock_system@plt+0x49e48>
   1651c:	strtmi	r4, [r1], -r8, lsr #12
   16520:	ldcl	7, cr15, [r2, #956]!	; 0x3bc
   16524:	bicle	r2, sp, r0, lsl #16
   16528:			; <UNDEFINED> instruction: 0xf7efe7f2
   1652c:	svclt	0x0000ed8a
   16530:	andeq	lr, r1, r4, ror #2
   16534:	andeq	sp, r1, lr, ror #9
   16538:	andeq	r0, r0, ip, asr #12
   1653c:	ldrdeq	sp, [r1], -r6
   16540:	andeq	sl, r0, r2, lsr #21
   16544:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   16548:	tstlt	r3, fp, asr r8
   1654c:			; <UNDEFINED> instruction: 0xf7ef6809
   16550:			; <UNDEFINED> instruction: 0x4618bb9f
   16554:	svclt	0x00004770
   16558:	andeq	lr, r1, sl, asr #1
   1655c:	ldmdblt	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16560:	svclt	0x00004770
   16564:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   16568:			; <UNDEFINED> instruction: 0xb12a685a
   1656c:			; <UNDEFINED> instruction: 0xb11a689a
   16570:	addsvs	r2, sl, r0, lsl #4
   16574:	stmdalt	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16578:	svclt	0x00004770
   1657c:	andeq	lr, r1, sl, lsr #1
   16580:			; <UNDEFINED> instruction: 0x4604b538
   16584:	strmi	r3, [sp], -ip
   16588:	stc	7, cr15, [ip], {239}	; 0xef
   1658c:	stmvs	r3, {r6, r8, ip, sp, pc}
   16590:	adcmi	r6, fp, #10158080	; 0x9b0000
   16594:	stmdavs	r0, {r2, ip, lr, pc}^
   16598:	addsmi	r6, r8, #14876672	; 0xe30000
   1659c:	strdcs	sp, [r0], -r6
   165a0:	svclt	0x0000bd38
   165a4:			; <UNDEFINED> instruction: 0x4604b538
   165a8:	stmiavs	fp!, {r0, r2, r6, fp, sp, lr}^
   165ac:			; <UNDEFINED> instruction: 0xf105b1eb
   165b0:			; <UNDEFINED> instruction: 0xf7ef000c
   165b4:			; <UNDEFINED> instruction: 0x4601ec78
   165b8:	cmplt	r1, r0, ror #16
   165bc:	stmiavs	r3!, {r1, r3, r7, fp, sp, lr}
   165c0:	mulle	r4, sl, r2
   165c4:	stmiavs	r3, {r0, r3, r6, fp, sp, lr}^
   165c8:			; <UNDEFINED> instruction: 0xd1f64299
   165cc:	stmiavs	r2!, {r8, sp}^
   165d0:			; <UNDEFINED> instruction: 0xf7ef300c
   165d4:	stmdavs	r3!, {r6, r7, r9, sl, fp, sp, lr, pc}
   165d8:	ldmvs	r8, {r0, r5, r8, fp, sp, lr}
   165dc:			; <UNDEFINED> instruction: 0xf8faf7f9
   165e0:	stmib	r4, {r8, r9, sp}^
   165e4:	rscvs	r3, r3, r4, lsl #6
   165e8:	stmdavs	r8!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   165ec:	stmiavs	sl!, {r0, r1, r3, r5, r9, sl, lr}
   165f0:	stmvs	r0, {r0, r5, r6, r8, fp, sp, lr}
   165f4:	bl	2545b8 <_dbus_user_database_lock_system@plt+0x24df8c>
   165f8:	movwcc	r6, #6187	; 0x182b
   165fc:	stmdavs	r5!, {r0, r1, r3, r5, sp, lr}^
   16600:	svclt	0x0000e7d5
   16604:			; <UNDEFINED> instruction: 0x4604b510
   16608:	ldrdne	lr, [r1], -r0
   1660c:			; <UNDEFINED> instruction: 0xf914f7f9
   16610:	strtmi	r6, [r1], -r3, ror #16
   16614:			; <UNDEFINED> instruction: 0x4010e8bd
   16618:	ldmdbvs	r8, {r0, r1, r3, r4, r6, fp, sp, lr}
   1661c:	svclt	0x0002f7ef
   16620:	andcc	fp, ip, r0, lsl r5
   16624:			; <UNDEFINED> instruction: 0xf7ef460c
   16628:	stmdavs	r3!, {r2, r6, r8, fp, sp, lr, pc}
   1662c:	eorvs	r3, r3, r1, lsl #22
   16630:	ldfltd	f3, [r0, #-12]
   16634:	pop	{r5, r9, sl, lr}
   16638:			; <UNDEFINED> instruction: 0xe7e34010
   1663c:			; <UNDEFINED> instruction: 0x4604b510
   16640:	smlabblt	r8, r0, r8, r6
   16644:	bl	15d4608 <_dbus_user_database_lock_system@plt+0x15cdfdc>
   16648:	smlattlt	r8, r0, r8, r6
   1664c:	ldm	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16650:	tstlt	r8, r0, lsr #18
   16654:	ldm	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16658:	tstlt	r8, r0, ror #18
   1665c:	bl	12d4620 <_dbus_user_database_lock_system@plt+0x12cdff4>
   16660:	pop	{r5, r9, sl, lr}
   16664:			; <UNDEFINED> instruction: 0xf7ee4010
   16668:	svclt	0x0000befd
   1666c:			; <UNDEFINED> instruction: 0x4604b510
   16670:			; <UNDEFINED> instruction: 0xf7ee6880
   16674:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   16678:	pop	{r0, r5, r9, sl, lr}
   1667c:	ldmvs	r8, {r4, lr}^
   16680:	cdplt	7, 13, cr15, cr0, cr15, {7}
   16684:			; <UNDEFINED> instruction: 0x4604b510
   16688:	ldmvs	r8, {r0, r1, fp, sp, lr}
   1668c:	cdp	7, 7, cr15, cr12, cr14, {7}
   16690:	stmdavs	r3, {r5, fp, sp, lr}
   16694:	andvs	r3, r3, r1, lsl #22
   16698:	stmdavs	r0!, {r0, r1, r3, r6, r8, ip, sp, pc}^
   1669c:	blcc	706b0 <_dbus_user_database_lock_system@plt+0x6a084>
   166a0:	teqlt	fp, r3
   166a4:	pop	{r5, r9, sl, lr}
   166a8:			; <UNDEFINED> instruction: 0xf7ee4010
   166ac:			; <UNDEFINED> instruction: 0xf7ffbedb
   166b0:	ldrb	pc, [r2, r9, lsr #31]!	; <UNPREDICTABLE>
   166b4:			; <UNDEFINED> instruction: 0xffdaf7ff
   166b8:	pop	{r5, r9, sl, lr}
   166bc:			; <UNDEFINED> instruction: 0xf7ee4010
   166c0:	svclt	0x0000bed1
   166c4:			; <UNDEFINED> instruction: 0x4604b510
   166c8:	ldrdcc	lr, [r1, -r0]
   166cc:			; <UNDEFINED> instruction: 0xf7ef6898
   166d0:	stmdavs	r3!, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   166d4:	eorvs	r3, r3, r1, lsl #22
   166d8:	ldfltd	f3, [r0, #-12]
   166dc:	pop	{r5, r9, sl, lr}
   166e0:	bfi	r4, r0, #0, #4
   166e4:			; <UNDEFINED> instruction: 0x4604b510
   166e8:	ldrdne	lr, [r0], -r0
   166ec:			; <UNDEFINED> instruction: 0xff98f7ff
   166f0:	stmiavs	r3, {r5, r6, fp, sp, lr}^
   166f4:	ldfltd	f3, [r0, #-12]
   166f8:			; <UNDEFINED> instruction: 0x4010e8bd
   166fc:	svclt	0x0000e7e2
   16700:			; <UNDEFINED> instruction: 0x4604b510
   16704:	tstlt	r8, r0, lsl #18
   16708:	ldcl	7, cr15, [sl, #-956]	; 0xfffffc44
   1670c:	smlattlt	r8, r0, r8, r6
   16710:	ldcl	7, cr15, [r6, #-956]	; 0xfffffc44
   16714:			; <UNDEFINED> instruction: 0xb1216961
   16718:	ldmdavs	fp, {r0, r1, r5, r6, fp, sp, lr}^
   1671c:			; <UNDEFINED> instruction: 0xf7ee6898
   16720:	stmdavs	r3!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   16724:			; <UNDEFINED> instruction: 0xf7ee6898
   16728:	stmdavs	r0!, {r4, r5, r9, sl, fp, sp, lr, pc}
   1672c:	blcc	70740 <_dbus_user_database_lock_system@plt+0x6a114>
   16730:	cmplt	fp, r3
   16734:	stmdavs	r3, {r5, r6, fp, sp, lr}
   16738:	andvs	r3, r3, r1, lsl #22
   1673c:			; <UNDEFINED> instruction: 0x4620b13b
   16740:			; <UNDEFINED> instruction: 0x4010e8bd
   16744:	cdplt	7, 8, cr15, cr14, cr14, {7}
   16748:			; <UNDEFINED> instruction: 0xff5cf7ff
   1674c:			; <UNDEFINED> instruction: 0xf7ffe7f2
   16750:	strtmi	pc, [r0], -sp, lsl #31
   16754:			; <UNDEFINED> instruction: 0x4010e8bd
   16758:	cdplt	7, 8, cr15, cr4, cr14, {7}
   1675c:	mvnsmi	lr, #737280	; 0xb4000
   16760:	andscs	r4, r8, r1, lsl #13
   16764:	ldrmi	r4, [r0], pc, lsl #12
   16768:	b	ff75472c <_dbus_user_database_lock_system@plt+0xff74e100>
   1676c:	stmdacs	r0, {r2, r9, sl, lr}
   16770:	subvs	sp, r7, r0, asr #32
   16774:			; <UNDEFINED> instruction: 0xf8c44638
   16778:			; <UNDEFINED> instruction: 0xf7ee8000
   1677c:	strmi	lr, [r3], -r8, asr #30
   16780:			; <UNDEFINED> instruction: 0x61234640
   16784:	svc	0x0042f7ee
   16788:	rscvs	r6, r0, fp, ror r8
   1678c:			; <UNDEFINED> instruction: 0xf7ef6898
   16790:	stmdavs	r2!, {r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   16794:	ldmdavs	r3, {r5, r6, r8, sp, lr}
   16798:	andsvs	r3, r3, r1, lsl #6
   1679c:	ldmdavs	r3, {r1, r5, fp, sp, lr}
   167a0:	andsvs	r3, r3, r1, lsl #6
   167a4:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
   167a8:	cdp	7, 3, cr15, cr0, cr15, {7}
   167ac:			; <UNDEFINED> instruction: 0xf1072300
   167b0:	adcvs	r0, r3, ip
   167b4:	bl	1dd4778 <_dbus_user_database_lock_system@plt+0x1dce14c>
   167b8:	stmvs	r6, {r4, r5, r8, ip, sp, pc}
   167bc:	strbmi	r6, [r6, #-2301]	; 0xfffff703
   167c0:	andsle	r6, r9, r0, asr #16
   167c4:	mvnsle	r4, r5, lsl #5
   167c8:	cmnlt	fp, r3, lsr #18
   167cc:	cmnlt	fp, r3, ror #17
   167d0:	cmplt	fp, r3, ror #18
   167d4:	strbmi	r4, [r8], -ip, lsl #22
   167d8:	strtmi	r4, [r2], -ip, lsl #18
   167dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   167e0:	mcr2	7, 0, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
   167e4:	andcs	fp, r1, r0, lsl r1
   167e8:	mvnshi	lr, #12386304	; 0xbd0000
   167ec:			; <UNDEFINED> instruction: 0xf7ff4620
   167f0:	andcs	pc, r0, r7, lsl #31
   167f4:	mvnshi	lr, #12386304	; 0xbd0000
   167f8:	svclt	0x00182800
   167fc:	rscle	r4, r3, r5, lsl #5
   16800:	adcvs	r6, r3, r3, lsl #17
   16804:	svclt	0x0000e7e0
   16808:			; <UNDEFINED> instruction: 0xffffff21
   1680c:			; <UNDEFINED> instruction: 0xfffffdc3
   16810:			; <UNDEFINED> instruction: 0x4605b538
   16814:			; <UNDEFINED> instruction: 0xf7ef2018
   16818:			; <UNDEFINED> instruction: 0xb320ead0
   1681c:	andcs	r4, r0, #4, 12	; 0x400000
   16820:	ldrmi	r6, [r1], -r5, asr #32
   16824:	strcs	r4, [r1, #-1552]	; 0xfffff9f0
   16828:			; <UNDEFINED> instruction: 0xf7ee6025
   1682c:	adcvs	lr, r0, r6, lsl lr
   16830:			; <UNDEFINED> instruction: 0x4629b178
   16834:			; <UNDEFINED> instruction: 0xf7ef2010
   16838:	rscvs	lr, r0, r2, ror #24
   1683c:	strtmi	fp, [r9], -r8, asr #2
   16840:			; <UNDEFINED> instruction: 0xf7ef2010
   16844:			; <UNDEFINED> instruction: 0x6120ec5c
   16848:	movwcs	fp, #280	; 0x118
   1684c:	cmnvs	r3, r0, lsr #12
   16850:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   16854:	eorvs	r3, r3, r1, lsl #22
   16858:	strtmi	fp, [r0], -fp, lsr #18
   1685c:			; <UNDEFINED> instruction: 0xf7ff461c
   16860:	strtmi	pc, [r0], -sp, ror #29
   16864:	strcs	fp, [r0], #-3384	; 0xfffff2c8
   16868:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1686c:	andcc	r6, r1, #131072	; 0x20000
   16870:	ldrbmi	r6, [r0, -r2]!
   16874:	blcc	70888 <_dbus_user_database_lock_system@plt+0x6a25c>
   16878:	stmdblt	r3, {r0, r1, sp, lr}
   1687c:			; <UNDEFINED> instruction: 0x4770e6de
   16880:	stmdavs	r9, {r7, fp, sp, lr}
   16884:	blt	154848 <_dbus_user_database_lock_system@plt+0x14e21c>
   16888:			; <UNDEFINED> instruction: 0x4615b570
   1688c:	addlt	r4, r8, r2, lsl sl
   16890:			; <UNDEFINED> instruction: 0xac014b12
   16894:			; <UNDEFINED> instruction: 0x460e447a
   16898:	strtmi	r6, [r1], -r0, lsl #17
   1689c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   168a0:			; <UNDEFINED> instruction: 0xf04f9307
   168a4:			; <UNDEFINED> instruction: 0xf7ef0300
   168a8:	and	lr, r4, lr, lsl #23
   168ac:			; <UNDEFINED> instruction: 0xf7ee4620
   168b0:	qasxmi	lr, r9, ip
   168b4:			; <UNDEFINED> instruction: 0x462047b0
   168b8:	stmda	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   168bc:	mvnsle	r2, r0, lsl #16
   168c0:	blmi	1a90e4 <_dbus_user_database_lock_system@plt+0x1a2ab8>
   168c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   168c8:	blls	1f0938 <_dbus_user_database_lock_system@plt+0x1ea30c>
   168cc:	qaddle	r4, sl, r1
   168d0:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   168d4:	bl	fed54898 <_dbus_user_database_lock_system@plt+0xfed4e26c>
   168d8:	andeq	sp, r1, ip, lsl #2
   168dc:	andeq	r0, r0, ip, asr #12
   168e0:	ldrdeq	sp, [r1], -ip
   168e4:	svcmi	0x00f0e92d
   168e8:	bmi	a28338 <_dbus_user_database_lock_system@plt+0xa21d0c>
   168ec:	blmi	a42b18 <_dbus_user_database_lock_system@plt+0xa3c4ec>
   168f0:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   168f4:	strmi	r6, [fp], r0, lsl #17
   168f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   168fc:			; <UNDEFINED> instruction: 0xf04f9307
   16900:			; <UNDEFINED> instruction: 0xf7ee0300
   16904:	pkhbtmi	lr, r1, r8, lsl #30
   16908:	addeq	r3, r0, r1
   1690c:	b	2d48d0 <_dbus_user_database_lock_system@plt+0x2ce2a4>
   16910:	movwlt	r4, #1664	; 0x680
   16914:	stmiavs	r0!, {r0, r8, sl, fp, sp, pc}
   16918:	strbmi	r4, [r6], -r7, asr #12
   1691c:	strcs	r4, [r0], #-1577	; 0xfffff9d7
   16920:	bl	14548e4 <_dbus_user_database_lock_system@plt+0x144e2b8>
   16924:	strtmi	lr, [r8], -r9
   16928:	cdp	7, 15, cr15, cr14, cr14, {7}
   1692c:			; <UNDEFINED> instruction: 0xf7ef6880
   16930:			; <UNDEFINED> instruction: 0xf846e90c
   16934:	biclt	r0, r8, r4, lsl #22
   16938:	strtmi	r3, [r8], -r1, lsl #8
   1693c:	svc	0x00caf7ee
   16940:	mvnsle	r2, r0, lsl #16
   16944:			; <UNDEFINED> instruction: 0xf1ba6030
   16948:	andle	r0, r1, r0, lsl #30
   1694c:	andls	pc, r0, sl, asr #17
   16950:			; <UNDEFINED> instruction: 0xf8cb2001
   16954:	bmi	3f695c <_dbus_user_database_lock_system@plt+0x3f0330>
   16958:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   1695c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16960:	subsmi	r9, sl, r7, lsl #22
   16964:	andlt	sp, r9, r0, lsl r1
   16968:	svchi	0x00f0e8bd
   1696c:	bl	242e64 <_dbus_user_database_lock_system@plt+0x23c838>
   16970:			; <UNDEFINED> instruction: 0xf8570484
   16974:			; <UNDEFINED> instruction: 0xf7ee0b04
   16978:	adcmi	lr, r7, #120, 26	; 0x1e00
   1697c:			; <UNDEFINED> instruction: 0x4640d1f9
   16980:	ldcl	7, cr15, [r2, #-952]!	; 0xfffffc48
   16984:	strb	r2, [r6, r0]!
   16988:	bl	16d494c <_dbus_user_database_lock_system@plt+0x16ce320>
   1698c:	andeq	sp, r1, lr, lsr #1
   16990:	andeq	r0, r0, ip, asr #12
   16994:	andeq	sp, r1, r6, asr #32
   16998:	blmi	7a9214 <_dbus_user_database_lock_system@plt+0x7a2be8>
   1699c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   169a0:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   169a4:	strmi	r4, [pc], -r6, lsl #12
   169a8:	movwls	r6, #38939	; 0x981b
   169ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   169b0:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   169b4:	stfged	f3, [r3], {248}	; 0xf8
   169b8:	ldrtmi	r4, [r8], -r5, lsl #12
   169bc:			; <UNDEFINED> instruction: 0xf7ef4621
   169c0:	and	lr, ip, r2, lsl #22
   169c4:			; <UNDEFINED> instruction: 0xf7ef4620
   169c8:	andls	lr, r1, ip, asr #21
   169cc:			; <UNDEFINED> instruction: 0xf7ee4620
   169d0:	stmdbls	r1, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   169d4:	strtmi	r4, [r8], -r2, lsl #12
   169d8:	stc2l	7, cr15, [r4, #-1020]!	; 0xfffffc04
   169dc:			; <UNDEFINED> instruction: 0x4620b158
   169e0:	svc	0x0078f7ee
   169e4:	mvnle	r2, r0, lsl #16
   169e8:	tstlt	r8, r0, ror r9
   169ec:	stmib	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   169f0:	cmnvs	r5, r1
   169f4:	andcs	lr, r0, r0
   169f8:	blmi	1a921c <_dbus_user_database_lock_system@plt+0x1a2bf0>
   169fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16a00:	blls	270a70 <_dbus_user_database_lock_system@plt+0x26a444>
   16a04:	qaddle	r4, sl, r1
   16a08:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   16a0c:	bl	6549d0 <_dbus_user_database_lock_system@plt+0x64e3a4>
   16a10:	andeq	sp, r1, r4
   16a14:	andeq	r0, r0, ip, asr #12
   16a18:	andeq	ip, r1, r4, lsr #31
   16a1c:	mvnsmi	lr, #737280	; 0xb4000
   16a20:	stmiavs	r0, {r0, r2, r9, sl, lr}^
   16a24:			; <UNDEFINED> instruction: 0xf8df460f
   16a28:	ldrmi	r9, [r4], -r4, ror #2
   16a2c:	ldrbtmi	r4, [r9], #1688	; 0x698
   16a30:	ldrtmi	fp, [r9], -r0, lsr #6
   16a34:			; <UNDEFINED> instruction: 0xf7ff4628
   16a38:	strmi	pc, [r6], -r3, lsr #27
   16a3c:	streq	fp, [r3, r8, ror #6]!
   16a40:	strle	r6, [sp], #-2183	; 0xfffff779
   16a44:	vbic.i16	d23, #51968	; 0xcb00
   16a48:			; <UNDEFINED> instruction: 0xf0040280
   16a4c:	andcs	r0, r1, r1, lsl #8
   16a50:	strbeq	lr, [r2], #-2628	; 0xfffff5bc
   16a54:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   16a58:	teqvc	ip, #28, 6	; 0x70000000
   16a5c:	mvnshi	lr, #12386304	; 0xbd0000
   16a60:	strmi	r3, [r1], -ip, lsl #10
   16a64:			; <UNDEFINED> instruction: 0xf7ef4628
   16a68:	strtmi	lr, [r8], -r6, asr #23
   16a6c:	b	6d4a30 <_dbus_user_database_lock_system@plt+0x6ce404>
   16a70:			; <UNDEFINED> instruction: 0x46014632
   16a74:			; <UNDEFINED> instruction: 0xf7ee4628
   16a78:	strb	lr, [r3, r0, asr #26]!
   16a7c:	strbmi	r9, [r2], -r8, lsl #22
   16a80:	ldrtmi	r6, [r8], -r9, lsr #17
   16a84:			; <UNDEFINED> instruction: 0xf982f7fd
   16a88:	rscle	r2, r7, r0, lsl #16
   16a8c:			; <UNDEFINED> instruction: 0x46284639
   16a90:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   16a94:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16a98:	stmdavs	fp!, {r0, r4, r6, r7, r8, ip, lr, pc}^
   16a9c:			; <UNDEFINED> instruction: 0xf7ef6918
   16aa0:			; <UNDEFINED> instruction: 0x4606ea14
   16aa4:	suble	r2, pc, r0, lsl #16
   16aa8:	movwcs	r6, #4231	; 0x1087
   16aac:			; <UNDEFINED> instruction: 0x46294638
   16ab0:	eorsvs	r6, r3, r5, ror r0
   16ab4:	mrc2	7, 5, pc, cr4, cr8, {7}
   16ab8:	rsble	r2, r1, r0, lsl #16
   16abc:	vbic.i16	d23, #49664	; 0xc200
   16ac0:			; <UNDEFINED> instruction: 0xf0040180
   16ac4:			; <UNDEFINED> instruction: 0xf1050301
   16ac8:			; <UNDEFINED> instruction: 0xf022070c
   16acc:	b	10d72e0 <_dbus_user_database_lock_system@plt+0x10d0cb4>
   16ad0:	tstmi	r3, #67108865	; 0x4000001
   16ad4:	teqvc	r3, #42467328	; 0x2880000
   16ad8:	stmiavs	fp!, {r0, r3, r5, r8, sl, ip, lr, pc}^
   16adc:			; <UNDEFINED> instruction: 0x4638b33b
   16ae0:	stmib	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16ae4:			; <UNDEFINED> instruction: 0x46014632
   16ae8:			; <UNDEFINED> instruction: 0xf7ef4638
   16aec:			; <UNDEFINED> instruction: 0xb320e95a
   16af0:			; <UNDEFINED> instruction: 0xf7ef2008
   16af4:			; <UNDEFINED> instruction: 0x4604e918
   16af8:	eorsle	r2, r3, r0, lsl #16
   16afc:	strtmi	r4, [r2], -r4, lsr #22
   16b00:	subvs	r4, r5, r4, lsr #18
   16b04:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   16b08:	eorvs	r4, r6, r0, asr #12
   16b0c:	ldc2l	7, cr15, [r8], #-996	; 0xfffffc1c
   16b10:	stmdavs	r2!, {r3, r5, r8, r9, ip, sp, pc}^
   16b14:	movwcc	r6, #6163	; 0x1813
   16b18:	ldmdavs	r3!, {r0, r1, r4, sp, lr}
   16b1c:	eorsvs	r3, r3, r1, lsl #6
   16b20:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
   16b24:	ldcl	7, cr15, [r2], #-956	; 0xfffffc44
   16b28:	pop	{r0, sp}
   16b2c:			; <UNDEFINED> instruction: 0x463883f8
   16b30:			; <UNDEFINED> instruction: 0xf7ee4631
   16b34:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
   16b38:	ldmdavs	r3!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   16b3c:	eorsvs	r3, r3, r1, lsl #22
   16b40:			; <UNDEFINED> instruction: 0x4630b913
   16b44:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
   16b48:	ldmdbmi	r4, {r0, r1, r4, r8, r9, fp, lr}
   16b4c:			; <UNDEFINED> instruction: 0xf8599808
   16b50:	ldrbtmi	r2, [r9], #-3
   16b54:	svc	0x006cf7ee
   16b58:	ldmfd	sp!, {sp}
   16b5c:			; <UNDEFINED> instruction: 0x462083f8
   16b60:	stc	7, cr15, [r2], {238}	; 0xee
   16b64:			; <UNDEFINED> instruction: 0x46284631
   16b68:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   16b6c:	stmdbmi	ip, {r1, r3, r8, r9, fp, lr}
   16b70:			; <UNDEFINED> instruction: 0xf8599808
   16b74:	ldrbtmi	r2, [r9], #-3
   16b78:	svc	0x005af7ee
   16b7c:	strb	r2, [sp, -r0]!
   16b80:	ldrtmi	r6, [r1], -fp, ror #16
   16b84:			; <UNDEFINED> instruction: 0xf7ef6918
   16b88:			; <UNDEFINED> instruction: 0xe7ddec50
   16b8c:	andeq	ip, r1, r2, ror pc
   16b90:			; <UNDEFINED> instruction: 0xfffffb7d
   16b94:			; <UNDEFINED> instruction: 0xfffffbdb
   16b98:	andeq	r0, r0, r0, lsr r6
   16b9c:			; <UNDEFINED> instruction: 0x000065b2
   16ba0:	andeq	r6, r0, lr, lsl #11
   16ba4:	ldrbmi	lr, [r0, sp, lsr #18]!
   16ba8:	addlt	r4, r2, r6, lsl #12
   16bac:	strmi	r6, [pc], -r0, lsl #17
   16bb0:	ldrmi	r6, [r0], r9, lsl #16
   16bb4:			; <UNDEFINED> instruction: 0xf7ef469a
   16bb8:			; <UNDEFINED> instruction: 0xf8dfe86e
   16bbc:	ldrbtmi	r9, [r9], #188	; 0xbc
   16bc0:	tstlt	r8, r4, lsl #12
   16bc4:	andlt	r4, r2, r0, lsr #12
   16bc8:			; <UNDEFINED> instruction: 0x87f0e8bd
   16bcc:			; <UNDEFINED> instruction: 0xf7ef68f0
   16bd0:			; <UNDEFINED> instruction: 0x4605e97c
   16bd4:	suble	r2, r5, r0, lsl #16
   16bd8:	subvs	r4, r6, r1, lsl #12
   16bdc:	ldrtmi	r2, [r8], -r1, lsl #6
   16be0:	blcc	254cec <_dbus_user_database_lock_system@plt+0x24e6c0>
   16be4:	svc	0x0084f7ee
   16be8:			; <UNDEFINED> instruction: 0x4640b378
   16bec:			; <UNDEFINED> instruction: 0xf7f868af
   16bf0:	blls	316a8c <_dbus_user_database_lock_system@plt+0x310460>
   16bf4:	movwls	r4, #1569	; 0x621
   16bf8:	strmi	r9, [r2], -sl, lsl #22
   16bfc:			; <UNDEFINED> instruction: 0xf7fc4638
   16c00:	biclt	pc, r8, pc, asr #31
   16c04:			; <UNDEFINED> instruction: 0xf7f36870
   16c08:	ldmib	sp, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   16c0c:	stmiavs	r9!, {r1, r3, r8, r9, sp}
   16c10:			; <UNDEFINED> instruction: 0xf9d6f7f1
   16c14:	blls	30321c <_dbus_user_database_lock_system@plt+0x2fcbf0>
   16c18:			; <UNDEFINED> instruction: 0x46414652
   16c1c:	movwls	r4, #1576	; 0x628
   16c20:			; <UNDEFINED> instruction: 0xf7ff9b0a
   16c24:	teqlt	r8, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
   16c28:			; <UNDEFINED> instruction: 0x462a68b0
   16c2c:			; <UNDEFINED> instruction: 0xf7ef68a9
   16c30:			; <UNDEFINED> instruction: 0xb1b8ea6c
   16c34:	strb	r4, [r5, ip, lsr #12]
   16c38:	blcc	70cec <_dbus_user_database_lock_system@plt+0x6a6c0>
   16c3c:	blcs	2ecf0 <_dbus_user_database_lock_system@plt+0x286c4>
   16c40:	strtmi	sp, [r8], -r0, asr #3
   16c44:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   16c48:			; <UNDEFINED> instruction: 0x4629e7bc
   16c4c:			; <UNDEFINED> instruction: 0xf7ef68f0
   16c50:	blmi	2d1c08 <_dbus_user_database_lock_system@plt+0x2cb5dc>
   16c54:	stmdals	fp, {r1, r3, r8, fp, lr}
   16c58:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   16c5c:			; <UNDEFINED> instruction: 0xf7ee4479
   16c60:	str	lr, [pc, r8, ror #29]!
   16c64:	stmdbmi	r7, {r0, r2, r8, r9, fp, lr}
   16c68:			; <UNDEFINED> instruction: 0xf859980b
   16c6c:	ldrbtmi	r2, [r9], #-3
   16c70:	cdp	7, 13, cr15, cr14, cr14, {7}
   16c74:	svclt	0x0000e7a6
   16c78:	andeq	ip, r1, r2, ror #27
   16c7c:	andeq	r0, r0, r0, lsr r6
   16c80:	andeq	r6, r0, r8, lsr #9
   16c84:	muleq	r0, r6, r4
   16c88:	svcmi	0x00f0e92d
   16c8c:	stmdaeq	ip, {r8, ip, sp, lr, pc}
   16c90:	strmi	fp, [r4], -r5, lsl #1
   16c94:	strmi	r4, [pc], -r0, asr #12
   16c98:			; <UNDEFINED> instruction: 0x461e4615
   16c9c:	stmib	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ca0:	ldrtmi	r6, [r3], -r1, lsr #17
   16ca4:			; <UNDEFINED> instruction: 0xf8df462a
   16ca8:	ldrbtmi	r9, [r9], #200	; 0xc8
   16cac:	ldrtmi	r4, [r8], -r2, lsl #13
   16cb0:			; <UNDEFINED> instruction: 0xfffef7fc
   16cb4:	suble	r2, r6, r0, lsl #16
   16cb8:			; <UNDEFINED> instruction: 0xb12368e3
   16cbc:			; <UNDEFINED> instruction: 0xf7ee4640
   16cc0:	strmi	lr, [r3], ip, lsl #31
   16cc4:	strtmi	fp, [r1], -r8, ror #3
   16cc8:			; <UNDEFINED> instruction: 0x46284652
   16ccc:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   16cd0:	stmdacs	r0, {r2, r9, sl, lr}
   16cd4:			; <UNDEFINED> instruction: 0x4640d03c
   16cd8:			; <UNDEFINED> instruction: 0xf7ef2401
   16cdc:	strmi	lr, [r2], -r4, ror #17
   16ce0:	ldrmi	r4, [r1], -r0, asr #12
   16ce4:			; <UNDEFINED> instruction: 0xf7ef9203
   16ce8:	strbmi	lr, [r0], -r6, lsl #21
   16cec:	ldm	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16cf0:	strmi	r9, [r1], -r3, lsl #20
   16cf4:			; <UNDEFINED> instruction: 0xf7ee4640
   16cf8:	strtmi	lr, [r0], -r0, lsl #24
   16cfc:	pop	{r0, r2, ip, sp, pc}
   16d00:			; <UNDEFINED> instruction: 0x46408ff0
   16d04:	stmia	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16d08:	stmdavs	r3, {r1, r5, r6, r7, fp, sp, lr}^
   16d0c:	mlale	fp, r3, r2, r4
   16d10:			; <UNDEFINED> instruction: 0x4638689b
   16d14:	ldrdlt	pc, [r8], -r4
   16d18:			; <UNDEFINED> instruction: 0xf7f8689f
   16d1c:	andls	pc, r3, pc, lsl #30
   16d20:			; <UNDEFINED> instruction: 0xf7f84638
   16d24:	stmdbls	r3, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   16d28:	strls	r4, [r0], -fp, lsr #12
   16d2c:	ldrbmi	r4, [r8], -r2, lsl #12
   16d30:			; <UNDEFINED> instruction: 0xff36f7fc
   16d34:	stmiavs	r1!, {r3, r4, r5, r8, ip, sp, pc}
   16d38:			; <UNDEFINED> instruction: 0x46334638
   16d3c:			; <UNDEFINED> instruction: 0xf7fd462a
   16d40:	stmdacs	r0, {r0, r2, r5, fp, ip, sp, lr, pc}
   16d44:	strcs	sp, [r0], #-447	; 0xfffffe41
   16d48:	andlt	r4, r5, r0, lsr #12
   16d4c:	svchi	0x00f0e8bd
   16d50:	ldrtmi	r4, [r0], -r8, lsl #22
   16d54:			; <UNDEFINED> instruction: 0xf8594908
   16d58:	ldrbtmi	r2, [r9], #-3
   16d5c:	cdp	7, 6, cr15, cr8, cr14, {7}
   16d60:	andlt	r4, r5, r0, lsr #12
   16d64:	svchi	0x00f0e8bd
   16d68:	ldrdcc	pc, [r8], -fp
   16d6c:	svclt	0x0000deff
   16d70:	strdeq	ip, [r1], -r6
   16d74:	andeq	r0, r0, r0, lsr r6
   16d78:	andeq	r6, r0, sl, lsr #7
   16d7c:	svcmi	0x00f0e92d
   16d80:	stmdbeq	ip, {r8, ip, sp, lr, pc}
   16d84:	strmi	fp, [r4], -r5, lsl #1
   16d88:	strmi	r4, [lr], -r8, asr #12
   16d8c:			; <UNDEFINED> instruction: 0x46984617
   16d90:	stmdb	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d94:	ldrdge	pc, [ip, -pc]
   16d98:	strdlt	r4, [r0, -sl]!
   16d9c:	ldrdlt	pc, [r8], -r0
   16da0:	ldrmi	r4, [r3, #1541]!	; 0x605
   16da4:			; <UNDEFINED> instruction: 0x4631d019
   16da8:			; <UNDEFINED> instruction: 0xf7ff4620
   16dac:	strmi	pc, [r4], -r9, ror #23
   16db0:	strtmi	r9, [r1], -r3
   16db4:			; <UNDEFINED> instruction: 0xf7ef4648
   16db8:	stmiavs	r0!, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   16dbc:	blcc	70dd0 <_dbus_user_database_lock_system@plt+0x6a7a4>
   16dc0:	teqlt	fp, r3
   16dc4:	strcs	r4, [r1], -r0, lsr #12
   16dc8:	ldmib	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16dcc:	andlt	r4, r5, r0, lsr r6
   16dd0:	svchi	0x00f0e8bd
   16dd4:	ldc2	7, cr15, [r6], {255}	; 0xff
   16dd8:	stmiavs	r1!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   16ddc:	ldrtmi	r4, [sl], -r3, asr #12
   16de0:			; <UNDEFINED> instruction: 0xf7fc4658
   16de4:	stmdacs	r0, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16de8:	stmiavs	r3!, {r0, r1, r6, ip, lr, pc}^
   16dec:	strbmi	fp, [r8], -fp, lsl #3
   16df0:	cdp	7, 15, cr15, cr2, cr14, {7}
   16df4:	movwlt	r4, #34310	; 0x8606
   16df8:	stmiavs	r6!, {r3, r4, r6, r9, sl, lr}
   16dfc:	mrc2	7, 4, pc, cr14, cr8, {7}
   16e00:	andcs	r4, r0, #61865984	; 0x3b00000
   16e04:	andhi	pc, r0, sp, asr #17
   16e08:	ldrtmi	r4, [r0], -r1, lsl #12
   16e0c:	mcr2	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
   16e10:			; <UNDEFINED> instruction: 0x4638b378
   16e14:	strtmi	r4, [r1], -sl, lsr #12
   16e18:	stc2	7, cr15, [r0], #1020	; 0x3fc
   16e1c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16e20:			; <UNDEFINED> instruction: 0x4629d035
   16e24:			; <UNDEFINED> instruction: 0xf7ff4620
   16e28:	stmiavs	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   16e2c:	blcs	20638 <_dbus_user_database_lock_system@plt+0x1a00c>
   16e30:	strtmi	sp, [r0], -ip, asr #3
   16e34:			; <UNDEFINED> instruction: 0xf7ff2601
   16e38:	strb	pc, [r7, r5, asr #24]	; <UNPREDICTABLE>
   16e3c:			; <UNDEFINED> instruction: 0xf7ef4648
   16e40:	stmiavs	r2!, {r1, r4, r5, fp, sp, lr, pc}^
   16e44:	addsmi	r6, r3, #4390912	; 0x430000
   16e48:	ldmvs	fp, {r1, r3, r5, ip, lr, pc}
   16e4c:			; <UNDEFINED> instruction: 0xf8d44658
   16e50:	ldmvs	lr, {r3, ip, pc}
   16e54:	mrc2	7, 3, pc, cr2, cr8, {7}
   16e58:	ldrtmi	r9, [r0], -r3
   16e5c:	mcr2	7, 3, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   16e60:	ldrtmi	r9, [fp], -r3, lsl #18
   16e64:	andhi	pc, r0, sp, asr #17
   16e68:	strbmi	r4, [r8], -r2, lsl #12
   16e6c:	mrc2	7, 4, pc, cr8, cr12, {7}
   16e70:	strcs	fp, [r0], -r0, lsr #18
   16e74:	andlt	r4, r5, r0, lsr r6
   16e78:	svchi	0x00f0e8bd
   16e7c:	ldrtmi	r6, [r0], -r1, lsr #17
   16e80:	ldrtmi	r4, [sl], -r3, asr #12
   16e84:			; <UNDEFINED> instruction: 0xff82f7fc
   16e88:	bicle	r2, r2, r0, lsl #16
   16e8c:	blmi	1d0e58 <_dbus_user_database_lock_system@plt+0x1ca82c>
   16e90:	stmdbmi	r6, {r6, r9, sl, lr}
   16e94:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   16e98:			; <UNDEFINED> instruction: 0xf7ee4479
   16e9c:	ldr	lr, [r5, sl, asr #27]
   16ea0:	mrcle	8, 7, r6, cr15, cr3, {5}
   16ea4:	andeq	ip, r1, r8, lsl #24
   16ea8:	andeq	r0, r0, r0, lsr r6
   16eac:	andeq	r6, r0, ip, ror #4
   16eb0:	svcmi	0x00f0e92d
   16eb4:	ldclmi	6, cr4, [r8], {152}	; 0x98
   16eb8:	blmi	ff6430f4 <_dbus_user_database_lock_system@plt+0xff63cac8>
   16ebc:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
   16ec0:			; <UNDEFINED> instruction: 0x46076852
   16ec4:	stmiapl	r3!, {r1, r2, r3, r9, sl, lr}^
   16ec8:	tstcs	r0, r8, lsr #12
   16ecc:	ldrdls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   16ed0:	movwls	r6, #47131	; 0xb81b
   16ed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16ed8:			; <UNDEFINED> instruction: 0xf8df9b16
   16edc:	movwls	fp, #13124	; 0x3344
   16ee0:	blls	5e82d4 <_dbus_user_database_lock_system@plt+0x5e1ca8>
   16ee4:			; <UNDEFINED> instruction: 0xf7ee9302
   16ee8:	stmdacs	r0, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
   16eec:	sbchi	pc, fp, r0
   16ef0:	ldmdavc	sl, {r0, r1, r3, r5, fp, sp, lr}
   16ef4:			; <UNDEFINED> instruction: 0xf0002a3a
   16ef8:	stmibmi	sl, {r0, r2, r4, r6, r7, pc}^
   16efc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   16f00:	svc	0x00b0f7ee
   16f04:	ldrtmi	r4, [r0], -r4, lsl #12
   16f08:	teqle	r7, r0, lsl #24
   16f0c:	blx	ff954ef4 <_dbus_user_database_lock_system@plt+0xff94e8c8>
   16f10:	strmi	r4, [r2], r9, lsr #12
   16f14:			; <UNDEFINED> instruction: 0xf7ff6978
   16f18:	stmdavs	sl!, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   16f1c:	strmi	r4, [r1], -fp, asr #12
   16f20:			; <UNDEFINED> instruction: 0xf7ff4630
   16f24:	stmdacs	r0, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
   16f28:			; <UNDEFINED> instruction: 0x4648d13b
   16f2c:	b	1154ef0 <_dbus_user_database_lock_system@plt+0x114e8c4>
   16f30:	ldmibmi	sp!, {r3, r5, r8, ip, sp, pc}
   16f34:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   16f38:	b	1454efc <_dbus_user_database_lock_system@plt+0x144e8d0>
   16f3c:	ldrtmi	fp, [r0], -r8, lsl #19
   16f40:	blx	18d4f2a <_dbus_user_database_lock_system@plt+0x18ce8fe>
   16f44:			; <UNDEFINED> instruction: 0xf0402800
   16f48:	blmi	fee372a8 <_dbus_user_database_lock_system@plt+0xfee30c7c>
   16f4c:	stmdavs	sp!, {r0, r1, r3, r4, r5, r6, sl, lr}
   16f50:	bmi	fede8878 <_dbus_user_database_lock_system@plt+0xfede224c>
   16f54:	ldmibmi	r7!, {sl, sp}
   16f58:	strls	r4, [r0, #-1146]	; 0xfffffb86
   16f5c:			; <UNDEFINED> instruction: 0xf7ee4479
   16f60:	bmi	fed91da0 <_dbus_user_database_lock_system@plt+0xfed8b774>
   16f64:	ldrbtmi	r4, [sl], #-2989	; 0xfffff453
   16f68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16f6c:	subsmi	r9, sl, fp, lsl #22
   16f70:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   16f74:	andlt	r4, sp, r0, lsr #12
   16f78:	svchi	0x00f0e8bd
   16f7c:	blx	1154f66 <_dbus_user_database_lock_system@plt+0x114e93a>
   16f80:			; <UNDEFINED> instruction: 0xf0402800
   16f84:	blmi	feb771b4 <_dbus_user_database_lock_system@plt+0xfeb70b88>
   16f88:	cfstrsmi	mvf4, [sp, #492]!	; 0x1ec
   16f8c:	bmi	feb688b4 <_dbus_user_database_lock_system@plt+0xfeb62288>
   16f90:	stmibmi	sp!, {sl, sp}
   16f94:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   16f98:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   16f9c:	bl	1bd4f5c <_dbus_user_database_lock_system@plt+0x1bce930>
   16fa0:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   16fa4:	ldc2	7, cr15, [sl, #972]	; 0x3cc
   16fa8:	strbmi	r6, [fp], -sl, lsr #16
   16fac:	ldrtmi	r4, [r0], -r1, lsl #12
   16fb0:	blx	fedd4f80 <_dbus_user_database_lock_system@plt+0xfedce954>
   16fb4:	sbcsle	r2, r4, r0, lsl #16
   16fb8:			; <UNDEFINED> instruction: 0x46294650
   16fbc:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   16fc0:			; <UNDEFINED> instruction: 0xf0002800
   16fc4:	ldmdavs	r8!, {r0, r2, r3, r4, r7, pc}^
   16fc8:	ldc2	7, cr15, [sl, #972]!	; 0x3cc
   16fcc:	ldrtmi	r4, [r0], -r2, lsl #13
   16fd0:	mcrr2	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
   16fd4:	ble	1ba851c <_dbus_user_database_lock_system@plt+0x1ba1ef0>
   16fd8:	ldmvs	r8!, {r0, r3, r5, fp, sp, lr}
   16fdc:	cdp	7, 5, cr15, cr10, cr14, {7}
   16fe0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   16fe4:	addshi	pc, sp, r0
   16fe8:	streq	pc, [ip, #-256]	; 0xffffff00
   16fec:			; <UNDEFINED> instruction: 0xf7ee4628
   16ff0:			; <UNDEFINED> instruction: 0x4603eff8
   16ff4:	blcs	2889c <_dbus_user_database_lock_system@plt+0x22270>
   16ff8:	adchi	pc, r2, r0
   16ffc:	movwls	r6, #18587	; 0x489b
   17000:	svc	0x00eef7ee
   17004:	stmdacs	r0, {r0, r2, ip, pc}
   17008:	blls	14b2bc <_dbus_user_database_lock_system@plt+0x144c90>
   1700c:			; <UNDEFINED> instruction: 0xf0002b00
   17010:	bls	137288 <_dbus_user_database_lock_system@plt+0x130c5c>
   17014:	movweq	pc, #16392	; 0x4008	; <UNPREDICTABLE>
   17018:			; <UNDEFINED> instruction: 0xf0004296
   1701c:	blcs	37310 <_dbus_user_database_lock_system@plt+0x30ce4>
   17020:	sbchi	pc, r9, r0, asr #32
   17024:	movweq	pc, #24584	; 0x6008	; <UNPREDICTABLE>
   17028:			; <UNDEFINED> instruction: 0xf0002b04
   1702c:			; <UNDEFINED> instruction: 0xf0188097
   17030:	andle	r0, r7, r2, lsl #30
   17034:			; <UNDEFINED> instruction: 0xf7ee4628
   17038:	stmvs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   1703c:	bfieq	r7, fp, #22, #6
   17040:	sbchi	pc, r4, r0, lsl #2
   17044:	strbmi	r9, [r2], -r2, lsl #22
   17048:			; <UNDEFINED> instruction: 0x46504631
   1704c:	andls	pc, r0, sp, asr #17
   17050:	stc2l	7, cr15, [r4], #1020	; 0x3fc
   17054:	addle	r2, r4, r0, lsl #16
   17058:	movwcs	r9, #10755	; 0x2a03
   1705c:	ldmdavs	r8!, {r0, r1, r4, sp, lr}^
   17060:	stc2l	7, cr15, [ip, #-972]	; 0xfffffc34
   17064:	ldrbmi	r9, [r1], -r2, lsl #20
   17068:			; <UNDEFINED> instruction: 0xf848f7f1
   1706c:	stmdacs	r0, {r2, r9, sl, lr}
   17070:	svcge	0x0077f47f
   17074:			; <UNDEFINED> instruction: 0x46484b75
   17078:			; <UNDEFINED> instruction: 0xf85b4975
   1707c:	ldrbtmi	r2, [r9], #-3
   17080:	ldcl	7, cr15, [r6], {238}	; 0xee
   17084:	bmi	1d10e40 <_dbus_user_database_lock_system@plt+0x1d0a814>
   17088:	ldmdbmi	r3!, {r2, r9, sl, lr}^
   1708c:	stmdavs	fp!, {r3, r6, r9, sl, lr}
   17090:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   17094:	b	ffcd5054 <_dbus_user_database_lock_system@plt+0xffccea28>
   17098:	ldrtmi	lr, [r0], -r3, ror #14
   1709c:	stc2l	7, cr15, [lr, #-992]	; 0xfffffc20
   170a0:	ldrb	r4, [r2, -r3, lsl #12]!
   170a4:	strbmi	r4, [r8], -sp, ror #20
   170a8:	strcs	r4, [r0], #-2413	; 0xfffff693
   170ac:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   170b0:	b	ff955070 <_dbus_user_database_lock_system@plt+0xff94ea44>
   170b4:	stcge	7, cr14, [r7, #-340]	; 0xfffffeac
   170b8:			; <UNDEFINED> instruction: 0xf7ef4628
   170bc:	ldrtmi	lr, [r0], -r0, lsl #16
   170c0:	blx	fe8d50a8 <_dbus_user_database_lock_system@plt+0xfe8cea7c>
   170c4:	cmnle	r0, r0, lsl #16
   170c8:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
   170cc:	strtmi	r4, [r8], -r6, ror #20
   170d0:	ldrbtmi	r4, [sl], #-2406	; 0xfffff69a
   170d4:	andge	pc, r0, sp, asr #17
   170d8:			; <UNDEFINED> instruction: 0xf7ee4479
   170dc:	bmi	1951c24 <_dbus_user_database_lock_system@plt+0x194b5f8>
   170e0:	tstcs	r1, r8, ror r8
   170e4:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
   170e8:	stc2l	7, cr15, [r4, #-972]	; 0xfffffc34
   170ec:	strtmi	r4, [r8], -r9, asr #12
   170f0:	ldmda	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   170f4:			; <UNDEFINED> instruction: 0x4630e735
   170f8:	stc2	7, cr15, [r0, #-992]!	; 0xfffffc20
   170fc:	str	r4, [r6, -r3, lsl #12]!
   17100:			; <UNDEFINED> instruction: 0xf7f84630
   17104:	bllt	855b10 <_dbus_user_database_lock_system@plt+0x84f4e4>
   17108:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
   1710c:	strbmi	r6, [r8], -sp, lsr #16
   17110:	strcs	r4, [r0], #-2649	; 0xfffff5a7
   17114:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
   17118:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
   1711c:	b	febd50dc <_dbus_user_database_lock_system@plt+0xfebceab0>
   17120:	bls	d0da4 <_dbus_user_database_lock_system@plt+0xca778>
   17124:	strtmi	r4, [r9], -r3, asr #12
   17128:			; <UNDEFINED> instruction: 0xf8cd4638
   1712c:	andls	r9, r0, #4
   17130:			; <UNDEFINED> instruction: 0xf7ff4632
   17134:			; <UNDEFINED> instruction: 0x4682fd37
   17138:			; <UNDEFINED> instruction: 0xf43f2800
   1713c:	andcc	sl, ip, r2, lsl pc
   17140:	svc	0x004ef7ee
   17144:			; <UNDEFINED> instruction: 0xf43f2800
   17148:	bls	102d80 <_dbus_user_database_lock_system@plt+0xfc754>
   1714c:	andsvs	r2, r3, r1, lsl #6
   17150:	ldrtmi	lr, [r0], -r5, lsl #15
   17154:	ldc2l	7, cr15, [r2], #992	; 0x3e0
   17158:	ldrb	r4, [r7, r3, lsl #12]
   1715c:			; <UNDEFINED> instruction: 0x46504631
   17160:	blx	3d5164 <_dbus_user_database_lock_system@plt+0x3ceb38>
   17164:	cmnlt	r0, r4, lsl #12
   17168:	strtmi	r4, [r1], -r8, lsr #12
   1716c:	stmda	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17170:	stmdavs	r3, {r5, r7, fp, sp, lr}
   17174:	andvs	r3, r3, r1, lsl #22
   17178:	suble	r2, r8, r0, lsl #22
   1717c:			; <UNDEFINED> instruction: 0xf7ef4620
   17180:	bls	111208 <_dbus_user_database_lock_system@plt+0x10abdc>
   17184:	andsvs	r2, r3, r3, lsl #6
   17188:	ldrtmi	lr, [r0], -r9, ror #14
   1718c:	ldc2l	7, cr15, [r6], {248}	; 0xf8
   17190:	ldr	r4, [fp, r3, lsl #12]
   17194:	blcc	3d5b0 <_dbus_user_database_lock_system@plt+0x36f84>
   17198:	stmdaeq	r1, {r3, ip, sp, lr, pc}
   1719c:	movwcs	fp, #7960	; 0x1f18
   171a0:	b	1235dd0 <_dbus_user_database_lock_system@plt+0x122f7a4>
   171a4:			; <UNDEFINED> instruction: 0xf0220343
   171a8:	tstmi	r3, #805306368	; 0x30000000
   171ac:	blls	f3de0 <_dbus_user_database_lock_system@plt+0xed7b4>
   171b0:	andsvs	r2, sl, r4, lsl #4
   171b4:			; <UNDEFINED> instruction: 0x4628e753
   171b8:	cdp	7, 7, cr15, cr4, cr14, {7}
   171bc:	blvc	6f13d0 <_dbus_user_database_lock_system@plt+0x6eada4>
   171c0:	strble	r0, [fp, #2010]	; 0x7da
   171c4:	movweq	pc, #24584	; 0x6008	; <UNPREDICTABLE>
   171c8:	sbcle	r2, r7, r4, lsl #22
   171cc:	strbmi	r9, [r2], -r2, lsl #26
   171d0:			; <UNDEFINED> instruction: 0x46504631
   171d4:	andls	pc, r0, sp, asr #17
   171d8:			; <UNDEFINED> instruction: 0xf7ff462b
   171dc:	stmdacs	r0, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
   171e0:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {1}
   171e4:	blvc	2fd600 <_dbus_user_database_lock_system@plt+0x2f6fd4>
   171e8:			; <UNDEFINED> instruction: 0xf0139904
   171ec:	strbmi	r0, [fp], -r2, lsl #30
   171f0:	strtmi	sp, [sl], -r6
   171f4:			; <UNDEFINED> instruction: 0xf7ff4650
   171f8:	stmdacs	r0, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   171fc:	ldrt	sp, [r0], r5, lsr #3
   17200:	ldrbmi	r9, [r0], -r2, lsl #20
   17204:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   17208:	orrsle	r2, lr, r0, lsl #16
   1720c:			; <UNDEFINED> instruction: 0xf7ffe6a9
   17210:			; <UNDEFINED> instruction: 0xe7b3f9f9
   17214:	svc	0x0014f7ee
   17218:	andeq	ip, r1, r2, ror #21
   1721c:	andeq	r0, r0, ip, asr #12
   17220:	andeq	ip, r1, r0, asr #21
   17224:	andeq	r6, r0, r6, asr r9
   17228:	andeq	r6, r0, lr, asr #3
   1722c:	andeq	r6, r0, r0, ror sp
   17230:	andeq	sl, r0, r0, ror #2
   17234:	ldrdeq	r6, [r0], -r0
   17238:	andeq	ip, r1, sl, lsr sl
   1723c:	andeq	r6, r0, r4, lsr sp
   17240:	andeq	r6, r0, r0, asr #17
   17244:	strheq	sl, [r0], -lr
   17248:	ldrdeq	r6, [r0], -lr
   1724c:	andeq	r0, r0, r0, lsr r6
   17250:	andeq	r6, r0, r6, lsl #1
   17254:	andeq	r9, r0, r4, ror #30
   17258:	andeq	r6, r0, r6, ror #5
   1725c:	andeq	r9, r0, r0, ror pc
   17260:	andeq	r6, r0, sl, asr #5
   17264:	strdeq	r6, [r0], -r2
   17268:	andeq	sl, r0, r2, lsr #1
   1726c:	andeq	r6, r0, r4, lsl #13
   17270:	strdeq	fp, [r0], -r6
   17274:			; <UNDEFINED> instruction: 0x00006bb2
   17278:	strdeq	r9, [r0], -r2
   1727c:	andeq	r6, r0, r2, lsl ip
   17280:	mvnsmi	lr, sp, lsr #18
   17284:			; <UNDEFINED> instruction: 0x46064614
   17288:	ldmdavs	r2, {r0, r1, r2, r3, r9, sl, lr}^
   1728c:	tstcs	r0, r0, lsr #12
   17290:			; <UNDEFINED> instruction: 0xf7ee4698
   17294:	cmnlt	r0, #236, 24	; 0xec00
   17298:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
   1729c:	suble	r2, r2, sl, lsr sl
   172a0:	strtmi	r4, [r0], -r6, lsr #26
   172a4:			; <UNDEFINED> instruction: 0x4629447d
   172a8:	ldcl	7, cr15, [ip, #952]	; 0x3b8
   172ac:	stmdavs	r1!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   172b0:			; <UNDEFINED> instruction: 0xf7ee68b0
   172b4:			; <UNDEFINED> instruction: 0x4604ecf0
   172b8:			; <UNDEFINED> instruction: 0x4639b370
   172bc:			; <UNDEFINED> instruction: 0xf960f7ff
   172c0:	ldmib	sp, {r3, r5, r8, r9, ip, sp, pc}^
   172c4:	ldrtmi	r2, [r9], -r6, lsl #6
   172c8:			; <UNDEFINED> instruction: 0xf7ff4620
   172cc:			; <UNDEFINED> instruction: 0x4605fd57
   172d0:	strcs	fp, [r1, #-368]	; 0xfffffe90
   172d4:	andpl	pc, r0, r8, asr #17
   172d8:	pop	{r3, r5, r9, sl, lr}
   172dc:	bmi	637aa4 <_dbus_user_database_lock_system@plt+0x631478>
   172e0:	ldmdbmi	r8, {r0, r1, r3, r5, r9, sl, lr}
   172e4:	stmdals	r7, {r8, sl, sp}
   172e8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   172ec:	stmib	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   172f0:	pop	{r3, r5, r9, sl, lr}
   172f4:	bmi	537abc <_dbus_user_database_lock_system@plt+0x531490>
   172f8:	ldmdbmi	r4, {r0, r2, r9, sl, lr}
   172fc:	ldrbtmi	r9, [sl], #-2055	; 0xfffff7f9
   17300:	ldrbtmi	r6, [r9], #-2083	; 0xfffff7dd
   17304:	ldmib	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17308:	pop	{r3, r5, r9, sl, lr}
   1730c:	movwcs	r8, #12784	; 0x31f0
   17310:			; <UNDEFINED> instruction: 0xf8c82501
   17314:	strb	r3, [fp, r0]!
   17318:	movwcs	r2, #9473	; 0x2501
   1731c:			; <UNDEFINED> instruction: 0xf8c84628
   17320:	pop	{ip, sp}
   17324:	bmi	2b7aec <_dbus_user_database_lock_system@plt+0x2b14c0>
   17328:	stmdbmi	sl, {r8, sl, sp}
   1732c:	ldrbtmi	r9, [sl], #-2055	; 0xfffff7f9
   17330:			; <UNDEFINED> instruction: 0xf7ee4479
   17334:	strtmi	lr, [r8], -r4, lsr #19
   17338:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1733c:			; <UNDEFINED> instruction: 0x000065b0
   17340:	andeq	r9, r0, r0, ror pc
   17344:	andeq	r6, r0, lr, lsl #1
   17348:	strdeq	r9, [r0], -lr
   1734c:	andeq	r6, r0, r6, ror r0
   17350:	strdeq	r9, [r0], -r2
   17354:	andeq	r6, r0, r8, asr #32
   17358:	andcc	r6, r1, #131072	; 0x20000
   1735c:	ldrbmi	r6, [r0, -r2]!
   17360:	blcc	71374 <_dbus_user_database_lock_system@plt+0x6ad48>
   17364:	tstlt	r3, r3
   17368:			; <UNDEFINED> instruction: 0xf7ff4770
   1736c:	svclt	0x0000b97f
   17370:	andcc	fp, ip, r8, lsl #10
   17374:	cdp	7, 3, cr15, cr4, cr14, {7}
   17378:	stmvs	r0, {r8, ip, sp, pc}
   1737c:	svclt	0x0000bd08
   17380:			; <UNDEFINED> instruction: 0xf7ee300c
   17384:	svclt	0x0000be2b
   17388:	ldrbmi	r6, [r0, -r0, lsl #17]!
   1738c:	andcc	fp, ip, r8, lsl #10
   17390:	stc	7, cr15, [r8, #952]	; 0x3b8
   17394:	blvc	6315a8 <_dbus_user_database_lock_system@plt+0x62af7c>
   17398:	andeq	pc, r1, r0
   1739c:	svclt	0x0000bd08
   173a0:			; <UNDEFINED> instruction: 0xf7ffb508
   173a4:	stmdacc	r0, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   173a8:	andcs	fp, r1, r8, lsl pc
   173ac:	svclt	0x0000bd08
   173b0:	mvnsmi	lr, #737280	; 0xb4000
   173b4:	andcc	r4, ip, r6, lsl #12
   173b8:	ldrmi	r4, [r0], pc, lsl #12
   173bc:	ldcl	7, cr15, [r2, #-952]!	; 0xfffffc48
   173c0:	ldrdls	pc, [r8], #-143	; 0xffffff71
   173c4:			; <UNDEFINED> instruction: 0x460444f9
   173c8:	stmiavs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}
   173cc:			; <UNDEFINED> instruction: 0xf7f86898
   173d0:			; <UNDEFINED> instruction: 0x4601fbb5
   173d4:			; <UNDEFINED> instruction: 0xf7ed4638
   173d8:			; <UNDEFINED> instruction: 0x4605efde
   173dc:	stmdavs	r4!, {r3, r4, r5, r8, ip, sp, pc}^
   173e0:	addsmi	r6, ip, #15925248	; 0xf30000
   173e4:	strcs	sp, [r1, #-496]	; 0xfffffe10
   173e8:	pop	{r3, r5, r9, sl, lr}
   173ec:			; <UNDEFINED> instruction: 0x463883f8
   173f0:	svc	0x00c2f7ee
   173f4:	stmdbmi	r7, {r1, r2, r8, r9, fp, lr}
   173f8:			; <UNDEFINED> instruction: 0xf8594640
   173fc:	ldrbtmi	r2, [r9], #-3
   17400:	bl	5d53c0 <_dbus_user_database_lock_system@plt+0x5ced94>
   17404:	pop	{r3, r5, r9, sl, lr}
   17408:	svclt	0x000083f8
   1740c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   17410:	andeq	r0, r0, r0, lsr r6
   17414:	andeq	r5, r0, r6, lsl #26
   17418:	mvnsmi	lr, sp, lsr #18
   1741c:	bl	19e83c <_dbus_user_database_lock_system@plt+0x198210>
   17420:	strcc	r0, [r4], #-1217	; 0xfffffb3f
   17424:			; <UNDEFINED> instruction: 0x460fb172
   17428:			; <UNDEFINED> instruction: 0xf8564611
   1742c:			; <UNDEFINED> instruction: 0x461d0037
   17430:			; <UNDEFINED> instruction: 0xf7ee4690
   17434:			; <UNDEFINED> instruction: 0xf005ec30
   17438:	stmdacs	r0, {r0, r8, r9}
   1743c:	movwcs	fp, #3864	; 0xf18
   17440:	ldmdblt	r3, {r2, r9, sl, lr}
   17444:	pop	{r5, r9, sl, lr}
   17448:	strdcs	r8, [r4], -r0
   1744c:	ldc	7, cr15, [r4], #952	; 0x3b8
   17450:	stmdacs	r0, {r2, r9, sl, lr}
   17454:			; <UNDEFINED> instruction: 0x4640d0f6
   17458:	bl	1dd5418 <_dbus_user_database_lock_system@plt+0x1dcedec>
   1745c:	orrlt	r4, r0, r5, lsl #12
   17460:	eorseq	pc, r7, r6, asr r8	; <UNPREDICTABLE>
   17464:	strtmi	r4, [r9], -r2, lsr #12
   17468:	cdp	7, 4, cr15, cr14, cr14, {7}
   1746c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17470:	strtmi	sp, [r0], -r8, ror #3
   17474:			; <UNDEFINED> instruction: 0xf7ed461c
   17478:	qsub8mi	lr, r8, r8
   1747c:	svc	0x00f4f7ed
   17480:	strtmi	lr, [r0], -r0, ror #15
   17484:			; <UNDEFINED> instruction: 0xf7ed462c
   17488:			; <UNDEFINED> instruction: 0xe7dbeff0
   1748c:	blmi	5a9ce8 <_dbus_user_database_lock_system@plt+0x5a36bc>
   17490:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   17494:	strmi	fp, [r6], -r8, lsl #1
   17498:	tstls	r1, r3, lsl #24
   1749c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   174a0:			; <UNDEFINED> instruction: 0xf04f9307
   174a4:			; <UNDEFINED> instruction: 0xf7f80300
   174a8:	stmdbls	r1, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   174ac:	strtmi	r4, [r0], -r5, lsl #12
   174b0:	bl	655470 <_dbus_user_database_lock_system@plt+0x64ee44>
   174b4:	strtmi	r4, [r8], -r1, lsr #12
   174b8:			; <UNDEFINED> instruction: 0xf9e2f7ff
   174bc:			; <UNDEFINED> instruction: 0xf7ffb128
   174c0:	bne	c57224 <_dbus_user_database_lock_system@plt+0xc50bf8>
   174c4:			; <UNDEFINED> instruction: 0xf080fab0
   174c8:	bmi	2199d0 <_dbus_user_database_lock_system@plt+0x2133a4>
   174cc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   174d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   174d4:	subsmi	r9, sl, r7, lsl #22
   174d8:	andlt	sp, r8, r1, lsl #2
   174dc:			; <UNDEFINED> instruction: 0xf7eebd70
   174e0:	svclt	0x0000edb0
   174e4:	andeq	ip, r1, lr, lsl #10
   174e8:	andeq	r0, r0, ip, asr #12
   174ec:	ldrdeq	ip, [r1], -r2
   174f0:	mvnsmi	lr, sp, lsr #18
   174f4:			; <UNDEFINED> instruction: 0x460a4615
   174f8:			; <UNDEFINED> instruction: 0x4606491b
   174fc:			; <UNDEFINED> instruction: 0xf7ee4479
   17500:	cmnlt	r8, #124, 26	; 0x1f00
   17504:	tstlt	r3, #2818048	; 0x2b0000
   17508:			; <UNDEFINED> instruction: 0xf8df4f18
   1750c:	ldrbtmi	r8, [pc], #-100	; 17514 <_dbus_user_database_lock_system@plt+0x10ee8>
   17510:	strd	r4, [fp], -r8
   17514:	ldcl	7, cr15, [r0, #-952]!	; 0xfffffc48
   17518:	strmi	r4, [r3], -r1, asr #12
   1751c:	mvnslt	r4, r0, lsr r6
   17520:	stcl	7, cr15, [sl, #-952]!	; 0xfffffc48
   17524:	stmdavc	r3!, {r5, r6, r7, r8, ip, sp, pc}^
   17528:	orrlt	r1, r3, r5, ror #24
   1752c:	strtmi	r2, [r8], -r7, lsr #2
   17530:	ldm	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17534:	ldrtmi	r4, [r9], -fp, lsr #12
   17538:	ldrtmi	r4, [r0], -r4, lsl #12
   1753c:			; <UNDEFINED> instruction: 0x2c001b62
   17540:	stmdbmi	ip, {r3, r5, r6, r7, r8, ip, lr, pc}
   17544:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   17548:	ldcl	7, cr15, [r6, #-952]	; 0xfffffc48
   1754c:	ldrtmi	fp, [r0], -r0, asr #2
   17550:			; <UNDEFINED> instruction: 0xf7ee2127
   17554:	stmdacc	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
   17558:	andcs	fp, r1, r8, lsl pc
   1755c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17560:	ldmfd	sp!, {sp}
   17564:	svclt	0x000081f0
   17568:	muleq	r0, ip, sp
   1756c:	muleq	r0, r2, sp
   17570:	muleq	r0, r8, sp
   17574:	muleq	r0, r6, r0
   17578:	blmi	fe4a9fc4 <_dbus_user_database_lock_system@plt+0xfe4a3998>
   1757c:	ldrbmi	lr, [r0, sp, lsr #18]!
   17580:	addlt	r4, r6, sl, ror r4
   17584:	cfmadd32ge	mvax0, mvfx4, mvfx1, mvfx4
   17588:			; <UNDEFINED> instruction: 0x463058d3
   1758c:	movwls	r6, #22555	; 0x581b
   17590:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17594:	cdp	7, 4, cr15, cr6, cr14, {7}
   17598:			; <UNDEFINED> instruction: 0xf0002800
   1759c:	stmiavs	r3!, {r3, r6, r7, pc}
   175a0:			; <UNDEFINED> instruction: 0xf10007da
   175a4:	ldreq	r8, [pc, ip, ror #1]
   175a8:	blls	cca00 <_dbus_user_database_lock_system@plt+0xc63d4>
   175ac:	vstrle	d2, [r7, #-0]
   175b0:	ldrtmi	r4, [r0], -r5, lsl #19
   175b4:			; <UNDEFINED> instruction: 0xf7ee4479
   175b8:	stmdacs	r0, {r1, r2, r5, r8, fp, sp, lr, pc}
   175bc:	sbcshi	pc, sl, r0
   175c0:	ldrtmi	r4, [r0], -r2, lsl #19
   175c4:	ldrbtmi	r6, [r9], #-2338	; 0xfffff6de
   175c8:			; <UNDEFINED> instruction: 0xff92f7ff
   175cc:			; <UNDEFINED> instruction: 0xf0002800
   175d0:	stmiavs	r3!, {r0, r4, r6, r7, pc}
   175d4:	ldrle	r0, [r4, #-1885]	; 0xfffff8a3
   175d8:	blcs	3e1e8 <_dbus_user_database_lock_system@plt+0x37bbc>
   175dc:	ldmdbmi	ip!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
   175e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   175e4:	stmdb	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   175e8:			; <UNDEFINED> instruction: 0xf0002800
   175ec:	ldmdbmi	r9!, {r0, r1, r6, r7, pc}^
   175f0:	stmdbvs	r2!, {r4, r5, r9, sl, lr}^
   175f4:			; <UNDEFINED> instruction: 0xf7ff4479
   175f8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   175fc:	adcshi	pc, sl, r0
   17600:	ldreq	r6, [r8], r3, lsr #17
   17604:	blls	cca5c <_dbus_user_database_lock_system@plt+0xc6430>
   17608:	vstrle	d2, [r7, #-0]
   1760c:			; <UNDEFINED> instruction: 0x46304972
   17610:			; <UNDEFINED> instruction: 0xf7ee4479
   17614:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   17618:	adchi	pc, ip, r0
   1761c:	ldrtmi	r4, [r0], -pc, ror #18
   17620:	ldrbtmi	r6, [r9], #-2594	; 0xfffff5de
   17624:			; <UNDEFINED> instruction: 0xff64f7ff
   17628:			; <UNDEFINED> instruction: 0xf0002800
   1762c:	stmiavs	r3!, {r0, r1, r5, r7, pc}
   17630:			; <UNDEFINED> instruction: 0xf1000619
   17634:	ldreq	r8, [sl, -r7, lsl #1]
   17638:	blls	cca90 <_dbus_user_database_lock_system@plt+0xc6464>
   1763c:	vstrle	d2, [r7, #-0]
   17640:	ldrtmi	r4, [r0], -r7, ror #18
   17644:			; <UNDEFINED> instruction: 0xf7ee4479
   17648:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
   1764c:	addshi	pc, r2, r0
   17650:	ldrtmi	r4, [r0], -r4, ror #18
   17654:	ldrbtmi	r6, [r9], #-2466	; 0xfffff65e
   17658:			; <UNDEFINED> instruction: 0xff4af7ff
   1765c:			; <UNDEFINED> instruction: 0xf0002800
   17660:	stmiavs	r3!, {r0, r3, r7, pc}
   17664:	ldrle	r0, [r2, #-1759]	; 0xfffff921
   17668:	blcs	3e278 <_dbus_user_database_lock_system@plt+0x37c4c>
   1766c:	ldmdbmi	lr, {r1, r2, r8, sl, fp, ip, lr, pc}^
   17670:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   17674:	stmia	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17678:	rsbsle	r2, fp, r0, lsl #16
   1767c:			; <UNDEFINED> instruction: 0x4630495b
   17680:	ldrbtmi	r6, [r9], #-2530	; 0xfffff61e
   17684:			; <UNDEFINED> instruction: 0xff34f7ff
   17688:	rsbsle	r2, r3, r0, lsl #16
   1768c:	ldrbeq	r6, [sp, #2211]	; 0x8a3
   17690:	blls	ccacc <_dbus_user_database_lock_system@plt+0xc64a0>
   17694:	vqrdmulh.s<illegal width 8>	d2, d0, d0
   17698:	bmi	15778a8 <_dbus_user_database_lock_system@plt+0x157127c>
   1769c:	ldmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}^
   176a0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   176a4:			; <UNDEFINED> instruction: 0xff24f7ff
   176a8:	rsble	r2, r3, r0, lsl #16
   176ac:	ldrbeq	r6, [r9], -r3, lsr #17
   176b0:	bvs	ff8ccb88 <_dbus_user_database_lock_system@plt+0xff8c655c>
   176b4:	vldmdble	r1!, {s4-s3}
   176b8:	teqge	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   176bc:			; <UNDEFINED> instruction: 0xf8df2500
   176c0:			; <UNDEFINED> instruction: 0xf8df813c
   176c4:	ldrbtmi	r9, [sl], #316	; 0x13c
   176c8:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   176cc:	blmi	138f724 <_dbus_user_database_lock_system@plt+0x13890f8>
   176d0:			; <UNDEFINED> instruction: 0x462a447b
   176d4:	ldrtmi	r4, [r0], -r1, asr #12
   176d8:	stc	7, cr15, [lr], {238}	; 0xee
   176dc:	suble	r2, r9, r0, lsl #16
   176e0:	strbmi	r6, [r9], -r3, lsr #21
   176e4:	ldmibpl	sl, {r4, r5, r9, sl, lr}^
   176e8:			; <UNDEFINED> instruction: 0xff02f7ff
   176ec:	suble	r2, r1, r0, lsl #16
   176f0:	strcc	r6, [r1, #-2786]	; 0xfffff51e
   176f4:	lfmle	f4, 4, [r1, #-680]	; 0xfffffd58
   176f8:	adceq	r6, pc, r3, lsr #21
   176fc:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   17700:	rscsle	r2, r6, r0, lsl #22
   17704:	blcs	3e314 <_dbus_user_database_lock_system@plt+0x37ce8>
   17708:	bvs	190e7c8 <_dbus_user_database_lock_system@plt+0x190819c>
   1770c:			; <UNDEFINED> instruction: 0x011a59db
   17710:	ldrsbeq	sp, [fp, #-77]	; 0xffffffb3
   17714:	blmi	f4c81c <_dbus_user_database_lock_system@plt+0xf461f0>
   17718:			; <UNDEFINED> instruction: 0xe7da447b
   1771c:	ldrtmi	r4, [r0], -r9, ror #12
   17720:	cdp	7, 5, cr15, cr12, cr13, {7}
   17724:			; <UNDEFINED> instruction: 0x4630b330
   17728:	svc	0x0016f7ed
   1772c:	bmi	dfd734 <_dbus_user_database_lock_system@plt+0xdf7108>
   17730:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   17734:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17738:	subsmi	r9, sl, r5, lsl #22
   1773c:	andlt	sp, r6, sp, lsr r1
   17740:			; <UNDEFINED> instruction: 0x87f0e8bd
   17744:	blcs	3e354 <_dbus_user_database_lock_system@plt+0x37d28>
   17748:	ldmdbmi	r1!, {r0, r2, r8, sl, fp, ip, lr, pc}
   1774c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   17750:	ldmda	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17754:	stmdbmi	pc!, {r4, r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   17758:	bvs	8a9020 <_dbus_user_database_lock_system@plt+0x8a29f4>
   1775c:			; <UNDEFINED> instruction: 0xf7ff4479
   17760:	teqlt	r8, r7, asr #29	; <UNPREDICTABLE>
   17764:	strb	r6, [r6, -r3, lsr #17]!
   17768:			; <UNDEFINED> instruction: 0x46304651
   1776c:	stmda	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17770:	bicle	r2, sl, r0, lsl #16
   17774:			; <UNDEFINED> instruction: 0xf7ed4630
   17778:	strdcs	lr, [r0], -r0
   1777c:	stmiavs	r0!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   17780:	cdp	7, 10, cr15, cr2, cr13, {7}
   17784:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   17788:	ldrtmi	r4, [r0], -r2, lsl #12
   1778c:	mrc2	7, 5, pc, cr0, cr15, {7}
   17790:	rscle	r2, pc, r0, lsl #16
   17794:	str	r6, [r6, -r3, lsr #17]
   17798:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   1779c:	stmdbmi	r0!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   177a0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   177a4:	stmda	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   177a8:	rscle	r2, r3, r0, lsl #16
   177ac:	bmi	771a40 <_dbus_user_database_lock_system@plt+0x76b414>
   177b0:	ldrbtmi	r0, [sl], #-1496	; 0xfffffa28
   177b4:	svcge	0x0073f57f
   177b8:			; <UNDEFINED> instruction: 0xf7eee76f
   177bc:	svclt	0x0000ec42
   177c0:	andeq	ip, r1, r0, lsr #8
   177c4:	andeq	r0, r0, ip, asr #12
   177c8:	strdeq	r9, [r0], -ip
   177cc:	andeq	r6, r0, r2, lsr #31
   177d0:	andeq	r9, r0, lr, asr #25
   177d4:	andeq	r6, r0, r4, ror #30
   177d8:	andeq	r9, r0, r0, lsr #25
   177dc:	andeq	r6, r0, r6, lsl #30
   177e0:	andeq	r9, r0, ip, ror #24
   177e4:	andeq	r6, r0, r2, ror #29
   177e8:	andeq	r9, r0, lr, lsr ip
   177ec:	andeq	r9, r0, r2, asr #24
   177f0:	strdeq	r7, [r0], -r4
   177f4:	andeq	r6, r0, r2, lsr r8
   177f8:	andeq	r9, r0, sl, ror #23
   177fc:	andeq	r9, r0, r8, lsl #24
   17800:	ldrdeq	r9, [r0], -lr
   17804:	andeq	r6, r0, r8, asr lr
   17808:	muleq	r0, r0, r1
   1780c:	andeq	ip, r1, lr, ror #4
   17810:	andeq	r9, r0, r2, ror #22
   17814:	andeq	r9, r0, r8, asr fp
   17818:	muleq	r0, r2, sp
   1781c:	andeq	r9, r0, r2, asr #28
   17820:	andeq	r9, r0, lr, lsl #22
   17824:	andeq	r7, r0, r6, ror #1
   17828:			; <UNDEFINED> instruction: 0x4605b538
   1782c:			; <UNDEFINED> instruction: 0xf7ed6900
   17830:	stmdbvs	r8!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
   17834:	cdp	7, 1, cr15, cr8, cr13, {7}
   17838:			; <UNDEFINED> instruction: 0xf7ed69a8
   1783c:	stmibvs	r8!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}^
   17840:	cdp	7, 1, cr15, cr2, cr13, {7}
   17844:			; <UNDEFINED> instruction: 0xf7ed6a28
   17848:	bvs	1a53090 <_dbus_user_database_lock_system@plt+0x1a4ca64>
   1784c:	cdp	7, 0, cr15, cr12, cr13, {7}
   17850:	orrlt	r6, r3, fp, lsr #21
   17854:	bcs	32404 <_dbus_user_database_lock_system@plt+0x2bdd8>
   17858:	strcs	sp, [r0], #-3338	; 0xfffff2f6
   1785c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   17860:	tstlt	r8, r1, lsl #8
   17864:	cdp	7, 0, cr15, cr0, cr13, {7}
   17868:	andcc	lr, sl, #3489792	; 0x354000
   1786c:	blle	ffd682c4 <_dbus_user_database_lock_system@plt+0xffd61c98>
   17870:			; <UNDEFINED> instruction: 0xf7ed4618
   17874:			; <UNDEFINED> instruction: 0x4628edfa
   17878:	ldrhtmi	lr, [r8], -sp
   1787c:	ldcllt	7, cr15, [r2, #948]!	; 0x3b4
   17880:	biclt	r6, r3, r3, lsl #16
   17884:			; <UNDEFINED> instruction: 0x4604b510
   17888:	stmdavs	r1!, {r0, r2, sp, lr, pc}
   1788c:			; <UNDEFINED> instruction: 0xf7ee4620
   17890:	stmdavs	r3!, {r2, fp, sp, lr, pc}
   17894:	ldmvs	r8, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
   17898:	blcc	718ac <_dbus_user_database_lock_system@plt+0x6b280>
   1789c:	blcs	2f8b0 <_dbus_user_database_lock_system@plt+0x29284>
   178a0:			; <UNDEFINED> instruction: 0xf7ffd1f3
   178a4:	stmdavs	r1!, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   178a8:			; <UNDEFINED> instruction: 0xf7ed4620
   178ac:	stmdavs	r3!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   178b0:	mvnsle	r2, r0, lsl #22
   178b4:			; <UNDEFINED> instruction: 0x4770bd10
   178b8:			; <UNDEFINED> instruction: 0x460db570
   178bc:	strmi	r6, [r6], -ip, lsl #17
   178c0:	stmdavs	r0!, {r0, r5, r9, sl, lr}^
   178c4:			; <UNDEFINED> instruction: 0xff66f7f7
   178c8:	ldrtmi	r4, [r0], -r9, lsr #12
   178cc:	svc	0x00e4f7ed
   178d0:	blcc	71964 <_dbus_user_database_lock_system@plt+0x6b338>
   178d4:	tstlt	r3, r3, lsr #32
   178d8:			; <UNDEFINED> instruction: 0x4620bd70
   178dc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   178e0:	svclt	0x0000e7a2
   178e4:	ldrbmi	lr, [r0, sp, lsr #18]!
   178e8:	strmi	r4, [r7], -r8, lsl #13
   178ec:	b	ff6d58ac <_dbus_user_database_lock_system@plt+0xff6cf280>
   178f0:	strmi	fp, [r6], -r0, asr #3
   178f4:	strmi	lr, [r1, #-2518]	; 0xfffff62a
   178f8:	addsmi	r6, r4, #3801088	; 0x3a0000
   178fc:	eorsle	r6, r2, fp, ror #16
   17900:	mlale	r8, r8, r5, r4
   17904:	ldreq	r6, [sl, -fp, lsr #17]
   17908:	stmibvs	sl!, {r0, r1, r8, sl, ip, lr, pc}
   1790c:	bcs	eb595c <_dbus_user_database_lock_system@plt+0xeaf330>
   17910:	ldrbeq	sp, [fp], sl
   17914:	stmibvs	fp!, {r0, r1, r8, sl, ip, lr, pc}^
   17918:	blcs	eb598c <_dbus_user_database_lock_system@plt+0xeaf360>
   1791c:	strtmi	sp, [r6], -r4
   17920:	mvnle	r2, r0, lsl #24
   17924:			; <UNDEFINED> instruction: 0x87f0e8bd
   17928:			; <UNDEFINED> instruction: 0xf7f84640
   1792c:			; <UNDEFINED> instruction: 0xf8d5f907
   17930:			; <UNDEFINED> instruction: 0xf01aa008
   17934:	strmi	r0, [r1], r8, lsl #30
   17938:	strmi	sp, [r1], -r4
   1793c:			; <UNDEFINED> instruction: 0xf7ee69a8
   17940:	cmplt	r0, r6, lsl #28
   17944:	svceq	0x0010f01a
   17948:	stmibvs	r8!, {r0, r3, r5, r6, r7, ip, lr, pc}^
   1794c:			; <UNDEFINED> instruction: 0xf7ee4649
   17950:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   17954:	ldrtmi	sp, [r1], -r3, ror #3
   17958:			; <UNDEFINED> instruction: 0xf7ff4638
   1795c:	strtmi	pc, [r6], -sp, lsr #31
   17960:	bicle	r2, r7, r0, lsl #24
   17964:	ldrmi	lr, [r8, #2014]	; 0x7de
   17968:	strcs	sp, [r0], #-1
   1796c:	ldrtmi	lr, [r1], -sl, asr #15
   17970:	pop	{r3, r4, r5, r9, sl, lr}
   17974:			; <UNDEFINED> instruction: 0xe79f47f0
   17978:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   1797c:			; <UNDEFINED> instruction: 0xf7ff4604
   17980:	qsub16mi	pc, r0, pc	; <UNPREDICTABLE>
   17984:			; <UNDEFINED> instruction: 0x4010e8bd
   17988:	stcllt	7, cr15, [ip, #-948]!	; 0xfffffc4c
   1798c:	svclt	0x00004770
   17990:	svcmi	0x00f0e92d
   17994:	blhi	152e50 <_dbus_user_database_lock_system@plt+0x14c824>
   17998:	bcc	4531c0 <_dbus_user_database_lock_system@plt+0x44cb94>
   1799c:	addslt	r4, r7, r9, lsr #23
   179a0:	andne	lr, r3, #3358720	; 0x334000
   179a4:	ldrbtmi	r4, [sl], #-2728	; 0xfffff558
   179a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   179ac:			; <UNDEFINED> instruction: 0xf04f9315
   179b0:	blls	9185b8 <_dbus_user_database_lock_system@plt+0x911f8c>
   179b4:	cdp	0, 0, cr9, cr9, cr1, {0}
   179b8:			; <UNDEFINED> instruction: 0xf7ee3a90
   179bc:	blmi	fe912394 <_dbus_user_database_lock_system@plt+0xfe90bd68>
   179c0:	mcr	4, 0, r4, cr9, cr11, {3}
   179c4:			; <UNDEFINED> instruction: 0x46063a10
   179c8:	eorsle	r2, r7, r0, lsl #28
   179cc:	stmiavs	r3!, {r2, r4, r5, r7, fp, sp, lr}
   179d0:	streq	pc, [r3, #-35]	; 0xffffffdd
   179d4:			; <UNDEFINED> instruction: 0xf100075b
   179d8:	streq	r8, [pc, -r0, ror #1]!
   179dc:	blls	10ce04 <_dbus_user_database_lock_system@plt+0x1067d8>
   179e0:	blcs	3206c <_dbus_user_database_lock_system@plt+0x2ba40>
   179e4:	rschi	pc, r7, r0
   179e8:			; <UNDEFINED> instruction: 0xf7ff9803
   179ec:	movwlt	pc, #3407	; 0xd4f	; <UNPREDICTABLE>
   179f0:	vst1.64	{d0-d2}, [r5 :128], r8
   179f4:	ldrle	r7, [r0, #-1920]!	; 0xfffff880
   179f8:	beq	453260 <_dbus_user_database_lock_system@plt+0x44cc34>
   179fc:	stc	7, cr15, [r0, #-952]!	; 0xfffffc48
   17a00:	svclt	0x00182f00
   17a04:	andsle	r2, r4, r0, lsl #16
   17a08:	blcs	3e620 <_dbus_user_database_lock_system@plt+0x37ff4>
   17a0c:	sbcshi	pc, ip, r0
   17a10:	stmdals	r4, {r0, r5, r6, r7, r8, fp, sp, lr}
   17a14:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   17a18:	ssateq	fp, #10, r8, asr #2
   17a1c:	strteq	sp, [sl], -fp, lsr #8
   17a20:			; <UNDEFINED> instruction: 0x066bd436
   17a24:	stmdavs	r0!, {r0, r1, r4, r6, sl, ip, lr, pc}^
   17a28:	stc2	7, cr15, [r4, #988]	; 0x3dc
   17a2c:			; <UNDEFINED> instruction: 0xf0402800
   17a30:	blls	77ce4 <_dbus_user_database_lock_system@plt+0x716b8>
   17a34:	ldmdavs	fp, {r1, r2, r4, r5, r6, fp, sp, lr}
   17a38:			; <UNDEFINED> instruction: 0xd1c5429e
   17a3c:	bmi	fe11fa48 <_dbus_user_database_lock_system@plt+0xfe11941c>
   17a40:	ldrbtmi	r4, [sl], #-2944	; 0xfffff480
   17a44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17a48:	subsmi	r9, sl, r5, lsl fp
   17a4c:	rscshi	pc, r7, r0, asr #32
   17a50:	ldc	0, cr11, [sp], #92	; 0x5c
   17a54:	pop	{r2, r8, r9, fp, pc}
   17a58:	mrc	15, 0, r8, cr8, cr0, {7}
   17a5c:			; <UNDEFINED> instruction: 0xf7ee0a10
   17a60:	svccc	0x0000ecf0
   17a64:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   17a68:	svclt	0x00082800
   17a6c:	svccs	0x00002701
   17a70:	ssateq	sp, #10, pc, asr #1	; <UNPREDICTABLE>
   17a74:	mrc	5, 0, sp, cr8, cr3, {6}
   17a78:			; <UNDEFINED> instruction: 0xf7ee0a10
   17a7c:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
   17a80:	bvs	88bde4 <_dbus_user_database_lock_system@plt+0x8857b8>
   17a84:	stcl	7, cr15, [r2, #-952]!	; 0xfffffc48
   17a88:	bicsle	r2, r2, r0, lsl #16
   17a8c:	strble	r0, [r8, #1578]	; 0x62a
   17a90:	beq	4532f8 <_dbus_user_database_lock_system@plt+0x44cccc>
   17a94:	ldmdb	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17a98:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   17a9c:	bvs	88bdc8 <_dbus_user_database_lock_system@plt+0x88579c>
   17aa0:	tstls	r2, r8, lsl #12
   17aa4:	ldm	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17aa8:	strmi	r9, [r0], r2, lsl #18
   17aac:	ldrtmi	r4, [r8], -r2, lsl #12
   17ab0:	ldcl	7, cr15, [r2], {238}	; 0xee
   17ab4:			; <UNDEFINED> instruction: 0xd1bc2800
   17ab8:	svceq	0x0001f1b8
   17abc:			; <UNDEFINED> instruction: 0xf817d9b1
   17ac0:	blcs	be3ae8 <_dbus_user_database_lock_system@plt+0xbdd4bc>
   17ac4:	blcs	4772c <_dbus_user_database_lock_system@plt+0x41100>
   17ac8:			; <UNDEFINED> instruction: 0x066bd1b3
   17acc:			; <UNDEFINED> instruction: 0xf10dd5ab
   17ad0:			; <UNDEFINED> instruction: 0xee180a1c
   17ad4:			; <UNDEFINED> instruction: 0x46510a10
   17ad8:	cdp	7, 3, cr15, cr8, cr13, {7}
   17adc:	blcs	32670 <_dbus_user_database_lock_system@plt+0x2c044>
   17ae0:	blge	1cf16c <_dbus_user_database_lock_system@plt+0x1c8b40>
   17ae4:	strls	r2, [r5], -r0, lsl #14
   17ae8:	bcc	fe453310 <_dbus_user_database_lock_system@plt+0xfe44cce4>
   17aec:	ldrbmi	r6, [r0], -r2, lsr #21
   17af0:			; <UNDEFINED> instruction: 0xf8526a63
   17af4:			; <UNDEFINED> instruction: 0xf8536027
   17af8:			; <UNDEFINED> instruction: 0xf7ee9027
   17afc:	strmi	lr, [r5], -r8, asr #22
   17b00:	ldmdacs	r3!, {r1, r2, r3, r5, r7, r8, r9, ip, sp, pc}^
   17b04:	stmdavs	r0, {r0, r3, r5, ip, sp, lr, pc}^
   17b08:	andvs	pc, r0, #9
   17b0c:			; <UNDEFINED> instruction: 0xf1b0d064
   17b10:	svclt	0x0018036f
   17b14:	bcs	20720 <_dbus_user_database_lock_system@plt+0x1a0f4>
   17b18:	sadd16mi	fp, sl, r4
   17b1c:	bcs	20328 <_dbus_user_database_lock_system@plt+0x19cfc>
   17b20:	addhi	pc, fp, r0, asr #32
   17b24:	bne	fe45338c <_dbus_user_database_lock_system@plt+0xfe44cd60>
   17b28:	andls	r4, r6, #80, 12	; 0x5000000
   17b2c:	svc	0x00b0f7ed
   17b30:			; <UNDEFINED> instruction: 0xb018f8dd
   17b34:			; <UNDEFINED> instruction: 0xf7ee4658
   17b38:	strmi	lr, [r1], -r8, lsl #17
   17b3c:	cfstr32le	mvfx4, [r4, #-544]	; 0xfffffde0
   17b40:			; <UNDEFINED> instruction: 0xf8104458
   17b44:	blcs	be6b50 <_dbus_user_database_lock_system@plt+0xbe0524>
   17b48:	strmi	sp, [r8, #375]	; 0x177
   17b4c:	bl	1ce368 <_dbus_user_database_lock_system@plt+0x1c7d3c>
   17b50:			; <UNDEFINED> instruction: 0xf8130308
   17b54:	blcs	be6b60 <_dbus_user_database_lock_system@plt+0xbe0534>
   17b58:	strmi	sp, [r8, #367]	; 0x16f
   17b5c:	ldrbmi	r4, [r8], -r2, asr #12
   17b60:	strmi	fp, [sl], -r8, lsr #31
   17b64:			; <UNDEFINED> instruction: 0xf7ed4631
   17b68:	stmdacs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
   17b6c:	stfcsd	f5, [r0, #-404]	; 0xfffffe6c
   17b70:	bvs	ff90c0d0 <_dbus_user_database_lock_system@plt+0xff905aa4>
   17b74:	addsmi	r3, pc, #262144	; 0x40000
   17b78:	stmdavs	r0!, {r3, r4, r5, r7, r8, r9, fp, ip, lr, pc}^
   17b7c:			; <UNDEFINED> instruction: 0xf7f79e05
   17b80:	stmdacs	r0, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   17b84:	svcge	0x0055f43f
   17b88:	beq	fe4533f4 <_dbus_user_database_lock_system@plt+0xfe44cdc8>
   17b8c:			; <UNDEFINED> instruction: 0xf7ed6861
   17b90:	stmdacs	r0, {r1, sl, fp, sp, lr, pc}
   17b94:	svcge	0x004df47f
   17b98:	mrc	7, 0, lr, cr8, cr1, {2}
   17b9c:			; <UNDEFINED> instruction: 0xf7ed0a10
   17ba0:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   17ba4:	svcge	0x0045f43f
   17ba8:			; <UNDEFINED> instruction: 0xf7ee6961
   17bac:	stmdacs	r0, {r4, r6, r7, sl, fp, sp, lr, pc}
   17bb0:	svcge	0x0013f43f
   17bb4:			; <UNDEFINED> instruction: 0x4608e73d
   17bb8:	bne	453424 <_dbus_user_database_lock_system@plt+0x44cdf8>
   17bbc:	stcl	7, cr15, [r6], {238}	; 0xee
   17bc0:			; <UNDEFINED> instruction: 0xf43f2800
   17bc4:			; <UNDEFINED> instruction: 0xe734af15
   17bc8:	stmibvs	r0!, {r0, r9, sl, lr}^
   17bcc:	ldc	7, cr15, [lr], #952	; 0x3b8
   17bd0:			; <UNDEFINED> instruction: 0xf43f2800
   17bd4:	str	sl, [ip, -r2, lsr #30]!
   17bd8:	bne	fe453440 <_dbus_user_database_lock_system@plt+0xfe44ce14>
   17bdc:	movwcs	r4, #1616	; 0x650
   17be0:	movwls	r9, #25090	; 0x6202
   17be4:	svc	0x0054f7ed
   17be8:			; <UNDEFINED> instruction: 0xb018f8dd
   17bec:			; <UNDEFINED> instruction: 0xf7ee4658
   17bf0:	bls	d1ca8 <_dbus_user_database_lock_system@plt+0xcb67c>
   17bf4:	bcs	29400 <_dbus_user_database_lock_system@plt+0x22dd4>
   17bf8:			; <UNDEFINED> instruction: 0xf019d1a0
   17bfc:	andsle	r6, r3, r0, lsl #31
   17c00:	andls	r4, r2, r0, lsl #11
   17c04:			; <UNDEFINED> instruction: 0x4630dc19
   17c08:	ldrbmi	r4, [r9], -r2, asr #12
   17c0c:	mrrc	7, 14, pc, r6, cr13	; <UNPREDICTABLE>
   17c10:	blls	c6278 <_dbus_user_database_lock_system@plt+0xbfc4c>
   17c14:	ble	e927c <_dbus_user_database_lock_system@plt+0xe2c50>
   17c18:	andcc	pc, r8, fp, lsl r8	; <UNPREDICTABLE>
   17c1c:	tstle	ip, lr, lsr #22
   17c20:			; <UNDEFINED> instruction: 0xf7ee4650
   17c24:			; <UNDEFINED> instruction: 0xe7a4e830
   17c28:	smlabble	r6, r0, r5, r4
   17c2c:	ldrbmi	r4, [r9], -r2, asr #12
   17c30:			; <UNDEFINED> instruction: 0xf7ed4630
   17c34:	stmdacs	r0, {r2, r6, sl, fp, sp, lr, pc}
   17c38:	mcrls	0, 0, sp, cr5, cr2, {7}
   17c3c:			; <UNDEFINED> instruction: 0xf7eee6f9
   17c40:	svclt	0x0000ea00
   17c44:	andeq	r0, r0, ip, asr #12
   17c48:	strdeq	fp, [r1], -sl
   17c4c:	muleq	r0, r4, lr
   17c50:	andeq	fp, r1, lr, asr pc
   17c54:			; <UNDEFINED> instruction: 0x4604b510
   17c58:			; <UNDEFINED> instruction: 0xf7ee2030
   17c5c:	tstlt	r0, lr, lsr #17
   17c60:	subvs	r2, r4, r1, lsl #6
   17c64:	ldclt	0, cr6, [r0, #-12]
   17c68:	andcc	r6, r1, #131072	; 0x20000
   17c6c:	ldrbmi	r6, [r0, -r2]!
   17c70:	blcc	71c84 <_dbus_user_database_lock_system@plt+0x6b658>
   17c74:	tstlt	r3, r3
   17c78:	ldrb	r4, [r5, #1904]	; 0x770
   17c7c:	andcs	r4, r1, r3, lsl #12
   17c80:	smullsvs	r6, r9, sl, r8
   17c84:	addsvs	r4, sl, r2, lsl #6
   17c88:	svclt	0x00004770
   17c8c:			; <UNDEFINED> instruction: 0x4605b538
   17c90:			; <UNDEFINED> instruction: 0xf7ed4608
   17c94:			; <UNDEFINED> instruction: 0x4604ef5a
   17c98:	stmiavs	fp!, {r6, r8, ip, sp, pc}
   17c9c:			; <UNDEFINED> instruction: 0xf0436928
   17ca0:	adcvs	r0, fp, r2, lsl #6
   17ca4:	bl	ff855c60 <_dbus_user_database_lock_system@plt+0xff84f634>
   17ca8:			; <UNDEFINED> instruction: 0x612c2001
   17cac:	svclt	0x0000bd38
   17cb0:			; <UNDEFINED> instruction: 0x4605b538
   17cb4:			; <UNDEFINED> instruction: 0xf7ed4608
   17cb8:	strmi	lr, [r4], -r8, asr #30
   17cbc:	stmiavs	fp!, {r6, r8, ip, sp, pc}
   17cc0:			; <UNDEFINED> instruction: 0xf0436968
   17cc4:	adcvs	r0, fp, r4, lsl #6
   17cc8:	bl	ff3d5c84 <_dbus_user_database_lock_system@plt+0xff3cf658>
   17ccc:	cmnvs	ip, r1
   17cd0:	svclt	0x0000bd38
   17cd4:			; <UNDEFINED> instruction: 0x4605b538
   17cd8:			; <UNDEFINED> instruction: 0xf7ed4608
   17cdc:			; <UNDEFINED> instruction: 0x4604ef36
   17ce0:	stmiavs	fp!, {r6, r8, ip, sp, pc}
   17ce4:			; <UNDEFINED> instruction: 0xf04369a8
   17ce8:	adcvs	r0, fp, r8, lsl #6
   17cec:	bl	fef55ca8 <_dbus_user_database_lock_system@plt+0xfef4f67c>
   17cf0:			; <UNDEFINED> instruction: 0x61ac2001
   17cf4:	svclt	0x0000bd38
   17cf8:			; <UNDEFINED> instruction: 0x4605b538
   17cfc:			; <UNDEFINED> instruction: 0xf7ed4608
   17d00:	strmi	lr, [r4], -r4, lsr #30
   17d04:	stmiavs	fp!, {r6, r8, ip, sp, pc}
   17d08:			; <UNDEFINED> instruction: 0xf04369e8
   17d0c:	adcvs	r0, fp, r0, lsl r3
   17d10:	bl	fead5ccc <_dbus_user_database_lock_system@plt+0xfeacf6a0>
   17d14:	mvnvs	r2, r1
   17d18:	svclt	0x0000bd38
   17d1c:	tstlt	r9, r3, lsl #17
   17d20:	orrvc	pc, r0, #1124073472	; 0x43000000
   17d24:	ldrbmi	r6, [r0, -r3, lsl #1]!
   17d28:	orrvc	pc, r0, #587202560	; 0x23000000
   17d2c:	ldrbmi	r6, [r0, -r3, lsl #1]!
   17d30:	vmlal.u8	q11, d16, d0
   17d34:	ldrbmi	r2, [r0, -r0]!
   17d38:			; <UNDEFINED> instruction: 0x4605b570
   17d3c:	ldrmi	r4, [r6], -r8, lsl #12
   17d40:	svc	0x0002f7ed
   17d44:	cmplt	r8, r4, lsl #12
   17d48:			; <UNDEFINED> instruction: 0xf02368ab
   17d4c:	stmdblt	r6, {r5, r7, r8, r9}^
   17d50:	nopeq	{67}	; 0x43
   17d54:	adcvs	r6, fp, r8, lsr #20
   17d58:	bl	fe1d5d14 <_dbus_user_database_lock_system@plt+0xfe1cf6e8>
   17d5c:	eorvs	r2, ip, #1
   17d60:			; <UNDEFINED> instruction: 0xf043bd70
   17d64:	ldrb	r0, [r5, r0, lsl #7]!
   17d68:	ldrbmi	lr, [r0, sp, lsr #18]!
   17d6c:	bmi	e297bc <_dbus_user_database_lock_system@plt+0xe23190>
   17d70:	blmi	e295f4 <_dbus_user_database_lock_system@plt+0xe22fc8>
   17d74:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   17d78:	addlt	r6, r2, r0, asr #21
   17d7c:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   17d80:	ldmdavs	fp, {r3, r7, r9, lr}
   17d84:			; <UNDEFINED> instruction: 0xf04f9301
   17d88:	stcle	3, cr0, [r7], #-0
   17d8c:			; <UNDEFINED> instruction: 0xf1011c8e
   17d90:	bvs	fea19d9c <_dbus_user_database_lock_system@plt+0xfea13770>
   17d94:			; <UNDEFINED> instruction: 0x463100b6
   17d98:	bl	feed5d54 <_dbus_user_database_lock_system@plt+0xfeecf728>
   17d9c:	bvs	ffb44a44 <_dbus_user_database_lock_system@plt+0xffb3e418>
   17da0:	blle	1e9428 <_dbus_user_database_lock_system@plt+0x1e2dfc>
   17da4:	streq	lr, [r4], #2816	; 0xb00
   17da8:	movwcs	r1, #2434	; 0x982
   17dac:	blcc	155ec4 <_dbus_user_database_lock_system@plt+0x14f898>
   17db0:			; <UNDEFINED> instruction: 0xd1fb4294
   17db4:	ldrtmi	r6, [r1], -r8, lsr #5
   17db8:			; <UNDEFINED> instruction: 0xf7ed6a68
   17dbc:	lsrlt	lr, sl, #23
   17dc0:	strmi	r6, [r0, #2796]!	; 0xaec
   17dc4:	bl	4e9e8 <_dbus_user_database_lock_system@plt+0x483bc>
   17dc8:	strmi	r0, [r6], #-1156	; 0xfffffb7c
   17dcc:			; <UNDEFINED> instruction: 0xf8442300
   17dd0:	adcsmi	r3, r4, #4, 22	; 0x1000
   17dd4:	rsbvs	sp, r8, #-1073741762	; 0xc000003e
   17dd8:	eorhi	pc, ip, r5, asr #17
   17ddc:	ldrbmi	r4, [r0], -r9, ror #12
   17de0:	ldrdmi	pc, [r4], -sl
   17de4:	cdp	7, 8, cr15, cr4, cr13, {7}
   17de8:	andcs	fp, r0, r8, asr r9
   17dec:	blmi	66a65c <_dbus_user_database_lock_system@plt+0x664030>
   17df0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17df4:	blls	71e64 <_dbus_user_database_lock_system@plt+0x6b838>
   17df8:	qsuble	r4, sl, r7
   17dfc:	pop	{r1, ip, sp, pc}
   17e00:	bvs	feab9dc8 <_dbus_user_database_lock_system@plt+0xfeab379c>
   17e04:			; <UNDEFINED> instruction: 0xf04368ab
   17e08:	adcvs	r0, fp, r0, asr #6
   17e0c:	eoreq	pc, r9, r2, asr r8	; <UNPREDICTABLE>
   17e10:	bl	ad5dcc <_dbus_user_database_lock_system@plt+0xacf7a0>
   17e14:			; <UNDEFINED> instruction: 0xf8436a6b
   17e18:	bls	27ec4 <_dbus_user_database_lock_system@plt+0x21898>
   17e1c:			; <UNDEFINED> instruction: 0xf8436aab
   17e20:	teqlt	r7, r9, lsr #32
   17e24:			; <UNDEFINED> instruction: 0xf8526a6a
   17e28:			; <UNDEFINED> instruction: 0xf0433029
   17e2c:			; <UNDEFINED> instruction: 0xf8426300
   17e30:	blls	2a3edc <_dbus_user_database_lock_system@plt+0x29d8b0>
   17e34:	blcs	1fe40 <_dbus_user_database_lock_system@plt+0x19814>
   17e38:	bvs	1acc1a0 <_dbus_user_database_lock_system@plt+0x1ac5b74>
   17e3c:			; <UNDEFINED> instruction: 0xf8522001
   17e40:			; <UNDEFINED> instruction: 0xf0433029
   17e44:			; <UNDEFINED> instruction: 0xf8426380
   17e48:	strb	r3, [pc, r9, lsr #32]
   17e4c:	ldm	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17e50:	andeq	fp, r1, sl, lsr #24
   17e54:	andeq	r0, r0, ip, asr #12
   17e58:			; <UNDEFINED> instruction: 0x0001bbb0
   17e5c:	svcmi	0x00f0e92d
   17e60:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
   17e64:	vmla.f64	d8, d8, d4
   17e68:			; <UNDEFINED> instruction: 0xf8df2a10
   17e6c:	stmdavs	fp, {r4, fp, sp}^
   17e70:			; <UNDEFINED> instruction: 0xf8dfb0b7
   17e74:			; <UNDEFINED> instruction: 0xf5b3180c
   17e78:	ldrbtmi	r6, [r9], #-3968	; 0xfffff080
   17e7c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   17e80:			; <UNDEFINED> instruction: 0xf04f9235
   17e84:			; <UNDEFINED> instruction: 0xf8df0200
   17e88:	ldrbtmi	r2, [sl], #-2044	; 0xfffff804
   17e8c:	vhsub.u8	d9, d0, d7
   17e90:	blge	4f8890 <_dbus_user_database_lock_system@plt+0x4f2264>
   17e94:	smlabbcs	r0, r8, r2, r2
   17e98:	ldrmi	r4, [r8], -r4, lsl #12
   17e9c:			; <UNDEFINED> instruction: 0xf7ed9306
   17ea0:	eorscs	lr, r0, r4, lsl #25
   17ea4:	svc	0x0088f7ed
   17ea8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   17eac:	bicshi	pc, r9, #0
   17eb0:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   17eb4:	subvs	r2, r4, r1, lsl #6
   17eb8:	strbmi	r6, [r0], -r3
   17ebc:	ldmib	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17ec0:			; <UNDEFINED> instruction: 0xf0002800
   17ec4:			; <UNDEFINED> instruction: 0xf10d8239
   17ec8:			; <UNDEFINED> instruction: 0x4648093c
   17ecc:	stmib	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17ed0:			; <UNDEFINED> instruction: 0xf0002800
   17ed4:	sfmls	f0, 1, [r6, #-276]	; 0xfffffeec
   17ed8:	beq	51401c <_dbus_user_database_lock_system@plt+0x50d9f0>
   17edc:	svcge	0x00142400
   17ee0:	beq	fe0549e8 <_dbus_user_database_lock_system@plt+0xfe04e3bc>
   17ee4:	stmib	sp, {r2, r4, r5, r8, r9, fp, sp, pc}^
   17ee8:	strtmi	r5, [r6], -r4, lsl #12
   17eec:			; <UNDEFINED> instruction: 0xf8db9302
   17ef0:	adcsmi	r3, r3, #4
   17ef4:	adchi	pc, r7, r0, asr #6
   17ef8:	ldrdcc	pc, [r0], -fp
   17efc:	vldrpl.16	s2, [sl, #306]	; 0x132	; <UNPREDICTABLE>
   17f00:			; <UNDEFINED> instruction: 0xf0002a00
   17f04:	bcc	2783f0 <_dbus_user_database_lock_system@plt+0x271dc4>
   17f08:	bcs	604a58 <_dbus_user_database_lock_system@plt+0x5fe42c>
   17f0c:	msrhi	R10_fiq, r0
   17f10:	ldmdacs	sp!, {r3, fp, ip, sp, lr}
   17f14:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   17f18:			; <UNDEFINED> instruction: 0x460abf18
   17f1c:	sub	sp, r7, #-2147483647	; 0x80000001
   17f20:	svceq	0x0001f812
   17f24:	svclt	0x00182800
   17f28:	andle	r2, r8, sp, lsr r8
   17f2c:	sbclt	r3, r0, #589824	; 0x90000
   17f30:	ldmle	r5!, {r0, r1, r2, r4, fp, sp}^
   17f34:			; <UNDEFINED> instruction: 0xf000fa2a
   17f38:	ldrble	r0, [r1, #1988]!	; 0x7c4
   17f3c:	stmdacs	r0, {r4, fp, ip, sp, lr}
   17f40:	andhi	pc, ip, #0
   17f44:			; <UNDEFINED> instruction: 0xf1a04614
   17f48:	rsclt	r0, sp, #37748736	; 0x2400000
   17f4c:	vmla.f32	d18, d0, d7
   17f50:	addsmi	r8, r1, #217	; 0xd9
   17f54:	ldmdacs	sp!, {r2, r3, ip, lr, pc}
   17f58:	rschi	pc, r1, r0, asr #32
   17f5c:			; <UNDEFINED> instruction: 0x46401a52
   17f60:			; <UNDEFINED> instruction: 0xf7ed9303
   17f64:	strcc	lr, [r1], #-3232	; 0xfffff360
   17f68:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, pc}
   17f6c:	cmphi	r6, r0	; <UNPREDICTABLE>
   17f70:	blls	31eb10 <_dbus_user_database_lock_system@plt+0x3184e4>
   17f74:	rsble	r2, r1, r0, lsl #22
   17f78:			; <UNDEFINED> instruction: 0x46401f39
   17f7c:	b	bd5f38 <_dbus_user_database_lock_system@plt+0xbcf90c>
   17f80:			; <UNDEFINED> instruction: 0xf0002800
   17f84:			; <UNDEFINED> instruction: 0xf8db814b
   17f88:	blls	427f90 <_dbus_user_database_lock_system@plt+0x421964>
   17f8c:	movwls	r5, #15777	; 0x3da1
   17f90:	stmdbcs	r0, {r0, r1, r5, r7, r8, fp, ip}
   17f94:	strcs	sp, [r0], -fp, asr #32
   17f98:			; <UNDEFINED> instruction: 0x461e4635
   17f9c:	stmdbcs	r7!, {r0, r2, r3, r4, r7, r8, r9, ip, sp, pc}
   17fa0:	msrhi	CPSR_fxc, r0
   17fa4:			; <UNDEFINED> instruction: 0xf7ed4648
   17fa8:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   17fac:			; <UNDEFINED> instruction: 0x81b4f000
   17fb0:			; <UNDEFINED> instruction: 0x36017871
   17fb4:	mvnsle	r2, r0, lsl #18
   17fb8:	ldrtmi	r2, [r3], -r7, lsr #26
   17fbc:			; <UNDEFINED> instruction: 0xf8dfd136
   17fc0:			; <UNDEFINED> instruction: 0xf8df26c8
   17fc4:	cfmsub32	mvax6, mvfx1, mvfx8, mvfx8
   17fc8:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   17fcc:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   17fd0:			; <UNDEFINED> instruction: 0xf7ed5604
   17fd4:			; <UNDEFINED> instruction: 0xe1aaeb54
   17fd8:	blcs	361ac <_dbus_user_database_lock_system@plt+0x2fb80>
   17fdc:	orrshi	pc, r6, r0
   17fe0:	andle	r2, r6, r7, lsr #22
   17fe4:			; <UNDEFINED> instruction: 0xf7ed4648
   17fe8:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   17fec:	orrshi	pc, r4, r0
   17ff0:			; <UNDEFINED> instruction: 0x46197873
   17ff4:			; <UNDEFINED> instruction: 0xf7ed4648
   17ff8:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
   17ffc:	orrhi	pc, ip, r0
   18000:			; <UNDEFINED> instruction: 0x360278b1
   18004:	stmdbcs	ip!, {r0, r3, r7, r8, ip, sp, pc}
   18008:	rscshi	pc, pc, r0
   1800c:	rscle	r2, r3, ip, asr r9
   18010:			; <UNDEFINED> instruction: 0xf0002927
   18014:			; <UNDEFINED> instruction: 0x46488111
   18018:	bl	fe055fd4 <_dbus_user_database_lock_system@plt+0xfe04f9a8>
   1801c:			; <UNDEFINED> instruction: 0xf0002800
   18020:			; <UNDEFINED> instruction: 0xf816817b
   18024:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   18028:	ldrtmi	sp, [r3], -sp, ror #3
   1802c:			; <UNDEFINED> instruction: 0x46391b1e
   18030:			; <UNDEFINED> instruction: 0xf7ed4648
   18034:	stmdacs	r0, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   18038:	rscshi	pc, r0, r0
   1803c:	strcc	r9, [r8, -r2, lsl #22]
   18040:			; <UNDEFINED> instruction: 0xf47f42bb
   18044:			; <UNDEFINED> instruction: 0x4640af54
   18048:			; <UNDEFINED> instruction: 0x5604e9dd
   1804c:	b	fe156008 <_dbus_user_database_lock_system@plt+0xfe14f9dc>
   18050:			; <UNDEFINED> instruction: 0xf7ed4648
   18054:			; <UNDEFINED> instruction: 0x9c13ea82
   18058:			; <UNDEFINED> instruction: 0xf0002c00
   1805c:			; <UNDEFINED> instruction: 0xf8df80ae
   18060:	mcr	6, 0, r3, cr9, cr0, {1}
   18064:			; <UNDEFINED> instruction: 0xf8df9a10
   18068:			; <UNDEFINED> instruction: 0xf8dfa62c
   1806c:	ldrbtmi	fp, [fp], #-1580	; 0xfffff9d4
   18070:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   18074:	bcc	fe45389c <_dbus_user_database_lock_system@plt+0xfe44d270>
   18078:	ldmvs	r3!, {r0, r1, r4, sp, lr, pc}
   1807c:			; <UNDEFINED> instruction: 0xf10007db
   18080:			; <UNDEFINED> instruction: 0x4638819d
   18084:	b	d6040 <_dbus_user_database_lock_system@plt+0xcfa14>
   18088:			; <UNDEFINED> instruction: 0xf0002800
   1808c:	ldmvs	r3!, {r0, r5, r7, r8, pc}
   18090:			; <UNDEFINED> instruction: 0xf04360f0
   18094:	adcsvs	r0, r3, r1, lsl #6
   18098:	svcmi	0x0008f855
   1809c:			; <UNDEFINED> instruction: 0xf0002c00
   180a0:	stmdavs	pc!, {r0, r1, r3, r7, pc}^	; <UNPREDICTABLE>
   180a4:	ldrtmi	r4, [r9], -r0, asr #12
   180a8:	ldc	7, cr15, [ip, #-948]	; 0xfffffc4c
   180ac:			; <UNDEFINED> instruction: 0x46204651
   180b0:	b	1356070 <_dbus_user_database_lock_system@plt+0x134fa44>
   180b4:	rscle	r2, r0, r0, lsl #16
   180b8:			; <UNDEFINED> instruction: 0x46204659
   180bc:	b	11d607c <_dbus_user_database_lock_system@plt+0x11cfa50>
   180c0:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   180c4:	cmple	r9, r0, lsl #16
   180c8:			; <UNDEFINED> instruction: 0xf01168b1
   180cc:			; <UNDEFINED> instruction: 0xf0400108
   180d0:			; <UNDEFINED> instruction: 0x464a81b3
   180d4:			; <UNDEFINED> instruction: 0xf7ed4640
   180d8:	stmdacs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   180dc:			; <UNDEFINED> instruction: 0x81a2f000
   180e0:			; <UNDEFINED> instruction: 0x46304639
   180e4:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
   180e8:	bicsle	r2, r5, r0, lsl #16
   180ec:	strcc	pc, [ip, #2271]!	; 0x8df
   180f0:			; <UNDEFINED> instruction: 0xf8df9a07
   180f4:	cdp	5, 1, cr1, cr8, cr12, {5}
   180f8:	ldmpl	r2, {r4, r9, fp}^
   180fc:			; <UNDEFINED> instruction: 0xf7ed4479
   18100:			; <UNDEFINED> instruction: 0xe122ec98
   18104:			; <UNDEFINED> instruction: 0xf505fa2a
   18108:			; <UNDEFINED> instruction: 0xf14007e8
   1810c:			; <UNDEFINED> instruction: 0xf814814d
   18110:	stmdacs	r0, {r0, r8, r9, sl, fp}
   18114:	svcge	0x0017f47f
   18118:			; <UNDEFINED> instruction: 0xf43f4291
   1811c:			; <UNDEFINED> instruction: 0xf8dfaf29
   18120:			; <UNDEFINED> instruction: 0xf8df2584
   18124:	cdp	5, 1, cr1, cr8, cr4, {4}
   18128:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   1812c:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   18130:			; <UNDEFINED> instruction: 0xf7ed5604
   18134:	strcs	lr, [r0], #-2724	; 0xfffff55c
   18138:			; <UNDEFINED> instruction: 0xf7ede007
   1813c:	stmdavs	r8!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}^
   18140:	ldmib	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18144:	strmi	lr, [r0], #-2501	; 0xfffff63b
   18148:	stmdavs	r8!, {r3, r8, sl, ip, sp}
   1814c:	mvnsle	r2, r0, lsl #16
   18150:	blcs	32304 <_dbus_user_database_lock_system@plt+0x2bcd8>
   18154:			; <UNDEFINED> instruction: 0x4640d1f1
   18158:	ldmib	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1815c:			; <UNDEFINED> instruction: 0xf7ed4648
   18160:	ldrsht	lr, [r2], #156	; 0x9c
   18164:	vpmax.s8	d15, d2, d26
   18168:			; <UNDEFINED> instruction: 0xf57f07d5
   1816c:			; <UNDEFINED> instruction: 0xf811aed1
   18170:	bcs	23d7c <_dbus_user_database_lock_system@plt+0x1d750>
   18174:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   18178:	ldrbt	r4, [r9], ip, lsl #12
   1817c:	bne	fe4539e4 <_dbus_user_database_lock_system@plt+0xfe44d3b8>
   18180:			; <UNDEFINED> instruction: 0xf7ee4620
   18184:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
   18188:	ldmvs	r1!, {r1, r2, r3, r4, r6, r8, ip, lr, pc}
   1818c:	tsteq	r2, r1, lsl r0	; <UNPREDICTABLE>
   18190:	msrhi	SPSR_sx, r0, asr #32
   18194:	strbmi	r4, [r0], -sl, asr #12
   18198:	mrrc	7, 14, pc, r0, cr13	; <UNPREDICTABLE>
   1819c:			; <UNDEFINED> instruction: 0xf0002800
   181a0:			; <UNDEFINED> instruction: 0x46398155
   181a4:			; <UNDEFINED> instruction: 0xf7ff4630
   181a8:	stmdacs	r0, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   181ac:			; <UNDEFINED> instruction: 0xf855d09e
   181b0:	stccs	15, cr4, [r0], {8}
   181b4:	svcge	0x0075f47f
   181b8:	stcls	12, cr9, [r6, #-76]	; 0xffffffb4
   181bc:	cmplt	r0, r0, lsr #12
   181c0:	ldmdb	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   181c4:			; <UNDEFINED> instruction: 0xf7ed6868
   181c8:			; <UNDEFINED> instruction: 0xf855e950
   181cc:	stmdacs	r0, {r3, r8, r9, sl, fp}
   181d0:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   181d4:	mvnsle	r2, r0, lsl #22
   181d8:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   181dc:	ldrcc	pc, [ip], #2271	; 0x8df
   181e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   181e4:	blls	d72254 <_dbus_user_database_lock_system@plt+0xd6bc28>
   181e8:			; <UNDEFINED> instruction: 0xf040405a
   181ec:	ldrtmi	r8, [r0], -r5, asr #4
   181f0:	ldc	0, cr11, [sp], #220	; 0xdc
   181f4:	pop	{r2, r8, r9, fp, pc}
   181f8:	ldmdavc	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   181fc:	stmdbcs	r0, {r0, r9, sl, ip, sp}
   18200:	svcge	0x0013f43f
   18204:			; <UNDEFINED> instruction: 0xf47f292c
   18208:	ldclne	15, cr10, [r3], #-4
   1820c:			; <UNDEFINED> instruction: 0x46484639
   18210:			; <UNDEFINED> instruction: 0xf7ed1b1e
   18214:	stmdacs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
   18218:	svcge	0x0010f47f
   1821c:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18220:			; <UNDEFINED> instruction: 0xf8df9a07
   18224:	cdp	4, 1, cr1, cr8, cr12, {4}
   18228:	ldmpl	r2, {r4, r9, fp}^
   1822c:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   18230:			; <UNDEFINED> instruction: 0xf7ed5604
   18234:			; <UNDEFINED> instruction: 0xe77eebfe
   18238:			; <UNDEFINED> instruction: 0x36017873
   1823c:			; <UNDEFINED> instruction: 0xf43f2b00
   18240:			; <UNDEFINED> instruction: 0x460daebe
   18244:	ssat	r4, #11, r9, lsl #12
   18248:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1824c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18250:	ldmdb	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18254:	ldmvs	r1!, {r3, r4, r7, r8, fp, ip, sp, pc}
   18258:	tsteq	r4, r1, lsl r0	; <UNPREDICTABLE>
   1825c:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
   18260:	strbmi	r4, [r0], -sl, asr #12
   18264:	stc	7, cr15, [lr], {237}	; 0xed
   18268:			; <UNDEFINED> instruction: 0xf0002800
   1826c:			; <UNDEFINED> instruction: 0x46398179
   18270:			; <UNDEFINED> instruction: 0xf7ff4630
   18274:	stmdacs	r0, {r0, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   18278:	svcge	0x000ef47f
   1827c:			; <UNDEFINED> instruction: 0xf8dfe736
   18280:			; <UNDEFINED> instruction: 0x46201438
   18284:			; <UNDEFINED> instruction: 0xf7ee4479
   18288:			; <UNDEFINED> instruction: 0xf8dfe962
   1828c:	ldrbtmi	r1, [r9], #-1072	; 0xfffffbd0
   18290:	strtmi	r4, [r0], -r3, lsl #12
   18294:			; <UNDEFINED> instruction: 0xf7ee9302
   18298:	blls	d2808 <_dbus_user_database_lock_system@plt+0xcc1dc>
   1829c:	mvnlt	fp, fp, ror #3
   182a0:	ldrne	pc, [ip], #-2271	; 0xfffff721
   182a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   182a8:	ldmdb	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   182ac:			; <UNDEFINED> instruction: 0xf0402800
   182b0:	ldmvs	r1!, {r0, r3, r4, r7, pc}
   182b4:	tsteq	r0, r1, lsl r0	; <UNPREDICTABLE>
   182b8:			; <UNDEFINED> instruction: 0x81bff040
   182bc:	strbmi	r4, [r0], -sl, asr #12
   182c0:	ldcl	7, cr15, [r4], {237}	; 0xed
   182c4:			; <UNDEFINED> instruction: 0xf0002800
   182c8:	ldrtmi	r8, [r9], -lr, lsr #3
   182cc:			; <UNDEFINED> instruction: 0xf7ff4630
   182d0:	stmdacs	r0, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}
   182d4:	mcrge	4, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   182d8:	ldmvs	r1!, {r3, r8, r9, sl, sp, lr, pc}
   182dc:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   182e0:	lsleq	pc, r1, r0	; <UNPREDICTABLE>
   182e4:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
   182e8:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   182ec:	strbmi	r4, [r0], -sl, asr #12
   182f0:	bl	11562ac <_dbus_user_database_lock_system@plt+0x114fc80>
   182f4:			; <UNDEFINED> instruction: 0xf0002800
   182f8:	strtmi	r8, [r2], -r6, asr #2
   182fc:			; <UNDEFINED> instruction: 0x46304639
   18300:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   18304:			; <UNDEFINED> instruction: 0xf47f2800
   18308:	strbt	sl, [pc], r7, asr #29
   1830c:			; <UNDEFINED> instruction: 0xf7ed4648
   18310:	stmdacs	r0, {r1, r2, r9, fp, sp, lr, pc}
   18314:	svcge	0x0079f47f
   18318:	bls	1eb2a0 <_dbus_user_database_lock_system@plt+0x1e4c74>
   1831c:	vnmla.f16	s8, s17, s19
   18320:	ldmpl	r2, {r4, r9, fp}^
   18324:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   18328:			; <UNDEFINED> instruction: 0xf7ed5604
   1832c:	stmdbls	r3, {r1, r7, r8, r9, fp, sp, lr, pc}
   18330:			; <UNDEFINED> instruction: 0xf7ed4648
   18334:	usat	lr, #30, r8, lsl #20
   18338:	bls	1eb2a0 <_dbus_user_database_lock_system@plt+0x1e4c74>
   1833c:	vnmla.f16	s8, s17, s5
   18340:	ldmpl	r2, {r4, r9, fp}^
   18344:			; <UNDEFINED> instruction: 0xf7ed4479
   18348:	ldmdavs	r3!, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1834c:	eorsvs	r3, r3, r1, lsl #22
   18350:	ldflsd	f3, [r3], {187}	; 0xbb
   18354:	stcls	6, cr2, [r6, #-0]
   18358:	ldr	r4, [r0, -r0, lsr #12]!
   1835c:			; <UNDEFINED> instruction: 0xe6db4614
   18360:			; <UNDEFINED> instruction: 0xf7ed4640
   18364:	blmi	ff392754 <_dbus_user_database_lock_system@plt+0xff38c128>
   18368:	ldmibmi	r8, {r0, r1, r2, r9, fp, ip, pc}^
   1836c:	beq	453bd4 <_dbus_user_database_lock_system@plt+0x44d5a8>
   18370:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   18374:	bl	1756330 <_dbus_user_database_lock_system@plt+0x174fd04>
   18378:	blcc	7244c <_dbus_user_database_lock_system@plt+0x6be20>
   1837c:	blcs	30450 <_dbus_user_database_lock_system@plt+0x29e24>
   18380:	ldrtmi	sp, [r0], -r7, ror #3
   18384:			; <UNDEFINED> instruction: 0xf7ff461e
   18388:			; <UNDEFINED> instruction: 0x9c13fa4f
   1838c:	vst1.8	{d30}, [pc :64], r5
   18390:	bmi	ff3f0998 <_dbus_user_database_lock_system@plt+0xff3ea36c>
   18394:	strcs	r9, [r0], -r0, lsl #2
   18398:	ldrbtmi	r4, [sl], #-2510	; 0xfffff632
   1839c:	beq	453c04 <_dbus_user_database_lock_system@plt+0x44d5d8>
   183a0:			; <UNDEFINED> instruction: 0xf7ed4479
   183a4:	ldr	lr, [r7, -ip, ror #18]
   183a8:			; <UNDEFINED> instruction: 0xf43f4291
   183ac:	ldrt	sl, [r6], r1, ror #27
   183b0:	stmdacs	r0, {r1, r3, r9, sl, lr}
   183b4:	cfstrdge	mvd15, [r6, #508]	; 0x1fc
   183b8:	ldrb	r4, [r9, #1548]	; 0x60c
   183bc:	strtmi	r4, [r3], -r6, asr #21
   183c0:	vnmla.f16	s8, s17, s12
   183c4:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   183c8:			; <UNDEFINED> instruction: 0xf7ed4479
   183cc:	sbfx	lr, r8, #18, #29
   183d0:	ldrtmi	r4, [fp], -r3, asr #21
   183d4:	vnmla.f16	s8, s17, s6
   183d8:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   183dc:			; <UNDEFINED> instruction: 0xf7ed4479
   183e0:	ldr	lr, [r2, lr, asr #18]!
   183e4:	strtmi	r4, [r0], -r0, asr #19
   183e8:			; <UNDEFINED> instruction: 0xf7ee4479
   183ec:	stmdblt	r0!, {r4, r5, r7, fp, sp, lr, pc}^
   183f0:			; <UNDEFINED> instruction: 0x463849be
   183f4:			; <UNDEFINED> instruction: 0xf7ee4479
   183f8:	stmdacs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
   183fc:	addhi	pc, pc, r0, asr #32
   18400:	vst2.32	{d22-d23}, [r3 :256], r3
   18404:	adcsvs	r7, r3, r0, lsl #7
   18408:	stmdavc	r3!, {r1, r2, r6, r9, sl, sp, lr, pc}
   1840c:	eorsle	r2, r1, r1, ror #22
   18410:			; <UNDEFINED> instruction: 0x46234ab7
   18414:			; <UNDEFINED> instruction: 0xee1849b7
   18418:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   1841c:			; <UNDEFINED> instruction: 0xf7ed4479
   18420:	ldr	lr, [r2, lr, lsr #18]
   18424:			; <UNDEFINED> instruction: 0x463b4ab4
   18428:			; <UNDEFINED> instruction: 0xee1849b4
   1842c:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   18430:			; <UNDEFINED> instruction: 0xf7ed4479
   18434:	str	lr, [r8, r4, lsr #18]
   18438:			; <UNDEFINED> instruction: 0x46234ab1
   1843c:			; <UNDEFINED> instruction: 0xee1849b1
   18440:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   18444:			; <UNDEFINED> instruction: 0xf7ed4479
   18448:			; <UNDEFINED> instruction: 0xe77ee91a
   1844c:	ldrtmi	r4, [fp], -lr, lsr #21
   18450:	vnmls.f16	s8, s17, s29
   18454:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   18458:			; <UNDEFINED> instruction: 0xf7ed4479
   1845c:			; <UNDEFINED> instruction: 0xe774e910
   18460:	strtmi	r4, [r3], -fp, lsr #21
   18464:	vnmls.f16	s8, s17, s23
   18468:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   1846c:			; <UNDEFINED> instruction: 0xf7ed4479
   18470:	strb	lr, [sl, -r6, lsl #18]!
   18474:	blcs	1cb6608 <_dbus_user_database_lock_system@plt+0x1caffdc>
   18478:	stmiavc	r3!, {r1, r3, r6, r7, r8, ip, lr, pc}
   1847c:			; <UNDEFINED> instruction: 0x0767f1b3
   18480:	mnf<illegal precision>m	f5, f6
   18484:			; <UNDEFINED> instruction: 0x46210a10
   18488:	bl	b56444 <_dbus_user_database_lock_system@plt+0xb4fe18>
   1848c:	ldrdls	pc, [r0], #-141	; 0xffffff73
   18490:	svceq	0x0003f1b9
   18494:	mrc	13, 0, sp, cr9, cr0, {2}
   18498:	blge	29ace0 <_dbus_user_database_lock_system@plt+0x2946b4>
   1849c:	tstcs	r3, r9, lsl #20
   184a0:	svc	0x0016f7ed
   184a4:			; <UNDEFINED> instruction: 0xf0002800
   184a8:	blls	2b86fc <_dbus_user_database_lock_system@plt+0x2b20d0>
   184ac:			; <UNDEFINED> instruction: 0xd0744599
   184b0:	ldrmi	r3, [r9, #772]	; 0x304
   184b4:	ldmibmi	r8, {r2, r4, r5, r6, ip, lr, pc}
   184b8:	beq	453d24 <_dbus_user_database_lock_system@plt+0x44d6f8>
   184bc:			; <UNDEFINED> instruction: 0xf7ed4479
   184c0:	stmdacs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
   184c4:	bls	34c6a8 <_dbus_user_database_lock_system@plt+0x34607c>
   184c8:	strbmi	r2, [r0], -r0, lsl #2
   184cc:	ldmda	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   184d0:			; <UNDEFINED> instruction: 0xf0002800
   184d4:	andcs	r8, r1, #135	; 0x87
   184d8:	stmdbls	r9, {r8, r9, sp}
   184dc:	vmul.i8	d2, d0, d31
   184e0:	ldmvs	r0!, {r0, r1, r3, r7, pc}
   184e4:	strle	r0, [r8, #-1600]	; 0xfffff9c0
   184e8:	addmi	r6, r1, #240, 20	; 0xf0000
   184ec:	bvs	fec4ed08 <_dbus_user_database_lock_system@plt+0xfec486dc>
   184f0:	eoreq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   184f4:			; <UNDEFINED> instruction: 0xf0402800
   184f8:	andls	r8, r0, #140	; 0x8c
   184fc:			; <UNDEFINED> instruction: 0x46424630
   18500:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
   18504:			; <UNDEFINED> instruction: 0xf47f2800
   18508:	blmi	1943c2c <_dbus_user_database_lock_system@plt+0x193d600>
   1850c:	stmibmi	r3, {r0, r1, r2, r9, fp, ip, pc}
   18510:	beq	453d78 <_dbus_user_database_lock_system@plt+0x44d74c>
   18514:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   18518:	b	fe2d64d4 <_dbus_user_database_lock_system@plt+0xfe2cfea8>
   1851c:	stmibmi	r0, {r0, r2, r4, r8, r9, sl, sp, lr, pc}
   18520:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   18524:	ldmda	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18528:			; <UNDEFINED> instruction: 0xf0402800
   1852c:	ldmvs	r3!, {r4, r7, pc}
   18530:	orrvc	pc, r0, #587202560	; 0x23000000
   18534:	str	r6, [pc, #179]!	; 185ef <_dbus_user_database_lock_system@plt+0x11fc3>
   18538:			; <UNDEFINED> instruction: 0x46234a7a
   1853c:			; <UNDEFINED> instruction: 0xee18497a
   18540:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   18544:			; <UNDEFINED> instruction: 0xf7ed4479
   18548:	usat	lr, #30, sl, lsl #17
   1854c:			; <UNDEFINED> instruction: 0x46234a77
   18550:			; <UNDEFINED> instruction: 0xee184977
   18554:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   18558:			; <UNDEFINED> instruction: 0xf7ed4479
   1855c:	usat	lr, #20, r0, lsl #17
   18560:			; <UNDEFINED> instruction: 0x463b4a74
   18564:			; <UNDEFINED> instruction: 0xee184974
   18568:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   1856c:			; <UNDEFINED> instruction: 0xf7ed4479
   18570:	strbt	lr, [sl], r6, lsl #17
   18574:	ldmdbmi	r2!, {r0, r4, r5, r6, r9, fp, lr}^
   18578:	beq	453de0 <_dbus_user_database_lock_system@plt+0x44d7b4>
   1857c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   18580:	ldmda	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18584:	bmi	1c12110 <_dbus_user_database_lock_system@plt+0x1c0bae4>
   18588:	stmdbmi	pc!, {r0, r1, r3, r4, r5, r9, sl, lr}^	; <UNPREDICTABLE>
   1858c:	beq	453df4 <_dbus_user_database_lock_system@plt+0x44d7c8>
   18590:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   18594:	ldmda	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18598:			; <UNDEFINED> instruction: 0x463ae6d7
   1859c:			; <UNDEFINED> instruction: 0xe79c463b
   185a0:	vnmla.f16	s8, s18, s21
   185a4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   185a8:	blx	545c2 <_dbus_user_database_lock_system@plt+0x4df96>
   185ac:	addle	r2, r2, r0, lsl #16
   185b0:	movwcs	r4, #5690	; 0x163a
   185b4:	stcls	7, cr14, [r9, #-580]	; 0xfffffdbc
   185b8:	bmi	1969e4c <_dbus_user_database_lock_system@plt+0x1963820>
   185bc:	vnmla.f16	s8, s16, s11
   185c0:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   185c4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   185c8:			; <UNDEFINED> instruction: 0xf7ed5500
   185cc:	ssat	lr, #29, r8, asr #16
   185d0:	strtmi	r4, [r3], -r1, ror #20
   185d4:	vnmla.f16	s8, s16, s3
   185d8:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   185dc:			; <UNDEFINED> instruction: 0xf7ed4479
   185e0:	ldrt	lr, [r2], lr, asr #16
   185e4:	ldmdbmi	pc, {r1, r2, r3, r4, r6, r9, fp, lr}^	; <UNPREDICTABLE>
   185e8:	beq	453e50 <_dbus_user_database_lock_system@plt+0x44d824>
   185ec:	blls	2e97dc <_dbus_user_database_lock_system@plt+0x2e31b0>
   185f0:			; <UNDEFINED> instruction: 0xf7ed4479
   185f4:	strt	lr, [r8], r4, asr #16
   185f8:	teqcs	pc, r0, lsl #2
   185fc:			; <UNDEFINED> instruction: 0x46234a5a
   18600:	ldmdbmi	sl, {r0, r8, ip, pc}^
   18604:	mrc	4, 0, r4, cr8, cr10, {3}
   18608:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   1860c:	ldmda	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18610:	bmi	1612084 <_dbus_user_database_lock_system@plt+0x160ba58>
   18614:	ldmdbmi	r7, {r0, r1, r5, r9, sl, lr}^
   18618:	beq	453e80 <_dbus_user_database_lock_system@plt+0x44d854>
   1861c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   18620:	stmda	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18624:	bmi	1552070 <_dbus_user_database_lock_system@plt+0x154ba44>
   18628:	ldmdbmi	r4, {r0, r1, r3, r4, r5, r9, sl, lr}^
   1862c:	beq	453e94 <_dbus_user_database_lock_system@plt+0x44d868>
   18630:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   18634:	stmda	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18638:	bmi	149205c <_dbus_user_database_lock_system@plt+0x148ba30>
   1863c:	ldmdbmi	r1, {r0, r1, r5, r9, sl, lr}^
   18640:	beq	453ea8 <_dbus_user_database_lock_system@plt+0x44d87c>
   18644:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   18648:	ldmda	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1864c:	bmi	13d2048 <_dbus_user_database_lock_system@plt+0x13cba1c>
   18650:	stmdbmi	lr, {r0, r1, r3, r4, r5, r9, sl, lr}^
   18654:	beq	453ebc <_dbus_user_database_lock_system@plt+0x44d890>
   18658:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1865c:	stmda	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18660:	blmi	3d2034 <_dbus_user_database_lock_system@plt+0x3cba08>
   18664:	stmdbmi	sl, {r0, r1, r2, r9, fp, ip, pc}^
   18668:	beq	453ed0 <_dbus_user_database_lock_system@plt+0x44d8a4>
   1866c:	ldrbtmi	r5, [r9], #-2258	; 0xfffff72e
   18670:	ldmib	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18674:	str	r9, [r0, #3091]!	; 0xc13
   18678:	stcl	7, cr15, [r2], #948	; 0x3b4
   1867c:	andeq	r0, r0, ip, asr #12
   18680:	andeq	fp, r1, r6, lsr #22
   18684:	andeq	fp, r1, r6, lsl fp
   18688:	muleq	r0, lr, r3
   1868c:	andeq	r9, r0, r0, ror r3
   18690:	strdeq	r6, [r0], -sl
   18694:	andeq	r6, r0, r8, lsr #9
   18698:	andeq	r6, r0, r6, asr #9
   1869c:	andeq	r0, r0, r0, lsr r6
   186a0:	andeq	r5, r0, r8
   186a4:	ldrdeq	r9, [r0], -sl
   186a8:	andeq	r9, r0, r0, lsl r2
   186ac:	andeq	fp, r1, r0, asr #15
   186b0:	ldrdeq	r4, [r0], -r8
   186b4:	andeq	r6, r0, sl, lsl #6
   186b8:	andeq	r6, r0, r4, lsr #5
   186bc:	andeq	r9, r0, r6, lsr #32
   186c0:	andeq	r9, r0, lr, lsl r0
   186c4:	andeq	r4, r0, r0, ror #27
   186c8:	andeq	r4, r0, r0, asr #27
   186cc:	muleq	r0, r2, sp
   186d0:	andeq	r8, r0, lr, lsr pc
   186d4:			; <UNDEFINED> instruction: 0x000053bc
   186d8:	andeq	r8, r0, lr, asr #31
   186dc:	andeq	r8, r0, r4, ror pc
   186e0:	andeq	r8, r0, r2, ror #31
   186e4:	andeq	r8, r0, r0, ror #30
   186e8:	andeq	r5, r0, ip, ror #21
   186ec:	muleq	r0, ip, r4
   186f0:	strdeq	r9, [r0], -lr
   186f4:	andeq	r8, r0, r0, lsr #30
   186f8:			; <UNDEFINED> instruction: 0x00008fba
   186fc:	andeq	r8, r0, ip, lsl #30
   18700:	andeq	r8, r0, r2, asr pc
   18704:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   18708:			; <UNDEFINED> instruction: 0x00008fb2
   1870c:	andeq	r8, r0, r4, ror #29
   18710:	andeq	r8, r0, sl, lsr #30
   18714:	ldrdeq	r8, [r0], -r0
   18718:	andeq	r9, r0, ip, lsl r1
   1871c:	andeq	r4, r0, lr, ror #23
   18720:	andeq	r6, r0, r6, ror r3
   18724:			; <UNDEFINED> instruction: 0x00008fb6
   18728:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1872c:	andeq	r8, r0, lr, lsr lr
   18730:	andeq	r8, r0, r4, ror #27
   18734:			; <UNDEFINED> instruction: 0x00008ebe
   18738:	ldrdeq	r8, [r0], -r0
   1873c:	andeq	r8, r0, ip, asr #29
   18740:			; <UNDEFINED> instruction: 0x00008dbe
   18744:	strdeq	r8, [r0], -r0
   18748:	andeq	r8, r0, sl, lsr #27
   1874c:	andeq	r5, r0, r2, lsl #31
   18750:	andeq	r9, r0, lr, asr r0
   18754:	andeq	r8, r0, r8, ror sp
   18758:	andeq	r8, r0, sl, lsl #31
   1875c:	andeq	r8, r0, r0, ror #26
   18760:	strdeq	r8, [r0], -ip
   18764:	andeq	r8, r0, ip, asr #26
   18768:	muleq	r0, ip, r0
   1876c:	andeq	r8, r0, r2, lsr sp
   18770:	andeq	r9, r0, r8, asr #1
   18774:	andeq	r8, r0, lr, lsl sp
   18778:	andeq	r8, r0, r8, ror #28
   1877c:	andeq	r8, r0, sl, lsl #26
   18780:	andeq	r8, r0, r0, asr sp
   18784:	strdeq	r8, [r0], -r6
   18788:	andeq	r8, r0, r4, ror #28
   1878c:	andeq	r8, r0, r2, ror #25
   18790:	muleq	r0, r6, sl
   18794:	svcmi	0x00f0e92d
   18798:	ldrmi	fp, [r6], -fp, lsl #1
   1879c:			; <UNDEFINED> instruction: 0xf1004a3a
   187a0:	movwls	r0, #4904	; 0x1328
   187a4:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   187a8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   187ac:	strmi	sl, [r1], r2, lsl #30
   187b0:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
   187b4:	movwls	r6, #38939	; 0x981b
   187b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   187bc:	ldrdeq	pc, [r4], -r9
   187c0:	strbmi	r4, [sl], r1, asr #12
   187c4:	bl	fffd6780 <_dbus_user_database_lock_system@plt+0xfffd0154>
   187c8:			; <UNDEFINED> instruction: 0xf7ed4640
   187cc:	lslslt	lr, r4, #17
   187d0:			; <UNDEFINED> instruction: 0xf7ec4640
   187d4:	strmi	lr, [r3], sl, lsr #31
   187d8:	bl	1956794 <_dbus_user_database_lock_system@plt+0x1950168>
   187dc:	stccs	6, cr4, [r0], {4}
   187e0:	stmiavs	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   187e4:	adcmi	r6, sl, #4325376	; 0x420000
   187e8:	stmdavs	r4!, {r1, r2, r3, r4, ip, lr, pc}^
   187ec:	ldrdcs	pc, [r0], -fp
   187f0:			; <UNDEFINED> instruction: 0xd1f44294
   187f4:			; <UNDEFINED> instruction: 0xf7ed4640
   187f8:	stmdacs	r0, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   187fc:			; <UNDEFINED> instruction: 0xf109d1e8
   18800:	strbmi	r0, [r8], -r8, lsl #18
   18804:	bl	13d67c0 <_dbus_user_database_lock_system@plt+0x13d0194>
   18808:	cmplt	r4, r4, lsl #12
   1880c:	stmdavs	r3, {r5, r7, fp, sp, lr}^
   18810:	eorle	r4, r6, fp, lsr #5
   18814:			; <UNDEFINED> instruction: 0xf8da6864
   18818:	addsmi	r3, ip, #8
   1881c:	blls	8cff8 <_dbus_user_database_lock_system@plt+0x869cc>
   18820:			; <UNDEFINED> instruction: 0xd1cb4599
   18824:	ands	r2, r1, r1
   18828:	mcr2	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   1882c:	cmnlt	r0, r2
   18830:	cmncs	r3, sl, lsr r6
   18834:			; <UNDEFINED> instruction: 0xf7ec4630
   18838:			; <UNDEFINED> instruction: 0xb118efbe
   1883c:			; <UNDEFINED> instruction: 0xf7ec9802
   18840:	bfi	lr, r4, (invalid: 28:18)
   18844:			; <UNDEFINED> instruction: 0xf7ec9802
   18848:	andcs	lr, r0, r0, lsl lr
   1884c:	blmi	3eb094 <_dbus_user_database_lock_system@plt+0x3e4a68>
   18850:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18854:	blls	2728c4 <_dbus_user_database_lock_system@plt+0x26c298>
   18858:	tstle	r2, sl, asr r0
   1885c:	pop	{r0, r1, r3, ip, sp, pc}
   18860:			; <UNDEFINED> instruction: 0xf7fe8ff0
   18864:	andls	pc, r2, r9, lsl #29
   18868:	rscle	r2, lr, r0, lsl #16
   1886c:	cmncs	r3, sl, lsr r6
   18870:			; <UNDEFINED> instruction: 0xf7ec4630
   18874:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
   18878:	stmdals	r2, {r2, r5, r6, r7, ip, lr, pc}
   1887c:	ldcl	7, cr15, [r4, #944]!	; 0x3b0
   18880:			; <UNDEFINED> instruction: 0xf7ede7c8
   18884:	svclt	0x0000ebde
   18888:	strdeq	fp, [r1], -sl
   1888c:	andeq	r0, r0, ip, asr #12
   18890:	andeq	fp, r1, r0, asr r1
   18894:	mvnsmi	lr, #737280	; 0xb4000
   18898:			; <UNDEFINED> instruction: 0xf7ed202c
   1889c:			; <UNDEFINED> instruction: 0x4c16ea8e
   188a0:			; <UNDEFINED> instruction: 0x4605447c
   188a4:	blmi	584f4c <_dbus_user_database_lock_system@plt+0x57e920>
   188a8:	strteq	pc, [r8], -r0, lsl #2
   188ac:	ldrsbhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   188b0:	strmi	r2, [r1], r1, lsl #4
   188b4:	ldrbtmi	r6, [r8], #2
   188b8:	strmi	r5, [r4], -r7, ror #17
   188bc:	ldrtmi	r4, [r9], -r2, asr #12
   188c0:	strcc	r2, [r8], #-0
   188c4:	stcl	7, cr15, [r8, #944]	; 0x3b0
   188c8:	stceq	8, cr15, [r4], {68}	; 0x44
   188cc:	adcsmi	fp, r4, #32, 2
   188d0:			; <UNDEFINED> instruction: 0x4628d1f4
   188d4:	mvnshi	lr, #12386304	; 0xbd0000
   188d8:	ldrdeq	pc, [r4], -r9
   188dc:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
   188e0:			; <UNDEFINED> instruction: 0xf7edb118
   188e4:	ldrmi	lr, [r1, #2568]!	; 0xa08
   188e8:			; <UNDEFINED> instruction: 0x4628d1f6
   188ec:			; <UNDEFINED> instruction: 0xf7ec2500
   188f0:			; <UNDEFINED> instruction: 0x4628edbc
   188f4:	mvnshi	lr, #12386304	; 0xbd0000
   188f8:	andeq	fp, r1, r0, lsl #2
   188fc:	andeq	r0, r0, r0, lsr #12
   18900:			; <UNDEFINED> instruction: 0xfffff0bf
   18904:	andcc	r6, r1, #131072	; 0x20000
   18908:	ldrbmi	r6, [r0, -r2]!
   1890c:	blcc	72920 <_dbus_user_database_lock_system@plt+0x6c2f4>
   18910:	stmiblt	r3!, {r0, r1, sp, lr}
   18914:			; <UNDEFINED> instruction: 0xf100b570
   18918:			; <UNDEFINED> instruction: 0xf1000408
   1891c:			; <UNDEFINED> instruction: 0x46050630
   18920:	stceq	8, cr15, [r4], {84}	; 0x54
   18924:	stmib	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18928:	strcc	r4, [r8], #-1568	; 0xfffff9e0
   1892c:			; <UNDEFINED> instruction: 0xffa8f7fe
   18930:	ldrhle	r4, [r5, #36]!	; 0x24
   18934:	pop	{r3, r5, r9, sl, lr}
   18938:			; <UNDEFINED> instruction: 0xf7ec4070
   1893c:			; <UNDEFINED> instruction: 0x4770bd93
   18940:			; <UNDEFINED> instruction: 0x460cb5f8
   18944:	movwcs	r6, #6410	; 0x190a
   18948:	strmi	r6, [r7], -r9, asr #17
   1894c:	stc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
   18950:	strtmi	fp, [r1], -r0, lsr #2
   18954:			; <UNDEFINED> instruction: 0xf7ec4605
   18958:	ldmdblt	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   1895c:	ldrtmi	r2, [r0], -r0, lsl #12
   18960:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   18964:			; <UNDEFINED> instruction: 0xf7f64621
   18968:	strmi	pc, [r6], -r9, lsl #30
   1896c:	stmdavs	r3!, {r3, r5, r8, ip, sp, pc}
   18970:	ldrtmi	r2, [r0], -r1, lsl #12
   18974:	eorvs	r4, r3, r3, lsr r4
   18978:			; <UNDEFINED> instruction: 0x4621bdf8
   1897c:			; <UNDEFINED> instruction: 0xf7ec4628
   18980:	stmdbvs	r1!, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   18984:	rscle	r2, r9, r0, lsl #18
   18988:	blcs	32a3c <_dbus_user_database_lock_system@plt+0x2c410>
   1898c:	stmiavs	r0!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
   18990:	sbceq	lr, r0, r7, lsl #22
   18994:			; <UNDEFINED> instruction: 0xf7ed6840
   18998:	strb	lr, [r0, lr, asr #24]!
   1899c:			; <UNDEFINED> instruction: 0x460cb570
   189a0:	stmdavs	r8, {r0, r2, r9, sl, lr}^
   189a4:	mrc2	7, 7, pc, cr6, cr6, {7}
   189a8:	andne	lr, r3, #212, 18	; 0x350000
   189ac:	strtmi	r2, [r8], -r0, lsl #6
   189b0:	ldc2	7, cr15, [r2, #-1016]!	; 0xfffffc08
   189b4:	strmi	r4, [r6], -r1, lsr #12
   189b8:	stcl	7, cr15, [r2, #948]!	; 0x3b4
   189bc:	tstlt	r9, r1, lsr #18
   189c0:	cmplt	fp, r3, lsr r8
   189c4:	blcc	72a58 <_dbus_user_database_lock_system@plt+0x6c42c>
   189c8:	tstlt	r3, r3, lsr #32
   189cc:			; <UNDEFINED> instruction: 0x4620bd70
   189d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   189d4:	svclt	0x0028f7fe
   189d8:	bl	172d60 <_dbus_user_database_lock_system@plt+0x16c734>
   189dc:	stmdavs	r8!, {r6, r7, r8, sl}^
   189e0:	stc	7, cr15, [r8], #-948	; 0xfffffc4c
   189e4:	svclt	0x0000e7ee
   189e8:	svcmi	0x00f0e92d
   189ec:	stc	3, cr2, [sp, #-0]
   189f0:	ldrmi	r8, [r4], -r2, lsl #22
   189f4:	cfmadd32	mvax4, mvfx4, mvfx8, mvfx11
   189f8:	addlt	r4, sp, r0, lsl sl
   189fc:	stmiavs	r9, {r1, r3, r8, fp, sp, lr}^
   18a00:			; <UNDEFINED> instruction: 0xf7fe9008
   18a04:	stmdacs	r0, {r0, r3, r8, sl, fp, ip, sp, lr, pc}
   18a08:	adchi	pc, r9, r0
   18a0c:			; <UNDEFINED> instruction: 0xf7ed4682
   18a10:	strmi	lr, [r4], -sl, lsl #25
   18a14:			; <UNDEFINED> instruction: 0xf0002800
   18a18:			; <UNDEFINED> instruction: 0xf8db80a2
   18a1c:			; <UNDEFINED> instruction: 0xf8da9008
   18a20:			; <UNDEFINED> instruction: 0xf0098000
   18a24:			; <UNDEFINED> instruction: 0xf8cd0301
   18a28:	movwls	sl, #4132	; 0x1024
   18a2c:	movweq	pc, #16393	; 0x4009	; <UNPREDICTABLE>
   18a30:	movwls	r4, #9922	; 0x26c2
   18a34:			; <UNDEFINED> instruction: 0xf00946c8
   18a38:	movwls	r0, #13088	; 0x3320
   18a3c:	movweq	pc, #8201	; 0x2009	; <UNPREDICTABLE>
   18a40:			; <UNDEFINED> instruction: 0xf0099304
   18a44:	movwls	r0, #21256	; 0x5308
   18a48:	tsteq	r0, #9	; <UNPREDICTABLE>
   18a4c:			; <UNDEFINED> instruction: 0xf0099306
   18a50:	movwls	r0, #29504	; 0x7340
   18a54:	ldrmi	lr, [r8, #10]
   18a58:	tstle	r4, r6, lsr #16
   18a5c:			; <UNDEFINED> instruction: 0xf8db686a
   18a60:	addsmi	r3, sl, #4
   18a64:	ldrtmi	sp, [r4], -lr
   18a68:	rsbsle	r2, r8, r0, lsl #28
   18a6c:	strmi	r6, [r2, #2213]!	; 0x8a5
   18a70:	mvnsle	r6, fp, lsr #17
   18a74:			; <UNDEFINED> instruction: 0xd1724598
   18a78:	ldrdcs	pc, [r4], -fp
   18a7c:	addsmi	r6, sl, #7012352	; 0x6b0000
   18a80:	strcs	sp, [r0], -sp, ror #2
   18a84:			; <UNDEFINED> instruction: 0xb1239b01
   18a88:			; <UNDEFINED> instruction: 0xf8db68ea
   18a8c:	addsmi	r3, sl, #12
   18a90:	blls	cd23c <_dbus_user_database_lock_system@plt+0xc6c10>
   18a94:			; <UNDEFINED> instruction: 0xf8dbb133
   18a98:	stmdbvs	r8!, {r2, r4, ip}^
   18a9c:	ldcl	7, cr15, [r6, #-948]	; 0xfffffc4c
   18aa0:	mvnle	r2, r0, lsl #16
   18aa4:	teqlt	r3, r3, lsl #22
   18aa8:	ldrdne	pc, [r0], -fp	; <UNPREDICTABLE>
   18aac:			; <UNDEFINED> instruction: 0xf7ed6a28
   18ab0:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
   18ab4:	blls	14d218 <_dbus_user_database_lock_system@plt+0x146bec>
   18ab8:			; <UNDEFINED> instruction: 0xf8dbb133
   18abc:	stmdbvs	r8!, {r4, ip}
   18ac0:	stcl	7, cr15, [r4, #-948]	; 0xfffffc4c
   18ac4:	bicle	r2, lr, r0, lsl #16
   18ac8:	teqlt	r3, r5, lsl #22
   18acc:			; <UNDEFINED> instruction: 0x1018f8db
   18ad0:			; <UNDEFINED> instruction: 0xf7ed69a8
   18ad4:	stmdacs	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   18ad8:	blls	1cd1f4 <_dbus_user_database_lock_system@plt+0x1c6bc8>
   18adc:	cmple	ip, r0, lsl #22
   18ae0:	blcs	3f704 <_dbus_user_database_lock_system@plt+0x390d8>
   18ae4:	bvs	ffaccc3c <_dbus_user_database_lock_system@plt+0xffac6610>
   18ae8:	ldrdcc	pc, [ip], -fp	; <UNPREDICTABLE>
   18aec:			; <UNDEFINED> instruction: 0x4611429a
   18af0:	bcs	4d1dc <_dbus_user_database_lock_system@plt+0x46bb0>
   18af4:			; <UNDEFINED> instruction: 0xf8dbdd4c
   18af8:	strcs	r3, [r0, -r8, lsr #32]
   18afc:	blcc	1335ac <_dbus_user_database_lock_system@plt+0x12cf80>
   18b00:	eorge	pc, r8, sp, asr #17
   18b04:	ldrtmi	r9, [r2], fp, lsl #8
   18b08:	stmdbeq	r4, {r1, r5, r7, r8, ip, sp, lr, pc}
   18b0c:	ldrmi	r4, [ip], -lr, lsl #12
   18b10:	bvs	1ad0b64 <_dbus_user_database_lock_system@plt+0x1aca538>
   18b14:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   18b18:	eor	pc, r7, r2, asr r8	; <UNPREDICTABLE>
   18b1c:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   18b20:			; <UNDEFINED> instruction: 0xf02e3701
   18b24:	ldrmi	r6, [lr, #576]	; 0x240
   18b28:			; <UNDEFINED> instruction: 0xf1bcd115
   18b2c:	andle	r0, r2, r0, lsl #30
   18b30:	stcl	7, cr15, [r4], {236}	; 0xec
   18b34:	adcsmi	fp, lr, #120, 18	; 0x1e0000
   18b38:			; <UNDEFINED> instruction: 0xf859d04a
   18b3c:			; <UNDEFINED> instruction: 0xf854cf04
   18b40:			; <UNDEFINED> instruction: 0xf1bc1f04
   18b44:	strbtmi	r0, [r0], -r0, lsl #4
   18b48:	andcs	fp, r1, #24, 30	; 0x60
   18b4c:	svclt	0x00181e0b
   18b50:	addsmi	r2, sl, #67108864	; 0x4000000
   18b54:			; <UNDEFINED> instruction: 0x4656d0dd
   18b58:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
   18b5c:	bmi	7d2970 <_dbus_user_database_lock_system@plt+0x7cc344>
   18b60:			; <UNDEFINED> instruction: 0xee18491e
   18b64:	ldrbtmi	r0, [sl], #-2576	; 0xfffff5f0
   18b68:			; <UNDEFINED> instruction: 0xf7ec4479
   18b6c:	andcs	lr, r0, r8, lsl #27
   18b70:	ldc	0, cr11, [sp], #52	; 0x34
   18b74:	pop	{r1, r8, r9, fp, pc}
   18b78:			; <UNDEFINED> instruction: 0xf8db8ff0
   18b7c:	stmibvs	r8!, {r2, r3, r4, ip}^
   18b80:	stcl	7, cr15, [r4], #948	; 0x3b4
   18b84:			; <UNDEFINED> instruction: 0xf47f2800
   18b88:	blls	204948 <_dbus_user_database_lock_system@plt+0x1fe31c>
   18b8c:			; <UNDEFINED> instruction: 0xd1aa2b00
   18b90:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   18b94:	ldrbmi	r4, [r0], -r1, lsr #12
   18b98:	mcr2	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   18b9c:			; <UNDEFINED> instruction: 0x1010f8db
   18ba0:			; <UNDEFINED> instruction: 0xf8dab111
   18ba4:			; <UNDEFINED> instruction: 0xb12b3000
   18ba8:	andlt	r2, sp, r1
   18bac:	blhi	d3ea8 <_dbus_user_database_lock_system@plt+0xcd87c>
   18bb0:	svchi	0x00f0e8bd
   18bb4:	ldrdeq	pc, [ip], -fp
   18bb8:	bl	ff7e0 <_dbus_user_database_lock_system@plt+0xf91b4>
   18bbc:	stmdavs	r0, {r6, r7}^
   18bc0:	bl	e56b7c <_dbus_user_database_lock_system@plt+0xe50550>
   18bc4:	andlt	r2, sp, r1
   18bc8:	blhi	d3ec4 <_dbus_user_database_lock_system@plt+0xcd898>
   18bcc:	svchi	0x00f0e8bd
   18bd0:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   18bd4:	ldrb	r9, [sp, fp, lsl #24]
   18bd8:	ldrdeq	r8, [r0], -r2
   18bdc:	andeq	r8, r0, r8, lsl #24
   18be0:	blmi	7eb460 <_dbus_user_database_lock_system@plt+0x7e4e34>
   18be4:	push	{r1, r3, r4, r5, r6, sl, lr}
   18be8:	strdlt	r4, [r8], r0
   18bec:	stcge	8, cr5, [r1, #-844]	; 0xfffffcb4
   18bf0:	streq	pc, [r8, -r0, lsl #2]
   18bf4:	ldmdaeq	r0!, {r8, ip, sp, lr, pc}
   18bf8:	movwls	r6, #30747	; 0x781b
   18bfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18c00:	ldrtmi	r4, [r1], -lr, lsl #12
   18c04:			; <UNDEFINED> instruction: 0xf7fe4638
   18c08:			; <UNDEFINED> instruction: 0xf857fe6d
   18c0c:	strtmi	r0, [r9], -r4, lsl #24
   18c10:	ldmib	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18c14:	strtmi	lr, [r8], -r8
   18c18:	stc	7, cr15, [r6, #944]	; 0x3b0
   18c1c:			; <UNDEFINED> instruction: 0x46044631
   18c20:	mcr2	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   18c24:	orrslt	r6, r3, r3, lsr #16
   18c28:			; <UNDEFINED> instruction: 0xf7ec4628
   18c2c:	stmdacs	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
   18c30:			; <UNDEFINED> instruction: 0x3708d1f1
   18c34:	mvnle	r4, r7, asr #10
   18c38:	blmi	26b468 <_dbus_user_database_lock_system@plt+0x264e3c>
   18c3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18c40:	blls	1f2cb0 <_dbus_user_database_lock_system@plt+0x1ec684>
   18c44:	qaddle	r4, sl, r6
   18c48:	pop	{r3, ip, sp, pc}
   18c4c:			; <UNDEFINED> instruction: 0x462881f0
   18c50:	ldcl	7, cr15, [r0], #-948	; 0xfffffc4c
   18c54:			; <UNDEFINED> instruction: 0xf7ede7e8
   18c58:	svclt	0x0000e9f4
   18c5c:			; <UNDEFINED> instruction: 0x0001adbc
   18c60:	andeq	r0, r0, ip, asr #12
   18c64:	andeq	sl, r1, r4, ror #26
   18c68:	svcmi	0x00f0e92d
   18c6c:	ldrmi	fp, [ip], -r5, lsl #1
   18c70:	strmi	r4, [r8], -r5, lsl #12
   18c74:	stmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   18c78:			; <UNDEFINED> instruction: 0xf7f64617
   18c7c:	tstlt	r4, r7, asr ip	; <UNPREDICTABLE>
   18c80:			; <UNDEFINED> instruction: 0xf7f64620
   18c84:			; <UNDEFINED> instruction: 0x4640fc57
   18c88:	movwls	r1, #15659	; 0x3d2b
   18c8c:	bl	fe6d6c48 <_dbus_user_database_lock_system@plt+0xfe6d061c>
   18c90:	bleq	2550ac <_dbus_user_database_lock_system@plt+0x24ea80>
   18c94:	strbmi	r4, [r0], -r6, lsl #12
   18c98:	bl	1456c54 <_dbus_user_database_lock_system@plt+0x1450628>
   18c9c:	stmdacs	r0, {r1, r9, sl, lr}
   18ca0:	movwcs	sp, #59	; 0x3b
   18ca4:	ldrmi	r9, [r9], -r3
   18ca8:			; <UNDEFINED> instruction: 0xf7fe4628
   18cac:	vmovne.s8	pc, d19[5]
   18cb0:	bls	e38c4 <_dbus_user_database_lock_system@plt+0xdd298>
   18cb4:	strcs	fp, [r0, #-3972]	; 0xfffff07c
   18cb8:	strmi	r4, [r2], lr, lsr #12
   18cbc:	ldrbmi	sp, [r8], -lr, asr #18
   18cc0:	strtmi	r4, [r2], -r3, asr #12
   18cc4:			; <UNDEFINED> instruction: 0xf8cd4639
   18cc8:			; <UNDEFINED> instruction: 0xf7fe9000
   18ccc:	stmdacs	r0, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   18cd0:			; <UNDEFINED> instruction: 0xf1bad03d
   18cd4:	andle	r0, r8, r0, lsl #30
   18cd8:			; <UNDEFINED> instruction: 0x46434650
   18cdc:	ldrtmi	r4, [r9], -r2, lsr #12
   18ce0:	andls	pc, r0, sp, asr #17
   18ce4:	mrc2	7, 2, pc, cr4, cr14, {7}
   18ce8:	smlalbblt	fp, r6, r8, r3
   18cec:			; <UNDEFINED> instruction: 0x46434630
   18cf0:	ldrtmi	r4, [r9], -r2, lsr #12
   18cf4:	andls	pc, r0, sp, asr #17
   18cf8:	mcr2	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   18cfc:	cmplt	r5, r8, lsr r3
   18d00:	strtmi	r4, [r2], -r3, asr #12
   18d04:			; <UNDEFINED> instruction: 0x46284639
   18d08:	andls	pc, r0, sp, asr #17
   18d0c:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   18d10:	andcs	fp, r1, r8, ror #3
   18d14:	pop	{r0, r2, ip, sp, pc}
   18d18:	mrcne	15, 3, r8, cr3, cr0, {7}
   18d1c:	stmdale	r9!, {r0, r1, r8, r9, fp, sp}
   18d20:	ldrbmi	r9, [r8], -r3, lsl #22
   18d24:	ldrtmi	r4, [r9], -r2, lsr #12
   18d28:	strbeq	lr, [r6], r3, lsl #22
   18d2c:	andls	pc, r0, sp, asr #17
   18d30:	strcc	r4, [r4], -r3, asr #12
   18d34:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   18d38:	strbmi	fp, [r3], -r8, asr #2
   18d3c:	ldrtmi	r4, [r9], -r2, lsr #12
   18d40:			; <UNDEFINED> instruction: 0xf8cd4630
   18d44:			; <UNDEFINED> instruction: 0xf7fe9000
   18d48:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
   18d4c:	strbmi	sp, [r8], -r1, ror #3
   18d50:	bl	4d6d0c <_dbus_user_database_lock_system@plt+0x4d06e0>
   18d54:	andlt	r2, r5, r0
   18d58:	svchi	0x00f0e8bd
   18d5c:	ldrtmi	r1, [r1], -fp, lsr #26
   18d60:	fstmiaxeq	r6, {d30}	;@ Deprecated
   18d64:	movwcs	r4, #1576	; 0x628
   18d68:	streq	pc, [r4], -ip, lsl #2
   18d6c:	blx	1556d6e <_dbus_user_database_lock_system@plt+0x1550742>
   18d70:	str	r4, [r4, r5, lsl #12]!
   18d74:	strtmi	r4, [r2], -r3, asr #12
   18d78:			; <UNDEFINED> instruction: 0x46584639
   18d7c:	andls	pc, r0, sp, asr #17
   18d80:	mcr2	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   18d84:	bicle	r2, r4, r0, lsl #16
   18d88:	svclt	0x0000e7e1
   18d8c:	svcmi	0x00f0e92d
   18d90:	bmi	19ea5e8 <_dbus_user_database_lock_system@plt+0x19e3fbc>
   18d94:	blmi	19ea618 <_dbus_user_database_lock_system@plt+0x19e3fec>
   18d98:	ldrbtmi	fp, [sl], #-161	; 0xffffff5f
   18d9c:	strmi	r4, [r8], -r0, lsl #13
   18da0:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   18da4:			; <UNDEFINED> instruction: 0xf10dad11
   18da8:			; <UNDEFINED> instruction: 0xf8df090c
   18dac:	ldmdavs	fp, {r2, r3, r7, r8, sp, pc}
   18db0:			; <UNDEFINED> instruction: 0xf04f931f
   18db4:			; <UNDEFINED> instruction: 0xf7f60300
   18db8:			; <UNDEFINED> instruction: 0xf7f1ff3f
   18dbc:			; <UNDEFINED> instruction: 0x462afe9d
   18dc0:	ldrbtmi	r4, [sl], #1609	; 0x649
   18dc4:	strtmi	r4, [r0], -r3, lsl #13
   18dc8:	ldc2l	0, cr15, [r6], #-0
   18dcc:	bge	c5ab4 <_dbus_user_database_lock_system@plt+0xbf488>
   18dd0:	strmi	sl, [r4], -r1, lsl #18
   18dd4:			; <UNDEFINED> instruction: 0xf7ed4668
   18dd8:	blmi	1653090 <_dbus_user_database_lock_system@plt+0x164ca64>
   18ddc:			; <UNDEFINED> instruction: 0x46284958
   18de0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   18de4:			; <UNDEFINED> instruction: 0xf102681a
   18de8:			; <UNDEFINED> instruction: 0xf8c30c01
   18dec:			; <UNDEFINED> instruction: 0xf000c000
   18df0:	msrlt	SPSR_f, pc, asr #25
   18df4:			; <UNDEFINED> instruction: 0x46284953
   18df8:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
   18dfc:	stc2l	0, cr15, [r8], {0}
   18e00:	ldmdbmi	r1, {r4, r5, r8, ip, sp, pc}^
   18e04:	bls	6a6ac <_dbus_user_database_lock_system@plt+0x64080>
   18e08:			; <UNDEFINED> instruction: 0xf0004479
   18e0c:	ldmiblt	r0, {r0, r6, r7, sl, fp, ip, sp, lr, pc}^
   18e10:	strbmi	r4, [r8], -r9, lsr #12
   18e14:	ldc2	0, cr15, [sl]
   18e18:			; <UNDEFINED> instruction: 0xf7ec4620
   18e1c:	blmi	1314b5c <_dbus_user_database_lock_system@plt+0x130e530>
   18e20:	stmdbmi	fp, {r3, r4, r5, r9, sl, lr}^
   18e24:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   18e28:			; <UNDEFINED> instruction: 0xf7ec4479
   18e2c:	andcs	lr, r0, r2, lsl #28
   18e30:	blmi	102b758 <_dbus_user_database_lock_system@plt+0x102512c>
   18e34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18e38:	blls	7f2ea8 <_dbus_user_database_lock_system@plt+0x7ec87c>
   18e3c:	cmnle	r5, sl, asr r0
   18e40:	pop	{r0, r5, ip, sp, pc}
   18e44:	stmdbmi	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   18e48:	bls	aa6f0 <_dbus_user_database_lock_system@plt+0xa40c4>
   18e4c:			; <UNDEFINED> instruction: 0xf0004479
   18e50:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   18e54:			; <UNDEFINED> instruction: 0x4658d0dc
   18e58:	mcrr2	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
   18e5c:	ldrbtmi	r4, [r9], #-2367	; 0xfffff6c1
   18e60:	strtmi	r4, [r8], -r2, lsl #12
   18e64:	ldc2	0, cr15, [r4], {0}
   18e68:	sbcsle	r2, r1, r0, lsl #16
   18e6c:			; <UNDEFINED> instruction: 0xf7f74658
   18e70:	ldmdbmi	fp!, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   18e74:			; <UNDEFINED> instruction: 0x46024479
   18e78:			; <UNDEFINED> instruction: 0xf0004628
   18e7c:	stmdacs	r0, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
   18e80:	ldrbmi	sp, [r8], -r6, asr #1
   18e84:	ldc2	7, cr15, [r0], #-988	; 0xfffffc24
   18e88:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
   18e8c:	strtmi	r4, [r8], -r2, lsl #12
   18e90:	ldc2l	0, cr15, [lr], #-0
   18e94:	adcsle	r2, fp, r0, lsl #16
   18e98:			; <UNDEFINED> instruction: 0xf7f74658
   18e9c:	ldmdbmi	r2!, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
   18ea0:			; <UNDEFINED> instruction: 0x46024479
   18ea4:			; <UNDEFINED> instruction: 0xf0004628
   18ea8:	stmdacs	r0, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   18eac:			; <UNDEFINED> instruction: 0x4658d0b0
   18eb0:	ldc2	7, cr15, [lr], {247}	; 0xf7
   18eb4:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
   18eb8:	strtmi	r4, [r8], -r2, lsl #12
   18ebc:	stc2l	0, cr15, [r8], #-0
   18ec0:	adcle	r2, r5, r0, lsl #16
   18ec4:			; <UNDEFINED> instruction: 0xf7f74658
   18ec8:	stmdbmi	r9!, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
   18ecc:			; <UNDEFINED> instruction: 0x46024479
   18ed0:			; <UNDEFINED> instruction: 0xf0004628
   18ed4:	stmdacs	r0, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   18ed8:			; <UNDEFINED> instruction: 0x4658d09a
   18edc:	stc2	7, cr15, [ip], {247}	; 0xf7
   18ee0:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
   18ee4:	strtmi	r4, [r8], -r2, lsl #12
   18ee8:	mrrc2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
   18eec:	addle	r2, pc, r0, lsl #16
   18ef0:			; <UNDEFINED> instruction: 0xf7f74658
   18ef4:	stmdbmi	r0!, {r0, r1, sl, fp, ip, sp, lr, pc}
   18ef8:			; <UNDEFINED> instruction: 0x46024479
   18efc:			; <UNDEFINED> instruction: 0xf0004628
   18f00:	stmdacs	r0, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   18f04:	strtmi	sp, [r9], -r4, lsl #1
   18f08:			; <UNDEFINED> instruction: 0xf0004648
   18f0c:	stmdacs	r0, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   18f10:	strbmi	sp, [r1], -r2, lsl #1
   18f14:			; <UNDEFINED> instruction: 0x46224630
   18f18:			; <UNDEFINED> instruction: 0xff60f7f6
   18f1c:			; <UNDEFINED> instruction: 0xf43f2800
   18f20:	qsub16mi	sl, r0, fp
   18f24:	cdp	7, 12, cr15, cr8, cr12, {7}
   18f28:	str	r2, [r1, r1]
   18f2c:	stm	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18f30:	andeq	sl, r1, r6, lsl #24
   18f34:	andeq	r0, r0, ip, asr #12
   18f38:	ldrdeq	sl, [r1], -lr
   18f3c:	andeq	fp, r1, r0, asr #16
   18f40:			; <UNDEFINED> instruction: 0x000089be
   18f44:	andeq	r8, r0, lr, lsr #19
   18f48:			; <UNDEFINED> instruction: 0x000089b8
   18f4c:	andeq	r0, r0, r0, lsr r6
   18f50:	ldrdeq	r4, [r0], -ip
   18f54:	andeq	sl, r1, ip, ror #22
   18f58:	andeq	r8, r0, ip, lsl #19
   18f5c:	muleq	r0, r6, r9
   18f60:	muleq	r0, r4, r9
   18f64:	muleq	r0, sl, r9
   18f68:	andeq	r8, r0, r0, lsl #19
   18f6c:	andeq	r8, r0, sl, ror r9
   18f70:	andeq	r8, r0, r4, lsl #19
   18f74:	andeq	r8, r0, sl, ror #18
   18f78:	andeq	r8, r0, r4, ror #18
   18f7c:	svcmi	0x00f0e92d
   18f80:	svcmi	0x008cb0b1
   18f84:	strls	sl, [r0], #-3090	; 0xfffff3ee
   18f88:	stcmi	6, cr4, [fp], {22}
   18f8c:	movwls	r4, #5247	; 0x147f
   18f90:	ldrmi	r4, [r1], -r9, lsl #13
   18f94:	ldmdbpl	ip!, {r0, r3, r7, r9, fp, lr}
   18f98:	ldrbtmi	r4, [sl], #-1565	; 0xfffff9e3
   18f9c:	stmdavs	r4!, {r8, r9, sp}
   18fa0:			; <UNDEFINED> instruction: 0xf04f942f
   18fa4:	strmi	r0, [r0], r0, lsl #8
   18fa8:	blx	1e56f98 <_dbus_user_database_lock_system@plt+0x1e5096c>
   18fac:	ldrbtmi	r4, [pc], #-3972	; 18fb4 <_dbus_user_database_lock_system@plt+0x12988>
   18fb0:	stmdacs	r0, {r2, r9, sl, lr}
   18fb4:	stmdacs	r1, {r2, r3, r6, ip, lr, pc}
   18fb8:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   18fbc:			; <UNDEFINED> instruction: 0xf10dd13b
   18fc0:			; <UNDEFINED> instruction: 0xf10d0a84
   18fc4:	ldrtmi	r0, [r0], -ip, asr #22
   18fc8:			; <UNDEFINED> instruction: 0x46594652
   18fcc:	blx	1d54fd6 <_dbus_user_database_lock_system@plt+0x1d4e9aa>
   18fd0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   18fd4:	blmi	1f0d0f4 <_dbus_user_database_lock_system@plt+0x1f06ac8>
   18fd8:	ldmdbmi	fp!, {r4, r6, r9, sl, lr}^
   18fdc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   18fe0:			; <UNDEFINED> instruction: 0xf102685a
   18fe4:			; <UNDEFINED> instruction: 0xf8c30c01
   18fe8:			; <UNDEFINED> instruction: 0xf000c004
   18fec:			; <UNDEFINED> instruction: 0xb198fbd1
   18ff0:			; <UNDEFINED> instruction: 0xf7f69812
   18ff4:	ldmdbmi	r5!, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   18ff8:			; <UNDEFINED> instruction: 0x46024479
   18ffc:			; <UNDEFINED> instruction: 0xf0004650
   19000:	smlalbtlt	pc, r8, r7, fp	; <UNPREDICTABLE>
   19004:			; <UNDEFINED> instruction: 0xf7f79812
   19008:	ldmdbmi	r1!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   1900c:			; <UNDEFINED> instruction: 0x46024479
   19010:			; <UNDEFINED> instruction: 0xf0004650
   19014:	bllt	1c57f10 <_dbus_user_database_lock_system@plt+0x1c518e4>
   19018:			; <UNDEFINED> instruction: 0x46584651
   1901c:	blx	fedd5026 <_dbus_user_database_lock_system@plt+0xfedce9fa>
   19020:	strtmi	r4, [r8], -ip, ror #22
   19024:	strcs	r4, [r0], #-2412	; 0xfffff694
   19028:	ldrbtmi	r5, [r9], #-2298	; 0xfffff706
   1902c:	stc	7, cr15, [r0, #-944]	; 0xfffffc50
   19030:			; <UNDEFINED> instruction: 0xf7ec4630
   19034:	bmi	1a94944 <_dbus_user_database_lock_system@plt+0x1a8e318>
   19038:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
   1903c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19040:	subsmi	r9, sl, pc, lsr #22
   19044:	adcshi	pc, r3, r0, asr #32
   19048:	eorslt	r4, r1, r0, lsr #12
   1904c:	svchi	0x00f0e8bd
   19050:	strtmi	r4, [r8], -r3, ror #22
   19054:	stmdbmi	r4!, {r0, r1, r5, r6, r9, fp, lr}^
   19058:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1905c:			; <UNDEFINED> instruction: 0xf7ec4479
   19060:	strb	lr, [r8, lr, lsl #22]!
   19064:			; <UNDEFINED> instruction: 0x46284b5b
   19068:	ldrtmi	r4, [r4], -r0, ror #18
   1906c:	ldrbtmi	r5, [r9], #-2298	; 0xfffff706
   19070:	ldcl	7, cr15, [lr], {236}	; 0xec
   19074:	ldmdals	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   19078:	blx	ffd5705a <_dbus_user_database_lock_system@plt+0xffd50a2e>
   1907c:	ldrbtmi	r4, [r9], #-2396	; 0xfffff6a4
   19080:	ldrbmi	r4, [r0], -r2, lsl #12
   19084:	blx	fe15508e <_dbus_user_database_lock_system@plt+0xfe14ea62>
   19088:	sbcle	r2, r5, r0, lsl #16
   1908c:			; <UNDEFINED> instruction: 0xf7f79812
   19090:	ldmdbmi	r8, {r0, r6, r8, r9, fp, ip, sp, lr, pc}^
   19094:			; <UNDEFINED> instruction: 0x46024479
   19098:			; <UNDEFINED> instruction: 0xf0004650
   1909c:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   190a0:	ldmdals	r2, {r1, r3, r4, r5, r7, ip, lr, pc}
   190a4:	stc2l	7, cr15, [sl, #-984]	; 0xfffffc28
   190a8:	ldrbtmi	r4, [r9], #-2387	; 0xfffff6ad
   190ac:	ldrbmi	r4, [r0], -r2, lsl #12
   190b0:	blx	fed550ba <_dbus_user_database_lock_system@plt+0xfed4ea8e>
   190b4:	adcle	r2, pc, r0, lsl #16
   190b8:	blge	47f108 <_dbus_user_database_lock_system@plt+0x478adc>
   190bc:	stmdbge	r8, {r0, r1, r3, r9, fp, sp, pc}
   190c0:	blge	43dce0 <_dbus_user_database_lock_system@plt+0x4376b4>
   190c4:	bge	27d8cc <_dbus_user_database_lock_system@plt+0x2772a0>
   190c8:	blge	3fdce4 <_dbus_user_database_lock_system@plt+0x3f76b8>
   190cc:	blge	3bdce4 <_dbus_user_database_lock_system@plt+0x3b76b8>
   190d0:	blge	37dce4 <_dbus_user_database_lock_system@plt+0x3776b8>
   190d4:	blge	33dce4 <_dbus_user_database_lock_system@plt+0x3376b8>
   190d8:	blge	2bdce4 <_dbus_user_database_lock_system@plt+0x2b76b8>
   190dc:	ldc	7, cr15, [r8], {236}	; 0xec
   190e0:	bls	22b600 <_dbus_user_database_lock_system@plt+0x224fd4>
   190e4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   190e8:	blx	14d50f2 <_dbus_user_database_lock_system@plt+0x14ceac6>
   190ec:	addsle	r2, r3, r0, lsl #16
   190f0:	ldrbmi	r4, [r0], -r3, asr #18
   190f4:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   190f8:	blx	12d5102 <_dbus_user_database_lock_system@plt+0x12cead6>
   190fc:	addle	r2, fp, r0, lsl #16
   19100:	ldrbmi	r4, [r0], -r0, asr #18
   19104:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
   19108:	blx	10d5112 <_dbus_user_database_lock_system@plt+0x10ceae6>
   1910c:	addle	r2, r3, r0, lsl #16
   19110:			; <UNDEFINED> instruction: 0x4650493d
   19114:	ldrbtmi	r9, [r9], #-2571	; 0xfffff5f5
   19118:	blx	ed5122 <_dbus_user_database_lock_system@plt+0xeceaf6>
   1911c:			; <UNDEFINED> instruction: 0xf43f2800
   19120:	ldmdbmi	sl!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   19124:	bls	32aa6c <_dbus_user_database_lock_system@plt+0x324440>
   19128:			; <UNDEFINED> instruction: 0xf0004479
   1912c:	stmdacs	r0, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   19130:	svcge	0x0072f43f
   19134:			; <UNDEFINED> instruction: 0x46504936
   19138:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
   1913c:	blx	a55146 <_dbus_user_database_lock_system@plt+0xa4eb1a>
   19140:			; <UNDEFINED> instruction: 0xf43f2800
   19144:	ldmdbmi	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   19148:	bls	3aaa90 <_dbus_user_database_lock_system@plt+0x3a4464>
   1914c:			; <UNDEFINED> instruction: 0xf0004479
   19150:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   19154:	svcge	0x0060f43f
   19158:	ldrbmi	r4, [r0], -pc, lsr #18
   1915c:	ldrbtmi	r9, [r9], #-2575	; 0xfffff5f1
   19160:	blx	5d516a <_dbus_user_database_lock_system@plt+0x5ceb3e>
   19164:			; <UNDEFINED> instruction: 0xf43f2800
   19168:	stmdbmi	ip!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
   1916c:	bls	42aab4 <_dbus_user_database_lock_system@plt+0x424488>
   19170:			; <UNDEFINED> instruction: 0xf0004479
   19174:	stmdacs	r0, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   19178:	svcge	0x004ef43f
   1917c:	ldrbmi	r4, [r0], -r8, lsr #18
   19180:	ldrbtmi	r9, [r9], #-2577	; 0xfffff5ef
   19184:	blx	15518e <_dbus_user_database_lock_system@plt+0x14eb62>
   19188:			; <UNDEFINED> instruction: 0xf43f2800
   1918c:	ldrbmi	sl, [r1], -r5, asr #30
   19190:			; <UNDEFINED> instruction: 0xf0004658
   19194:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   19198:	svcge	0x0042f43f
   1919c:	strbmi	r4, [r8], -r1, asr #12
   191a0:			; <UNDEFINED> instruction: 0xf7f64632
   191a4:	stmdacs	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   191a8:	svcge	0x003af43f
   191ac:			; <UNDEFINED> instruction: 0xf7ece740
   191b0:	svclt	0x0000ef48
   191b4:	andeq	sl, r1, r4, lsl sl
   191b8:	andeq	r0, r0, ip, asr #12
   191bc:	ldrdeq	r8, [r0], -lr
   191c0:	strdeq	sl, [r1], -r2
   191c4:	andeq	fp, r1, r4, asr #12
   191c8:	andeq	r8, r0, r2, asr #15
   191cc:	andeq	r8, r0, ip, lsr #16
   191d0:	andeq	r8, r0, r4, lsl r8
   191d4:	andeq	r0, r0, r0, lsr r6
   191d8:	ldrdeq	r4, [r0], -sl
   191dc:	andeq	sl, r1, r6, ror #18
   191e0:	strdeq	r4, [r0], -ip
   191e4:	andeq	r8, r0, sl, lsr #16
   191e8:	andeq	r4, r0, ip, lsl r3
   191ec:	muleq	r0, r6, r0
   191f0:	ldrdeq	r8, [r0], -r2
   191f4:			; <UNDEFINED> instruction: 0x000087b8
   191f8:	andeq	r8, r0, r2, lsr #16
   191fc:	strdeq	r8, [r0], -r2
   19200:	strdeq	r8, [r0], -sl
   19204:	strdeq	r8, [r0], -lr
   19208:	ldrdeq	r8, [r0], -r6
   1920c:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   19210:	ldrdeq	r8, [r0], -r6
   19214:	ldrdeq	r8, [r0], -ip
   19218:	ldrdeq	r8, [r0], -lr
   1921c:			; <UNDEFINED> instruction: 0x000087b4
   19220:			; <UNDEFINED> instruction: 0x000087b6
   19224:	svcmi	0x00f0e92d
   19228:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   1922c:	strmi	r8, [pc], -r4, lsl #22
   19230:	strcs	r4, [r0], #-2659	; 0xfffff59d
   19234:	mcr	4, 0, r4, cr8, cr10, {3}
   19238:	smulllt	r1, r5, r0, sl
   1923c:	blmi	187de44 <_dbus_user_database_lock_system@plt+0x1877818>
   19240:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19244:			; <UNDEFINED> instruction: 0xf04f9343
   19248:	andls	r0, r2, r0, lsl #6
   1924c:			; <UNDEFINED> instruction: 0xf7f69405
   19250:			; <UNDEFINED> instruction: 0x4606f999
   19254:			; <UNDEFINED> instruction: 0xf7f64638
   19258:			; <UNDEFINED> instruction: 0xf7f1fcef
   1925c:	bge	1d83a8 <_dbus_user_database_lock_system@plt+0x1d1d7c>
   19260:	strmi	sl, [r1], r5, lsl #18
   19264:			; <UNDEFINED> instruction: 0xf7fd4630
   19268:	blmi	1617f64 <_dbus_user_database_lock_system@plt+0x1611938>
   1926c:	movwls	r4, #5243	; 0x147b
   19270:	bmi	15c7818 <_dbus_user_database_lock_system@plt+0x15c11ec>
   19274:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   19278:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1927c:	subsmi	r9, sl, r3, asr #22
   19280:	addshi	pc, fp, r0, asr #32
   19284:	ldc	0, cr11, [sp], #276	; 0x114
   19288:	pop	{r2, r8, r9, fp, pc}
   1928c:	qsub8mi	r8, r8, r0
   19290:	cdp	7, 14, cr15, cr2, cr12, {7}
   19294:	stmdacs	r0, {r0, r1, ip, pc}
   19298:	blge	30d448 <_dbus_user_database_lock_system@plt+0x306e1c>
   1929c:	beq	19556d8 <_dbus_user_database_lock_system@plt+0x194f0ac>
   192a0:			; <UNDEFINED> instruction: 0x461d4619
   192a4:	bcc	454ad0 <_dbus_user_database_lock_system@plt+0x44e4a4>
   192a8:	stmib	r2, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   192ac:	strtmi	r4, [r8], -r8, asr #20
   192b0:	cmncs	r1, r3, asr r6
   192b4:			; <UNDEFINED> instruction: 0xf7ec447a
   192b8:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
   192bc:	bls	1cd418 <_dbus_user_database_lock_system@plt+0x1c6dec>
   192c0:	sfmle	f4, 2, [r2, #-648]!	; 0xfffffd78
   192c4:			; <UNDEFINED> instruction: 0xf10d4b43
   192c8:	vstmdbge	r7!, {d0-d13}
   192cc:	mcr	4, 0, r4, cr8, cr11, {3}
   192d0:	and	r3, r2, r0, lsl sl
   192d4:	adcmi	r3, r2, #16777216	; 0x1000000
   192d8:	blls	19083c <_dbus_user_database_lock_system@plt+0x18a210>
   192dc:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   192e0:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   192e4:	blcs	eb7318 <_dbus_user_database_lock_system@plt+0xeb0cec>
   192e8:			; <UNDEFINED> instruction: 0x4658d1f4
   192ec:	bl	ffed72a4 <_dbus_user_database_lock_system@plt+0xffed0c78>
   192f0:			; <UNDEFINED> instruction: 0x46304659
   192f4:	blx	ff1572f0 <_dbus_user_database_lock_system@plt+0xff150cc4>
   192f8:			; <UNDEFINED> instruction: 0xf83af7fe
   192fc:	andcs	r4, r0, #45088768	; 0x2b00000
   19300:	strmi	r2, [r7], -r5, ror #2
   19304:			; <UNDEFINED> instruction: 0xf7ec4650
   19308:	movtlt	lr, #36208	; 0x8d70
   1930c:	cmncs	r3, r5, lsl #20
   19310:	strbmi	r4, [r2], #-1576	; 0xfffff9d8
   19314:	b	13d72cc <_dbus_user_database_lock_system@plt+0x13d0ca0>
   19318:			; <UNDEFINED> instruction: 0xf10db1f0
   1931c:	mrc	8, 0, r0, cr8, cr4, {6}
   19320:	cmncs	r1, r0, lsl sl
   19324:	strbmi	r4, [r3], -r8, lsr #12
   19328:	ldcl	7, cr15, [lr, #-944]	; 0xfffffc50
   1932c:	ldrtmi	fp, [r9], -r0, lsr #3
   19330:	strbmi	r4, [r8], -r2, asr #12
   19334:	blx	bd7338 <_dbus_user_database_lock_system@plt+0xbd0d0c>
   19338:	cmplt	r0, r1, asr #12
   1933c:			; <UNDEFINED> instruction: 0xf7ec4628
   19340:	strhlt	lr, [r8, #-232]	; 0xffffff18
   19344:	ldrbmi	r4, [r0], -r9, lsr #12
   19348:	cdp	7, 11, cr15, cr2, cr12, {7}
   1934c:	bls	1c5854 <_dbus_user_database_lock_system@plt+0x1bf228>
   19350:	strtmi	lr, [r8], -r0, asr #15
   19354:	b	125730c <_dbus_user_database_lock_system@plt+0x1250ce0>
   19358:	ldrbmi	r4, [r0], -r9, lsr #12
   1935c:	b	1157314 <_dbus_user_database_lock_system@plt+0x1150ce8>
   19360:	beq	454bcc <_dbus_user_database_lock_system@plt+0x44e5a0>
   19364:			; <UNDEFINED> instruction: 0xf7ec4651
   19368:	stmdals	r3, {r6, r9, fp, sp, lr, pc}
   1936c:	stc	7, cr15, [r4], #944	; 0x3b0
   19370:			; <UNDEFINED> instruction: 0xf7ed9805
   19374:	blmi	6535ac <_dbus_user_database_lock_system@plt+0x64cf80>
   19378:	ldmdbmi	r8, {r0, r9, fp, ip, pc}
   1937c:	ldmpl	r2, {fp, ip, pc}^
   19380:			; <UNDEFINED> instruction: 0xf7ec4479
   19384:	andcs	lr, r0, r6, asr fp
   19388:	mrc	7, 0, lr, cr9, cr3, {3}
   1938c:			; <UNDEFINED> instruction: 0x46510a10
   19390:	cdp	7, 8, cr15, cr14, cr12, {7}
   19394:	rscle	r2, r8, r0, lsl #16
   19398:	cdp	12, 1, cr9, cr8, cr3, {0}
   1939c:	stmdbls	r2, {r4, r7, r9, fp}
   193a0:			; <UNDEFINED> instruction: 0xf7f64622
   193a4:	stmdacs	r0, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   193a8:			; <UNDEFINED> instruction: 0x4620d0df
   193ac:	stc	7, cr15, [r4], {236}	; 0xec
   193b0:			; <UNDEFINED> instruction: 0xf7ed9805
   193b4:	andcs	lr, r1, ip, ror #16
   193b8:			; <UNDEFINED> instruction: 0xf7ece75b
   193bc:	svclt	0x0000ee42
   193c0:	andeq	sl, r1, ip, ror #14
   193c4:	andeq	r0, r0, ip, asr #12
   193c8:	andeq	sl, r1, r4, lsr r7
   193cc:	andeq	sl, r1, sl, lsr #14
   193d0:	muleq	r0, r4, r6
   193d4:	andeq	r9, r0, ip
   193d8:	andeq	r0, r0, r0, lsr r6
   193dc:	andeq	r3, r0, r4, lsl #27
   193e0:	blmi	b2bc94 <_dbus_user_database_lock_system@plt+0xb25668>
   193e4:	ldrblt	r4, [r0, #1146]!	; 0x47a
   193e8:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   193ec:	ldmdavs	fp, {r2, r9, sl, lr}
   193f0:			; <UNDEFINED> instruction: 0xf04f9305
   193f4:			; <UNDEFINED> instruction: 0xf7ed0300
   193f8:	stccs	8, cr14, [r1], {208}	; 0xd0
   193fc:	strmi	r6, [r5], -r6, lsl #16
   19400:	stccs	0, cr13, [pc], {31}
   19404:			; <UNDEFINED> instruction: 0x466cd112
   19408:	strtmi	sl, [r0], -r4, lsl #18
   1940c:			; <UNDEFINED> instruction: 0xf8ad2371
   19410:			; <UNDEFINED> instruction: 0xf7ec3010
   19414:	blmi	8541bc <_dbus_user_database_lock_system@plt+0x84db90>
   19418:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1941c:	blle	ae3424 <_dbus_user_database_lock_system@plt+0xadcdf8>
   19420:	movwcs	r4, #5665	; 0x1621
   19424:			; <UNDEFINED> instruction: 0xf7eb2200
   19428:			; <UNDEFINED> instruction: 0xb328eff2
   1942c:	blmi	66bca0 <_dbus_user_database_lock_system@plt+0x665674>
   19430:	eorvs	r4, lr, sl, ror r4
   19434:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19438:	subsmi	r9, sl, r5, lsl #22
   1943c:	andlt	sp, r7, r6, lsr #2
   19440:			; <UNDEFINED> instruction: 0x466fbdf0
   19444:	ldrtmi	sl, [r8], -r4, lsl #18
   19448:			; <UNDEFINED> instruction: 0xf8ad2372
   1944c:			; <UNDEFINED> instruction: 0xf7ec3010
   19450:	blmi	514180 <_dbus_user_database_lock_system@plt+0x50db54>
   19454:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   19458:	stclle	8, cr2, [r7]
   1945c:	ldrtmi	r4, [r9], -r3, lsr #12
   19460:			; <UNDEFINED> instruction: 0xf7eb2200
   19464:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   19468:	stmdbmi	lr, {r5, r6, r7, r8, ip, lr, pc}
   1946c:	andcs	r2, r2, lr, lsr #4
   19470:			; <UNDEFINED> instruction: 0xf7ec4479
   19474:			; <UNDEFINED> instruction: 0xe7d9ead2
   19478:	subcs	r4, sp, #180224	; 0x2c000
   1947c:	ldrbtmi	r2, [r9], #-2
   19480:			; <UNDEFINED> instruction: 0xf7ec3130
   19484:	andcs	lr, r1, sl, asr #21
   19488:	b	fe457440 <_dbus_user_database_lock_system@plt+0xfe450e14>
   1948c:	ldcl	7, cr15, [r8, #944]	; 0x3b0
   19490:			; <UNDEFINED> instruction: 0x0001a5bc
   19494:	andeq	r0, r0, ip, asr #12
   19498:	andeq	fp, r1, r0, lsl r2
   1949c:	andeq	sl, r1, r0, ror r5
   194a0:	ldrdeq	fp, [r1], -r4
   194a4:	andeq	r8, r0, r8, ror #21
   194a8:	ldrdeq	r8, [r0], -sl
   194ac:	vst3.8	{d27,d29,d31}, [pc], r8
   194b0:	blmi	1b5ebc <_dbus_user_database_lock_system@plt+0x1af890>
   194b4:	stfmis	f2, [r6], {1}
   194b8:	stmdami	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
   194bc:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
   194c0:			; <UNDEFINED> instruction: 0xf7ec681b
   194c4:	andcs	lr, r1, r4, asr sp
   194c8:	stmda	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   194cc:	andeq	sl, r1, r8, ror #9
   194d0:	andeq	r0, r0, r0, asr r6
   194d4:			; <UNDEFINED> instruction: 0x000084be
   194d8:	blmi	f6bdd0 <_dbus_user_database_lock_system@plt+0xf657a4>
   194dc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   194e0:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
   194e4:	strmi	sl, [r5], -r5, lsl #24
   194e8:	movwls	r6, #38939	; 0x981b
   194ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   194f0:			; <UNDEFINED> instruction: 0xf000e001
   194f4:	strtmi	pc, [r0], -r3, lsl #29
   194f8:	cdp	7, 9, cr15, cr4, cr12, {7}
   194fc:	rscsle	r2, r8, r0, lsl #16
   19500:	ldrbtmi	r4, [lr], #-3636	; 0xfffff1cc
   19504:	stmdacs	r0, {r4, r5, fp, sp, lr}
   19508:	blls	1905bc <_dbus_user_database_lock_system@plt+0x189f90>
   1950c:	suble	r2, fp, r0, lsl #22
   19510:	ldmdavc	sp, {r0, r9, sl, fp, sp, pc}
   19514:			; <UNDEFINED> instruction: 0xf7ec4620
   19518:	ldrtmi	lr, [r0], -r0, lsr #16
   1951c:	stcl	7, cr15, [lr, #944]	; 0x3b0
   19520:	andsle	r2, r4, r1, ror sp
   19524:	tstle	r7, r2, ror sp
   19528:	ldrtmi	r4, [r1], -fp, lsr #22
   1952c:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   19530:			; <UNDEFINED> instruction: 0xff58f7f1
   19534:	eorsle	r2, lr, r0, lsl #16
   19538:	blmi	96bde0 <_dbus_user_database_lock_system@plt+0x9657b4>
   1953c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19540:	blls	2735b0 <_dbus_user_database_lock_system@plt+0x26cf84>
   19544:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
   19548:	andlt	r2, sl, r1
   1954c:	blmi	948b14 <_dbus_user_database_lock_system@plt+0x9424e8>
   19550:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   19554:	blx	ff5d7520 <_dbus_user_database_lock_system@plt+0xff5d0ef4>
   19558:	rscle	r2, sp, r0, lsl #16
   1955c:	cdp2	0, 4, cr15, cr6, cr0, {0}
   19560:	andcs	lr, r1, #61341696	; 0x3a80000
   19564:			; <UNDEFINED> instruction: 0xf7ec4621
   19568:	stmdacs	r1, {r3, r5, r9, fp, sp, lr, pc}
   1956c:	ldmdami	sp, {r0, r2, r3, r6, r7, ip, lr, pc}
   19570:	ldrbtcc	pc, [pc], #79	; 19578 <_dbus_user_database_lock_system@plt+0x12f4c>	; <UNPREDICTABLE>
   19574:			; <UNDEFINED> instruction: 0xf7ec4478
   19578:	ldmvs	r0!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1957c:	blx	ff0d7548 <_dbus_user_database_lock_system@plt+0xff0d0f1c>
   19580:			; <UNDEFINED> instruction: 0xf0004629
   19584:			; <UNDEFINED> instruction: 0x4628fb91
   19588:	bl	fe457540 <_dbus_user_database_lock_system@plt+0xfe450f14>
   1958c:			; <UNDEFINED> instruction: 0xf7ed4628
   19590:	tstcs	r0, sl, lsl #16
   19594:			; <UNDEFINED> instruction: 0xf7ec6830
   19598:	ldmdavs	r0!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}^
   1959c:	eorsvs	r2, r4, r0, lsl #2
   195a0:	bl	857558 <_dbus_user_database_lock_system@plt+0x850f2c>
   195a4:			; <UNDEFINED> instruction: 0xe7c76074
   195a8:			; <UNDEFINED> instruction: 0xf7eb4620
   195ac:	stmdage	r1, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   195b0:	stc	7, cr15, [r4, #944]	; 0x3b0
   195b4:	stmdami	ip, {r6, r7, r8, r9, sl, sp, lr, pc}
   195b8:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
   195bc:	cdp	7, 5, cr15, cr4, cr12, {7}
   195c0:			; <UNDEFINED> instruction: 0xf7ec4630
   195c4:			; <UNDEFINED> instruction: 0xe7b7ef1e
   195c8:	ldc	7, cr15, [sl, #-944]!	; 0xfffffc50
   195cc:	andeq	sl, r1, r4, asr #9
   195d0:	andeq	r0, r0, ip, asr #12
   195d4:	andeq	fp, r1, r6, lsr #2
   195d8:	strdeq	fp, [r1], -ip
   195dc:	andeq	sl, r1, r4, ror #8
   195e0:	ldrdeq	fp, [r1], -r8
   195e4:	andeq	r8, r0, ip, lsl #10
   195e8:	andeq	r4, r0, lr, lsl #25
   195ec:	strmi	r4, [fp], -r8, lsl #24
   195f0:	tstcs	r1, r8, lsl #26
   195f4:	bmi	22a7ec <_dbus_user_database_lock_system@plt+0x2241c0>
   195f8:	addlt	fp, r3, r0, lsl #10
   195fc:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
   19600:	stmdavs	r0!, {ip, pc}
   19604:	ldc	7, cr15, [sl, #-944]!	; 0xfffffc50
   19608:			; <UNDEFINED> instruction: 0xf7ec2001
   1960c:	svclt	0x0000efa6
   19610:	andeq	sl, r1, ip, lsr #7
   19614:	andeq	r0, r0, r0, asr r6
   19618:	andeq	r8, r0, r2, lsr #9
   1961c:	tstcs	r1, r8, lsl #24
   19620:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
   19624:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
   19628:	stmdbpl	r4!, {r0, r1, r7, ip, sp, pc}^
   1962c:	bmi	1ea820 <_dbus_user_database_lock_system@plt+0x1e41f4>
   19630:	ldrbtmi	r9, [sl], #-0
   19634:			; <UNDEFINED> instruction: 0xf7ec6820
   19638:	andcs	lr, r1, r2, lsr #26
   1963c:	svc	0x008cf7ec
   19640:	andeq	sl, r1, lr, ror r3
   19644:	andeq	r0, r0, r0, asr r6
   19648:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1964c:	andeq	r8, r0, sl, lsr #9
   19650:	tstcs	r1, r8, lsl #24
   19654:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
   19658:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
   1965c:	stmdbpl	r4!, {r0, r1, r7, ip, sp, pc}^
   19660:	bmi	1ea854 <_dbus_user_database_lock_system@plt+0x1e4228>
   19664:	ldrbtmi	r9, [sl], #-0
   19668:			; <UNDEFINED> instruction: 0xf7ec6820
   1966c:	andcs	lr, r1, r8, lsl #26
   19670:	svc	0x0072f7ec
   19674:	andeq	sl, r1, sl, asr #6
   19678:	andeq	r0, r0, r0, asr r6
   1967c:			; <UNDEFINED> instruction: 0x000084b0
   19680:			; <UNDEFINED> instruction: 0x000084ba
   19684:	tstcs	r1, r8, lsl #24
   19688:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
   1968c:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
   19690:	stmdbpl	r4!, {r0, r1, r7, ip, sp, pc}^
   19694:	bmi	1ea888 <_dbus_user_database_lock_system@plt+0x1e425c>
   19698:	ldrbtmi	r9, [sl], #-0
   1969c:			; <UNDEFINED> instruction: 0xf7ec6820
   196a0:	andcs	lr, r1, lr, ror #25
   196a4:	svc	0x0058f7ec
   196a8:	andeq	sl, r1, r6, lsl r3
   196ac:	andeq	r0, r0, r0, asr r6
   196b0:	andeq	r8, r0, ip, asr #9
   196b4:	ldrdeq	r8, [r0], -r2
   196b8:			; <UNDEFINED> instruction: 0x460db570
   196bc:			; <UNDEFINED> instruction: 0xf7ec4616
   196c0:	strmi	lr, [r4], -ip, asr #25
   196c4:			; <UNDEFINED> instruction: 0x4629b158
   196c8:	svc	0x0072f7eb
   196cc:	ldrtmi	r4, [r3], -r7, lsl #20
   196d0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   196d4:			; <UNDEFINED> instruction: 0xf7ec2161
   196d8:	strmi	lr, [r3], -r8, lsl #23
   196dc:	strtmi	fp, [r0], -r8, lsl #2
   196e0:			; <UNDEFINED> instruction: 0x4620bd70
   196e4:			; <UNDEFINED> instruction: 0xf7ec461c
   196e8:	ldrb	lr, [r8, r8, ror #21]!
   196ec:	andeq	r8, r0, r6, lsl #18
   196f0:	addlt	fp, r2, r0, ror r5
   196f4:	ldrmi	r4, [sp], -ip, lsl #12
   196f8:	strmi	r9, [fp], -r1, lsl #4
   196fc:	cmncs	r5, r0, lsl #4
   19700:			; <UNDEFINED> instruction: 0xf7ec4606
   19704:	stmdblt	r8, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   19708:	ldcllt	0, cr11, [r0, #-8]!
   1970c:	cmncs	r3, r1, lsl #20
   19710:			; <UNDEFINED> instruction: 0xf7ec4620
   19714:	cmplt	r8, r0, asr r8
   19718:	strtmi	r9, [sl], -r6, lsl #22
   1971c:			; <UNDEFINED> instruction: 0x46202176
   19720:	bl	18d76d8 <_dbus_user_database_lock_system@plt+0x18d10ac>
   19724:	andcs	fp, r1, r0, lsl r1
   19728:	ldcllt	0, cr11, [r0, #-8]!
   1972c:			; <UNDEFINED> instruction: 0x46214630
   19730:	ldmda	sl, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19734:	andlt	r2, r2, r0
   19738:	svclt	0x0000bd70
   1973c:			; <UNDEFINED> instruction: 0x460db570
   19740:	ldrmi	r4, [r1], -r6, lsl #12
   19744:			; <UNDEFINED> instruction: 0xf7ec4628
   19748:	strhlt	lr, [r0, #-196]	; 0xffffff3c
   1974c:	ldrtmi	r4, [r0], -r9, lsr #12
   19750:	stc	7, cr15, [lr], #944	; 0x3b0
   19754:	svclt	0x00181e04
   19758:	strtmi	r2, [r0], -r1, lsl #8
   1975c:			; <UNDEFINED> instruction: 0x4604bd70
   19760:	ldrtmi	r4, [r0], -r9, lsr #12
   19764:	stmda	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19768:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1976c:	ldclt	7, cr15, [lr], {236}	; 0xec
   19770:			; <UNDEFINED> instruction: 0x460cb538
   19774:	ldrmi	r4, [r1], -r5, lsl #12
   19778:			; <UNDEFINED> instruction: 0xf7ec4620
   1977c:			; <UNDEFINED> instruction: 0x4621e836
   19780:	pop	{r3, r5, r9, sl, lr}
   19784:			; <UNDEFINED> instruction: 0xf7ec4038
   19788:	svclt	0x0000b82d
   1978c:	stmdalt	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19790:	strdlt	fp, [r3], r0	; <UNPREDICTABLE>
   19794:	svcge	0x00054d1d
   19798:	mrcge	12, 0, r4, cr3, cr13, {0}
   1979c:	blmi	76a998 <_dbus_user_database_lock_system@plt+0x76436c>
   197a0:	strmi	r9, [sl], -r3, lsl #4
   197a4:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
   197a8:	ldrtmi	r5, [r9], -ip, lsr #18
   197ac:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   197b0:			; <UNDEFINED> instruction: 0xf04f9421
   197b4:			; <UNDEFINED> instruction: 0xf7ff0400
   197b8:			; <UNDEFINED> instruction: 0x4604ff9b
   197bc:	bmi	5c7d04 <_dbus_user_database_lock_system@plt+0x5c16d8>
   197c0:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   197c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   197c8:	subsmi	r9, sl, r1, lsr #22
   197cc:			; <UNDEFINED> instruction: 0x4620d11b
   197d0:	ldcllt	0, cr11, [r0, #140]!	; 0x8c
   197d4:	cmncs	r5, r3, lsl #20
   197d8:			; <UNDEFINED> instruction: 0xf7eb4630
   197dc:	strmi	lr, [r4], -ip, ror #31
   197e0:	ldrtmi	fp, [r2], -r0, asr #2
   197e4:			; <UNDEFINED> instruction: 0x46284639
   197e8:			; <UNDEFINED> instruction: 0xffa8f7ff
   197ec:	svclt	0x00181e04
   197f0:	strb	r2, [r4, r1, lsl #8]!
   197f4:			; <UNDEFINED> instruction: 0x46384631
   197f8:	svc	0x00f6f7eb
   197fc:			; <UNDEFINED> instruction: 0x46284639
   19800:	svc	0x00f2f7eb
   19804:			; <UNDEFINED> instruction: 0xf7ece7db
   19808:	svclt	0x0000ec1c
   1980c:	andeq	sl, r1, r4, lsl #4
   19810:	andeq	r0, r0, ip, asr #12
   19814:	andeq	r7, r0, sl, asr r4
   19818:	ldrdeq	sl, [r1], -lr
   1981c:	strdlt	fp, [r3], r0	; <UNPREDICTABLE>
   19820:	svcge	0x00054d1d
   19824:	mrcge	12, 0, r4, cr3, cr13, {0}
   19828:	blmi	76aa24 <_dbus_user_database_lock_system@plt+0x7643f8>
   1982c:	strmi	r9, [sl], -r3, lsl #4
   19830:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
   19834:	ldrtmi	r5, [r9], -ip, lsr #18
   19838:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   1983c:			; <UNDEFINED> instruction: 0xf04f9421
   19840:			; <UNDEFINED> instruction: 0xf7ff0400
   19844:			; <UNDEFINED> instruction: 0x4604ff55
   19848:	bmi	5c7d90 <_dbus_user_database_lock_system@plt+0x5c1764>
   1984c:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   19850:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19854:	subsmi	r9, sl, r1, lsr #22
   19858:			; <UNDEFINED> instruction: 0x4620d11b
   1985c:	ldcllt	0, cr11, [r0, #140]!	; 0x8c
   19860:	cmncs	r3, r3, lsl #20
   19864:			; <UNDEFINED> instruction: 0xf7eb4630
   19868:	strmi	lr, [r4], -r6, lsr #31
   1986c:	ldrtmi	fp, [r2], -r0, asr #2
   19870:			; <UNDEFINED> instruction: 0x46284639
   19874:			; <UNDEFINED> instruction: 0xff62f7ff
   19878:	svclt	0x00181e04
   1987c:	strb	r2, [r4, r1, lsl #8]!
   19880:			; <UNDEFINED> instruction: 0x46384631
   19884:	svc	0x00b0f7eb
   19888:			; <UNDEFINED> instruction: 0x46284639
   1988c:	svc	0x00acf7eb
   19890:			; <UNDEFINED> instruction: 0xf7ece7db
   19894:	svclt	0x0000ebd6
   19898:	andeq	sl, r1, r8, ror r1
   1989c:	andeq	r0, r0, ip, asr #12
   198a0:	andeq	r8, r0, r6, lsr #21
   198a4:	andeq	sl, r1, r2, asr r1
   198a8:	mvnsmi	lr, #737280	; 0xb4000
   198ac:	stcmi	0, cr11, [ip, #-708]!	; 0xfffffd3c
   198b0:	stcmi	15, cr10, [ip], #-20	; 0xffffffec
   198b4:	ldrbtmi	r4, [sp], #-1688	; 0xfffff968
   198b8:	andls	r4, r3, #44032	; 0xac00
   198bc:			; <UNDEFINED> instruction: 0x9600ae13
   198c0:	stmdbpl	ip!, {r1, r3, r9, sl, lr}
   198c4:			; <UNDEFINED> instruction: 0x4639447b
   198c8:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   198cc:			; <UNDEFINED> instruction: 0xf04f942f
   198d0:			; <UNDEFINED> instruction: 0xf7ff0400
   198d4:	strmi	pc, [r4], -sp, lsl #30
   198d8:	bmi	947e40 <_dbus_user_database_lock_system@plt+0x941814>
   198dc:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   198e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   198e4:	subsmi	r9, sl, pc, lsr #22
   198e8:			; <UNDEFINED> instruction: 0x4620d138
   198ec:	pop	{r0, r4, r5, ip, sp, pc}
   198f0:	bmi	7fa8b8 <_dbus_user_database_lock_system@plt+0x7f428c>
   198f4:	stmibeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   198f8:	ldrtmi	r2, [r0], -r1, ror #2
   198fc:			; <UNDEFINED> instruction: 0x464b447a
   19900:	b	1cd78b8 <_dbus_user_database_lock_system@plt+0x1cd128c>
   19904:	cmncs	r9, r8, lsr #3
   19908:	strbmi	sl, [r3], -r3, lsl #20
   1990c:			; <UNDEFINED> instruction: 0xf7eb4648
   19910:			; <UNDEFINED> instruction: 0x4649ee12
   19914:	ldrtmi	r4, [r0], -r4, lsl #12
   19918:			; <UNDEFINED> instruction: 0xf7ecb1ac
   1991c:	smlalbtlt	lr, r0, sl, fp
   19920:			; <UNDEFINED> instruction: 0x46394632
   19924:			; <UNDEFINED> instruction: 0xf7ff4628
   19928:	cdpne	15, 0, cr15, cr4, cr9, {0}
   1992c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   19930:			; <UNDEFINED> instruction: 0x4631e7d3
   19934:			; <UNDEFINED> instruction: 0xf7eb4638
   19938:	shsaxmi	lr, r9, r8
   1993c:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   19940:	svc	0x0052f7eb
   19944:			; <UNDEFINED> instruction: 0xf7ebe7c9
   19948:	shsaxmi	lr, r1, r0
   1994c:			; <UNDEFINED> instruction: 0xf7eb4638
   19950:	ldrtmi	lr, [r9], -ip, asr #30
   19954:			; <UNDEFINED> instruction: 0xf7eb4628
   19958:	ldr	lr, [lr, r8, asr #30]!
   1995c:	bl	1c57914 <_dbus_user_database_lock_system@plt+0x1c512e8>
   19960:	andeq	sl, r1, sl, ror #1
   19964:	andeq	r0, r0, ip, asr #12
   19968:	andeq	r7, r0, r4, asr #8
   1996c:	andeq	sl, r1, r2, asr #1
   19970:	andeq	r4, r0, ip, lsr #8
   19974:	mvnsmi	lr, #737280	; 0xb4000
   19978:	ldmdavs	r0, {r0, r1, r2, r9, sl, lr}
   1997c:	pkhbtmi	r4, r9, r6, lsl #12
   19980:			; <UNDEFINED> instruction: 0xf7eb4698
   19984:			; <UNDEFINED> instruction: 0xf644ee56
   19988:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   1998c:	vst2.16	{d16-d19}, [pc :128], r2
   19990:	vand	<illegal reg q11.5>, q2, q13
   19994:	vmvn.i32	d18, #3840	; 0x00000f00
   19998:	blx	fe0da1de <_dbus_user_database_lock_system@plt+0xfe0d3bb2>
   1999c:	strbne	r3, [r5, r0, lsl #24]
   199a0:	strcc	lr, [r1], #-2518	; 0xfffff62a
   199a4:	strne	lr, [ip, #3013]!	; 0xbc5
   199a8:	blx	6aa5e <_dbus_user_database_lock_system@plt+0x64432>
   199ac:	blx	5ae0a <_dbus_user_database_lock_system@plt+0x547de>
   199b0:	addsmi	r4, r4, #83886080	; 0x5000000
   199b4:	movwcc	fp, #8132	; 0x1fc4
   199b8:	ldrbtcs	pc, [r4], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
   199bc:	movweq	lr, #31651	; 0x7ba3
   199c0:			; <UNDEFINED> instruction: 0xf5a4bfc8
   199c4:	blcs	36a0c <_dbus_user_database_lock_system@plt+0x303e0>
   199c8:	bl	fe950608 <_dbus_user_database_lock_system@plt+0xfe949fdc>
   199cc:			; <UNDEFINED> instruction: 0xf64f0409
   199d0:			; <UNDEFINED> instruction: 0xf6cf4119
   199d4:	svclt	0x000c71ff
   199d8:	andcs	r2, r0, #268435456	; 0x10000000
   199dc:	svclt	0x00ac428c
   199e0:			; <UNDEFINED> instruction: 0xf0022200
   199e4:	cmnlt	r2, r1, lsl #4
   199e8:			; <UNDEFINED> instruction: 0xf8c82400
   199ec:	adcmi	r4, r0, #0
   199f0:	stmib	r6, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   199f4:			; <UNDEFINED> instruction: 0xf8c87901
   199f8:	strmi	r0, [r4], -r0
   199fc:			; <UNDEFINED> instruction: 0xf084fab4
   19a00:	pop	{r6, r8, fp}
   19a04:			; <UNDEFINED> instruction: 0xf64483f8
   19a08:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   19a0c:	addmi	r0, ip, #536870918	; 0x20000006
   19a10:	strbvc	lr, [r4, #2639]!	; 0xa4f
   19a14:	andgt	pc, r4, #133120	; 0x20800
   19a18:			; <UNDEFINED> instruction: 0xf103bfb8
   19a1c:	vcge.s8	<illegal reg q9.5>, q14, <illegal reg q15.5>
   19a20:	vsra.s64	d20, d11, #64
   19a24:	bl	ff159eac <_dbus_user_database_lock_system@plt+0xff153880>
   19a28:	svclt	0x00b812a2
   19a2c:	rsbsvc	pc, sl, #8388608	; 0x800000
   19a30:	svclt	0x00d6428b
   19a34:	ldrbtvc	pc, [sl], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   19a38:	strmi	pc, [r0], #-111	; 0xffffff91
   19a3c:	strcs	pc, [r3], #-2820	; 0xfffff4fc
   19a40:	andmi	pc, r0, r8, asr #17
   19a44:	svclt	0x0000e7d3
   19a48:	ldrlt	fp, [r0, #-384]	; 0xfffffe80
   19a4c:			; <UNDEFINED> instruction: 0xf7eb4604
   19a50:	teqlt	r0, r0	; <illegal shifter operand>
   19a54:	stc	7, cr15, [r6, #944]!	; 0x3b0
   19a58:			; <UNDEFINED> instruction: 0xf7eb4620
   19a5c:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   19a60:			; <UNDEFINED> instruction: 0x4620d1f8
   19a64:			; <UNDEFINED> instruction: 0x4010e8bd
   19a68:	ldcllt	7, cr15, [ip], #940	; 0x3ac
   19a6c:	svclt	0x00004770
   19a70:	ldrbmi	lr, [r0, sp, lsr #18]!
   19a74:	ldrmi	r4, [pc], -r8, lsl #13
   19a78:	movtlt	r4, #42518	; 0xa616
   19a7c:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
   19a80:	b	457a38 <_dbus_user_database_lock_system@plt+0x45140c>
   19a84:	strmi	r4, [r4], -sl, lsr #13
   19a88:	stmiavs	r0!, {r2, r3, r4, r5, r8, ip, sp, pc}
   19a8c:	ldc	7, cr15, [lr], #-944	; 0xfffffc50
   19a90:	stmdavs	r4!, {r3, r5, r6, r8, fp, ip, sp, pc}^
   19a94:	addsmi	r6, ip, #3342336	; 0x330000
   19a98:			; <UNDEFINED> instruction: 0xf8d8d1f6
   19a9c:	stmdavs	r3, {}	; <UNPREDICTABLE>
   19aa0:	ldrbmi	fp, [r2], -sp, lsl #3
   19aa4:	ldmvs	fp, {r0, r3, r4, r5, r9, sl, lr}^
   19aa8:			; <UNDEFINED> instruction: 0x47f0e8bd
   19aac:	stmiavs	r0!, {r3, r4, r8, r9, sl, lr}
   19ab0:	stcl	7, cr15, [ip, #-944]!	; 0xfffffc50
   19ab4:	mvnle	r2, r0, lsl #16
   19ab8:	strcs	r6, [r1, #-2208]	; 0xfffff760
   19abc:	cdp	7, 2, cr15, cr2, cr11, {7}
   19ac0:	beq	543f0 <_dbus_user_database_lock_system@plt+0x4ddc4>
   19ac4:	ldrtmi	lr, [r9], -r5, ror #15
   19ac8:	pop	{r0, r1, r3, r4, r8, fp, sp, lr}
   19acc:			; <UNDEFINED> instruction: 0x471847f0
   19ad0:	ldrmi	r6, [r9], -r0, lsl #16
   19ad4:	ldc	7, cr15, [r2, #940]!	; 0x3ac
   19ad8:	strb	r4, [pc, r6, lsl #12]
   19adc:			; <UNDEFINED> instruction: 0xf100b538
   19ae0:	bvs	daf68 <_dbus_user_database_lock_system@plt+0xd493c>
   19ae4:	teqlt	fp, r4, lsl #12
   19ae8:			; <UNDEFINED> instruction: 0xf7eb4628
   19aec:			; <UNDEFINED> instruction: 0xf7ebed42
   19af0:	bvs	914c28 <_dbus_user_database_lock_system@plt+0x90e5fc>
   19af4:	mvnsle	r2, r0, lsl #22
   19af8:			; <UNDEFINED> instruction: 0xf7ec6860
   19afc:	stmiavs	r0!, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   19b00:	ldmdavs	fp, {r0, r1, fp, sp, lr}
   19b04:			; <UNDEFINED> instruction: 0x46204798
   19b08:	ldrhtmi	lr, [r8], -sp
   19b0c:	stclt	7, cr15, [sl], #940	; 0x3ac
   19b10:	mvnlt	r6, r3, lsl #20
   19b14:			; <UNDEFINED> instruction: 0xf100b570
   19b18:	strmi	r0, [r5], -r0, lsr #12
   19b1c:			; <UNDEFINED> instruction: 0xf7eb4630
   19b20:	strmi	lr, [r4], -r8, lsr #26
   19b24:	stmdacs	r2, {r0, sp, lr, pc}
   19b28:	strtmi	sp, [r0], -ip
   19b2c:	bl	ff2d7ae4 <_dbus_user_database_lock_system@plt+0xff2d14b8>
   19b30:	mvnsle	r2, r1, lsl #16
   19b34:			; <UNDEFINED> instruction: 0xf7eb4620
   19b38:	bvs	b14be0 <_dbus_user_database_lock_system@plt+0xb0e5b4>
   19b3c:	mvnle	r2, r0, lsl #22
   19b40:	ldcllt	0, cr2, [r0, #-4]!
   19b44:	rscsvc	pc, sl, pc, asr #8
   19b48:	ldcl	7, cr15, [r2, #-940]	; 0xfffffc54
   19b4c:	andcs	lr, r1, sp, ror #15
   19b50:	svclt	0x00004770
   19b54:	eorcs	fp, r8, r0, lsl r5
   19b58:	stmdb	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19b5c:	orrlt	r4, r0, r4, lsl #12
   19b60:	tstcs	r0, r0, lsl sl
   19b64:	ldrbtmi	r2, [sl], #-1
   19b68:	ldcl	7, cr15, [r6], #-940	; 0xfffffc54
   19b6c:	andcs	r4, r0, r3, lsl #12
   19b70:			; <UNDEFINED> instruction: 0xf0026063
   19b74:	stmdavs	r3!, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   19b78:	smlaltblt	r6, r3, r0, r0
   19b7c:	movwcs	fp, #4376	; 0x1118
   19b80:	strtmi	r6, [r0], -r3, lsr #32
   19b84:			; <UNDEFINED> instruction: 0x4618bd10
   19b88:	ldm	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19b8c:	tstlt	r0, r0, lsr #17
   19b90:	ldmdavs	fp, {r0, r1, fp, sp, lr}
   19b94:			; <UNDEFINED> instruction: 0x46204798
   19b98:			; <UNDEFINED> instruction: 0xf7eb2400
   19b9c:	strtmi	lr, [r0], -r6, ror #24
   19ba0:	svclt	0x0000bd10
   19ba4:			; <UNDEFINED> instruction: 0xfffffedf
   19ba8:	andcc	r6, r1, #131072	; 0x20000
   19bac:	ldrbmi	r6, [r0, -r2]!
   19bb0:	blcc	73bc4 <_dbus_user_database_lock_system@plt+0x6d598>
   19bb4:	stmdblt	r3, {r0, r1, sp, lr}
   19bb8:			; <UNDEFINED> instruction: 0x4770e790
   19bbc:	mvnsmi	lr, #737280	; 0xb4000
   19bc0:	addlt	r4, r3, r4, lsl #12
   19bc4:	strmi	r4, [pc], -r8, lsl #12
   19bc8:	b	fe957b80 <_dbus_user_database_lock_system@plt+0xfe951554>
   19bcc:	stmdavs	r0!, {r7, r9, sl, lr}^
   19bd0:			; <UNDEFINED> instruction: 0xf7eb4641
   19bd4:			; <UNDEFINED> instruction: 0x4606ed34
   19bd8:	suble	r2, r3, r0, lsl #16
   19bdc:			; <UNDEFINED> instruction: 0xf7ec4638
   19be0:			; <UNDEFINED> instruction: 0x4601eb10
   19be4:			; <UNDEFINED> instruction: 0xf7eb4630
   19be8:			; <UNDEFINED> instruction: 0x4605ebd6
   19bec:	ldrtmi	fp, [r0], -r0, lsl #6
   19bf0:	svc	0x00f2f7eb
   19bf4:			; <UNDEFINED> instruction: 0x4638b330
   19bf8:			; <UNDEFINED> instruction: 0xf7eb68a5
   19bfc:	strmi	lr, [r2], -r4, lsl #27
   19c00:	andls	r4, r1, #56, 12	; 0x3800000
   19c04:	bl	fe0d7bbc <_dbus_user_database_lock_system@plt+0xfe0d1590>
   19c08:	strbmi	r6, [r1], -lr, lsr #16
   19c0c:	strmi	r9, [r3], -r1, lsl #20
   19c10:	ldmdavs	r5!, {r3, r5, r9, sl, lr}^
   19c14:	strmi	r4, [r5], -r8, lsr #15
   19c18:	stmdbvs	r2!, {r5, r6, r7, r8, ip, sp, pc}
   19c1c:	stmdbvs	r3!, {r0, r8, sl, sp}^
   19c20:			; <UNDEFINED> instruction: 0x6122442a
   19c24:	cmnvs	r3, fp, lsr #8
   19c28:	andlt	r4, r3, r8, lsr #12
   19c2c:	mvnshi	lr, #12386304	; 0xbd0000
   19c30:			; <UNDEFINED> instruction: 0xf7ec4638
   19c34:	ldmdavs	r3!, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
   19c38:	strcs	fp, [r0, #-355]	; 0xfffffe9d
   19c3c:	andlt	r4, r3, r8, lsr #12
   19c40:	mvnshi	lr, #12386304	; 0xbd0000
   19c44:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   19c48:	strbmi	r1, [r3], -r0, lsr #26
   19c4c:			; <UNDEFINED> instruction: 0xf7ff4632
   19c50:	strb	pc, [r2, pc, lsl #30]!	; <UNPREDICTABLE>
   19c54:	strbmi	r6, [r1], -r0, ror #16
   19c58:	svc	0x0014f7eb
   19c5c:	andlt	r4, r3, r8, lsr #12
   19c60:	mvnshi	lr, #12386304	; 0xbd0000
   19c64:			; <UNDEFINED> instruction: 0xf7ec2004
   19c68:	strmi	lr, [r1], r8, lsr #17
   19c6c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19c70:	strmi	sp, [r2], -r3, ror #1
   19c74:	stmdavs	r0!, {r0, r6, r9, sl, lr}^
   19c78:	stc	7, cr15, [r2], {235}	; 0xeb
   19c7c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19c80:	strbmi	sp, [r8], -ip, lsr #3
   19c84:	bl	ffc57c38 <_dbus_user_database_lock_system@plt+0xffc5160c>
   19c88:	svclt	0x0000e7ce
   19c8c:			; <UNDEFINED> instruction: 0x4604b510
   19c90:			; <UNDEFINED> instruction: 0xf7ec4608
   19c94:			; <UNDEFINED> instruction: 0xf104ea40
   19c98:	andcs	r0, r0, #8, 2
   19c9c:	stcne	6, cr4, [r0, #-12]!
   19ca0:			; <UNDEFINED> instruction: 0x4010e8bd
   19ca4:	svclt	0x0000e6e4
   19ca8:	ldrbmi	lr, [r0, sp, lsr #18]!
   19cac:	strmi	r4, [r8], -r7, lsl #12
   19cb0:			; <UNDEFINED> instruction: 0xf7ec460e
   19cb4:			; <UNDEFINED> instruction: 0x4680ea30
   19cb8:			; <UNDEFINED> instruction: 0x46416878
   19cbc:	ldc	7, cr15, [lr], #940	; 0x3ac
   19cc0:			; <UNDEFINED> instruction: 0x4681b178
   19cc4:	stmia	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19cc8:	stmdavs	r2, {r3, r4, r6, r8, ip, sp, pc}^
   19ccc:	ldrdpl	pc, [r0], -r9
   19cd0:	adcmi	r6, sl, #132, 16	; 0x840000
   19cd4:	adcmi	sp, r6, #3
   19cd8:	ldrmi	sp, [r0], -sl
   19cdc:	adcmi	lr, r6, #244, 14	; 0x3d00000
   19ce0:	ldmdami	r2, {r1, r2, ip, lr, pc}
   19ce4:	pop	{r0, r4, r5, r9, sl, lr}
   19ce8:	ldrbtmi	r4, [r8], #-2032	; 0xfffff810
   19cec:	blt	feed7ca4 <_dbus_user_database_lock_system@plt+0xfeed1678>
   19cf0:	strbmi	r4, [r8], -r1, lsl #12
   19cf4:	ldcl	7, cr15, [r0, #940]	; 0x3ac
   19cf8:	movwcs	lr, #18903	; 0x49d7
   19cfc:	blcc	6b584 <_dbus_user_database_lock_system@plt+0x64f58>
   19d00:	cmnvs	fp, r1, lsl #4
   19d04:			; <UNDEFINED> instruction: 0xf7ec613a
   19d08:			; <UNDEFINED> instruction: 0xf8d9ec4e
   19d0c:	mrslt	r3, (UNDEF: 11)
   19d10:			; <UNDEFINED> instruction: 0x87f0e8bd
   19d14:	ldmdavs	r8!, {r0, r6, r9, sl, lr}^
   19d18:	cdp	7, 11, cr15, cr4, cr11, {7}
   19d1c:			; <UNDEFINED> instruction: 0x464168b8
   19d20:			; <UNDEFINED> instruction: 0x47f0e8bd
   19d24:	ldmvs	fp, {r0, r1, fp, sp, lr}
   19d28:	svclt	0x00004718
   19d2c:	strdeq	r8, [r0], -r6
   19d30:			; <UNDEFINED> instruction: 0x4605b570
   19d34:	strmi	r2, [lr], -ip
   19d38:	svc	0x00f4f7eb
   19d3c:	bicslt	r4, r0, r4, lsl #12
   19d40:	andcc	r4, r4, r1, lsl #12
   19d44:	blvs	257e50 <_dbus_user_database_lock_system@plt+0x251824>
   19d48:	stmda	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d4c:	andeq	pc, ip, r5, lsl #2
   19d50:			; <UNDEFINED> instruction: 0xf7eb4621
   19d54:	strmi	lr, [r6], -r0, lsr #22
   19d58:	stmdbvs	sl!, {r6, r8, ip, sp, pc}
   19d5c:	stmibvs	fp!, {r0, r9, sl, sp}
   19d60:			; <UNDEFINED> instruction: 0x612a4432
   19d64:			; <UNDEFINED> instruction: 0x61ab4433
   19d68:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   19d6c:			; <UNDEFINED> instruction: 0xf7eb4620
   19d70:			; <UNDEFINED> instruction: 0x4630eb7c
   19d74:			; <UNDEFINED> instruction: 0x4606bd70
   19d78:	svclt	0x0000e7f6
   19d7c:	mvnsmi	lr, sp, lsr #18
   19d80:	stmdaeq	ip, {r8, ip, sp, lr, pc}
   19d84:	strmi	r4, [pc], -r6, lsl #12
   19d88:			; <UNDEFINED> instruction: 0xf7ec4640
   19d8c:	cmplt	r8, ip, lsl #17
   19d90:	strcc	lr, [r1], #-2512	; 0xfffff630
   19d94:	addsmi	r6, r3, #15859712	; 0xf20000
   19d98:	andle	r6, r3, r5, lsr #16
   19d9c:			; <UNDEFINED> instruction: 0xd00a42bd
   19da0:			; <UNDEFINED> instruction: 0xe7f44618
   19da4:			; <UNDEFINED> instruction: 0xd00642bd
   19da8:	ldrtmi	r4, [r9], -sl, lsl #16
   19dac:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19db0:			; <UNDEFINED> instruction: 0xf7ec4478
   19db4:			; <UNDEFINED> instruction: 0x4601ba57
   19db8:			; <UNDEFINED> instruction: 0xf7eb4640
   19dbc:	ldmdbvs	r2!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   19dc0:			; <UNDEFINED> instruction: 0x462069b3
   19dc4:	teqvs	r2, r1, lsl #4
   19dc8:			; <UNDEFINED> instruction: 0x61b33b01
   19dcc:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19dd0:	bllt	1257d84 <_dbus_user_database_lock_system@plt+0x1251758>
   19dd4:	andeq	r8, r0, r4, asr r2
   19dd8:	tstlt	r3, r3, lsl #20
   19ddc:			; <UNDEFINED> instruction: 0x4618e698
   19de0:	svclt	0x00004770
   19de4:	eorcc	fp, r0, r0, lsl r5
   19de8:			; <UNDEFINED> instruction: 0xf7eb460c
   19dec:	stmdblt	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
   19df0:			; <UNDEFINED> instruction: 0x4620bd10
   19df4:	bl	2d7dac <_dbus_user_database_lock_system@plt+0x2d1780>
   19df8:	ldclt	0, cr2, [r0, #-4]
   19dfc:	blmi	ffb2c9b0 <_dbus_user_database_lock_system@plt+0xffb26384>
   19e00:	svcmi	0x00f0e92d
   19e04:			; <UNDEFINED> instruction: 0xf5ad447a
   19e08:			; <UNDEFINED> instruction: 0x46047d13
   19e0c:	tstls	r0, r0, asr #16
   19e10:			; <UNDEFINED> instruction: 0xf8d458d3
   19e14:	ldmdavs	fp, {r2, r3, r4, ip, pc}
   19e18:			; <UNDEFINED> instruction: 0xf04f9391
   19e1c:			; <UNDEFINED> instruction: 0xf7eb0300
   19e20:	ldmdblt	r8, {r1, r3, r7, sl, fp, sp, lr, pc}
   19e24:	cdpcs	8, 0, cr6, cr0, cr6, {7}
   19e28:			; <UNDEFINED> instruction: 0x81aaf000
   19e2c:	blcs	344c0 <_dbus_user_database_lock_system@plt+0x2de94>
   19e30:	addhi	pc, sp, r0, lsl #6
   19e34:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   19e38:	blcs	40a40 <_dbus_user_database_lock_system@plt+0x3a414>
   19e3c:	bvs	90e00c <_dbus_user_database_lock_system@plt+0x9079e0>
   19e40:	svclt	0x00182b00
   19e44:			; <UNDEFINED> instruction: 0xf8942600
   19e48:	ldrbeq	r3, [fp, r4, lsr #32]
   19e4c:			; <UNDEFINED> instruction: 0xf5b6d504
   19e50:	svclt	0x00a87ffa
   19e54:	ldrbtvc	pc, [sl], pc, asr #8	; <UNPREDICTABLE>
   19e58:	blge	4740e0 <_dbus_user_database_lock_system@plt+0x46dab4>
   19e5c:	movwls	r2, #16960	; 0x4240
   19e60:			; <UNDEFINED> instruction: 0x46334619
   19e64:	stmdbvs	sp!, {r0, r2, fp, sp, lr}^
   19e68:			; <UNDEFINED> instruction: 0xf89447a8
   19e6c:			; <UNDEFINED> instruction: 0xf0133024
   19e70:	svclt	0x00080601
   19e74:	andls	r9, r2, r0, lsl #12
   19e78:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
   19e7c:			; <UNDEFINED> instruction: 0xf8d469a3
   19e80:	blcs	39ec8 <_dbus_user_database_lock_system@plt+0x3389c>
   19e84:	adchi	pc, fp, r0, lsl #6
   19e88:	blcs	40a98 <_dbus_user_database_lock_system@plt+0x3a46c>
   19e8c:			; <UNDEFINED> instruction: 0xf8dddd32
   19e90:			; <UNDEFINED> instruction: 0xf104a010
   19e94:	movwls	r0, #25352	; 0x6308
   19e98:	movwls	r1, #32035	; 0x7d23
   19e9c:	movwls	r2, #4864	; 0x1300
   19ea0:	strbmi	r6, [r3, #-2339]	; 0xfffff6dd
   19ea4:	stmibvs	r3!, {r1, r2, r5, r8, ip, lr, pc}^
   19ea8:			; <UNDEFINED> instruction: 0xd123454b
   19eac:	ldrdvs	pc, [r4], -sl
   19eb0:	tsteq	r0, #22	; <UNPREDICTABLE>
   19eb4:	eorsle	r9, r7, r3, lsl #6
   19eb8:	bls	80ad0 <_dbus_user_database_lock_system@plt+0x7a4a4>
   19ebc:			; <UNDEFINED> instruction: 0xf85348bd
   19ec0:	ldrbtmi	r8, [r8], #-50	; 0xffffffce
   19ec4:			; <UNDEFINED> instruction: 0xf7ec4641
   19ec8:	stmdavs	r0!, {r4, r6, r7, r8, fp, sp, lr, pc}^
   19ecc:			; <UNDEFINED> instruction: 0xf7eb4641
   19ed0:			; <UNDEFINED> instruction: 0x4607ebb6
   19ed4:			; <UNDEFINED> instruction: 0xf7ebb150
   19ed8:	strmi	lr, [r5], -r6, ror #31
   19edc:	stmiavs	r8!, {r0, r2, r4, r5, r8, ip, sp, pc}
   19ee0:	cdp	7, 14, cr15, cr4, cr11, {7}
   19ee4:	ldmdavs	fp!, {r0, r2, r3, r5, r6, fp, sp, lr}
   19ee8:			; <UNDEFINED> instruction: 0xd1f7429d
   19eec:	strbmi	r6, [r1], -r0, ror #16
   19ef0:	stcl	7, cr15, [r8, #940]	; 0x3ac
   19ef4:	teqlt	fp, r3, lsr #20
   19ef8:			; <UNDEFINED> instruction: 0xf7ff4620
   19efc:	blls	59728 <_dbus_user_database_lock_system@plt+0x530fc>
   19f00:	svclt	0x00182800
   19f04:	movwls	r2, #769	; 0x301
   19f08:	blmi	fea6c9bc <_dbus_user_database_lock_system@plt+0xfea66390>
   19f0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19f10:	blls	fe473f80 <_dbus_user_database_lock_system@plt+0xfe46d954>
   19f14:			; <UNDEFINED> instruction: 0xf040405a
   19f18:	stmdals	r0, {r0, r1, r2, r6, r8, pc}
   19f1c:	cfldr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
   19f20:	svchi	0x00f0e8bd
   19f24:	str	r9, [lr, r0, lsl #28]
   19f28:			; <UNDEFINED> instruction: 0xf8dab146
   19f2c:	stmdavs	r0!, {ip}^
   19f30:	bl	fe157ee4 <_dbus_user_database_lock_system@plt+0xfe1518b8>
   19f34:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19f38:	addhi	pc, ip, r0, asr #32
   19f3c:			; <UNDEFINED> instruction: 0xf10a9b01
   19f40:	bls	9c768 <_dbus_user_database_lock_system@plt+0x9613c>
   19f44:	movwls	r3, #4865	; 0x1301
   19f48:			; <UNDEFINED> instruction: 0xd1a94293
   19f4c:			; <UNDEFINED> instruction: 0xf10de7d2
   19f50:	svcge	0x00090a28
   19f54:			; <UNDEFINED> instruction: 0x46384651
   19f58:	svc	0x001cf7eb
   19f5c:	andeq	pc, ip, r4, lsl #2
   19f60:	svc	0x00a0f7eb
   19f64:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19f68:	svcge	0x0064f43f
   19f6c:	stmdapl	r1, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   19f70:	bleq	b563ac <_dbus_user_database_lock_system@plt+0xb4fd80>
   19f74:			; <UNDEFINED> instruction: 0xf04f68e3
   19f78:	addsmi	r3, sp, #267386880	; 0xff00000
   19f7c:	ldrdeq	pc, [r0], -r8
   19f80:			; <UNDEFINED> instruction: 0xf7ebd00c
   19f84:	ldmdblt	r8!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
   19f88:			; <UNDEFINED> instruction: 0xf43f2d00
   19f8c:	ldmib	r5, {r0, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   19f90:	stmiavs	r3!, {r0, fp, ip, lr}^
   19f94:			; <UNDEFINED> instruction: 0xf8d8429d
   19f98:	mvnsle	r0, r0
   19f9c:	cdp	7, 4, cr15, cr0, cr11, {7}
   19fa0:			; <UNDEFINED> instruction: 0xf43f2800
   19fa4:	strcs	sl, [r0, #-3913]	; 0xfffff0b7
   19fa8:	ldrdeq	pc, [r0], -r8
   19fac:	bl	557f64 <_dbus_user_database_lock_system@plt+0x551938>
   19fb0:			; <UNDEFINED> instruction: 0xf0402800
   19fb4:			; <UNDEFINED> instruction: 0xf8da8096
   19fb8:	strbmi	r1, [r2], -r0
   19fbc:			; <UNDEFINED> instruction: 0x465b6838
   19fc0:	ldc2l	7, cr15, [r8], {255}	; 0xff
   19fc4:	svclt	0x00b82e00
   19fc8:	ldrdvs	pc, [r0], -fp
   19fcc:			; <UNDEFINED> instruction: 0xf8dbdbdc
   19fd0:	addsmi	r3, lr, #0
   19fd4:	ldrmi	fp, [lr], -r8, lsr #31
   19fd8:	bicsle	r2, r8, r0, lsl #26
   19fdc:			; <UNDEFINED> instruction: 0xf10de72c
   19fe0:	svcge	0x00090a28
   19fe4:			; <UNDEFINED> instruction: 0x46384651
   19fe8:	cdp	7, 13, cr15, cr4, cr11, {7}
   19fec:	andeq	pc, ip, r4, lsl #2
   19ff0:	svc	0x0058f7eb
   19ff4:			; <UNDEFINED> instruction: 0xf43f2800
   19ff8:			; <UNDEFINED> instruction: 0xf10daf47
   19ffc:	ldmib	r4, {r2, r3, r5, r8, r9, fp}^
   1a000:	stmdavs	r5, {r0, r1, r8, r9, sp}^
   1a004:	addsmi	r6, r5, #8781824	; 0x860000
   1a008:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   1a00c:			; <UNDEFINED> instruction: 0xf47f4543
   1a010:	stmibvs	r3!, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   1a014:			; <UNDEFINED> instruction: 0xf47f454b
   1a018:	ldmdavs	r0!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   1a01c:	cdp	7, 0, cr15, cr0, cr11, {7}
   1a020:	vstrcs.16	s22, [r0, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
   1a024:	svcge	0x0030f43f
   1a028:	strb	r4, [r8, r8, lsr #12]!
   1a02c:	ldrdne	pc, [r0], -sl
   1a030:	ldmdavs	r8!, {r0, r1, r3, r4, r6, r9, sl, lr}
   1a034:			; <UNDEFINED> instruction: 0xf7ff4632
   1a038:	stmdacs	r0, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   1a03c:	ldmdavs	fp!, {r0, r4, r5, r6, r7, ip, lr, pc}
   1a040:	ldmdavs	r0!, {r0, r9, sp}
   1a044:	rsbsvs	r9, r3, r0, lsl #4
   1a048:	ldrdcc	pc, [r0], -sl
   1a04c:			; <UNDEFINED> instruction: 0xf7eb60b3
   1a050:			; <UNDEFINED> instruction: 0xe7e6ec72
   1a054:	svc	0x0026f7eb
   1a058:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1a05c:	svcge	0x006ef43f
   1a060:	ldrdlt	pc, [r0], -sp
   1a064:	andsge	pc, r4, sp, asr #17
   1a068:	ldrdge	pc, [r8], -r7
   1a06c:	ldmdavs	pc!, {r1, r3, r5, fp, sp, lr}^	; <UNPREDICTABLE>
   1a070:	addsmi	r4, r7, #80, 12	; 0x5000000
   1a074:			; <UNDEFINED> instruction: 0xf7ecd014
   1a078:	ldmiblt	r0!, {r1, r3, r6, r8, fp, sp, lr, pc}
   1a07c:	mvnsle	r2, r0, lsl #30
   1a080:			; <UNDEFINED> instruction: 0xf8dd9b03
   1a084:			; <UNDEFINED> instruction: 0xf8cda014
   1a088:	blcs	46090 <_dbus_user_database_lock_system@plt+0x3fa64>
   1a08c:	svcge	0x0056f43f
   1a090:	ldrdcc	pc, [r0], -sl
   1a094:	ldmib	sp, {r1, r3, r5, r9, sl, lr}^
   1a098:			; <UNDEFINED> instruction: 0xf7ff1006
   1a09c:	strb	pc, [sp, -r9, ror #25]	; <UNPREDICTABLE>
   1a0a0:	ldmdb	r4!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a0a4:	rscle	r2, fp, r0, lsl #16
   1a0a8:	ldrtmi	r2, [r1], -r0, lsl #14
   1a0ac:			; <UNDEFINED> instruction: 0xf7eb4650
   1a0b0:	cmplt	r0, sl, lsr sp
   1a0b4:	strbmi	r6, [r3, #-2339]	; 0xfffff6dd
   1a0b8:	stmibvs	r3!, {r2, r5, r6, r8, ip, lr, pc}^
   1a0bc:	cmnle	r1, fp, asr #10
   1a0c0:	bleq	96204 <_dbus_user_database_lock_system@plt+0x8fbd8>
   1a0c4:	bicle	r2, pc, r0, lsl #30
   1a0c8:			; <UNDEFINED> instruction: 0x4650e7da
   1a0cc:			; <UNDEFINED> instruction: 0xf7eb2101
   1a0d0:			; <UNDEFINED> instruction: 0xf894ec3e
   1a0d4:	andcs	r3, r1, #36	; 0x24
   1a0d8:	tstmi	r3, #805306368	; 0x30000000
   1a0dc:	eorcc	pc, r4, r4, lsl #17
   1a0e0:	ldmdavs	fp!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a0e4:	ldrdeq	pc, [r0], -r8
   1a0e8:	andcc	pc, r4, r8, asr #17
   1a0ec:	ldrdcc	pc, [r0], -sl
   1a0f0:	andcc	pc, r8, r8, asr #17
   1a0f4:	b	dd80ac <_dbus_user_database_lock_system@plt+0xdd1a80>
   1a0f8:	svcge	0x000be75d
   1a0fc:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
   1a100:	ldrtmi	r6, [r9], -r0, ror #16
   1a104:	eorcc	pc, r4, r4, lsl #17
   1a108:	svc	0x005cf7eb
   1a10c:			; <UNDEFINED> instruction: 0xf7eb4638
   1a110:	teqlt	r0, #231424	; 0x38800
   1a114:			; <UNDEFINED> instruction: 0xf04f4638
   1a118:			; <UNDEFINED> instruction: 0xf7eb0a00
   1a11c:	pkhtbmi	lr, r3, sl, asr #18
   1a120:			; <UNDEFINED> instruction: 0xf7eb4638
   1a124:	strmi	lr, [r0], r2, lsl #22
   1a128:	cdp	7, 11, cr15, cr12, cr11, {7}
   1a12c:	cmplt	sp, r5, lsl #12
   1a130:	ldrtmi	r6, [r0], -lr, lsr #17
   1a134:	b	ad80ec <_dbus_user_database_lock_system@plt+0xad1ac0>
   1a138:	stmdavs	sp!, {r4, r5, r7, r8, fp, ip, sp, pc}^
   1a13c:	ldrdcc	pc, [r0], -r8
   1a140:			; <UNDEFINED> instruction: 0xd1f4429d
   1a144:	svceq	0x0000f1ba
   1a148:	stcne	0, cr13, [r0, #-896]!	; 0xfffffc80
   1a14c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   1a150:			; <UNDEFINED> instruction: 0x4642465b
   1a154:	stc2	7, cr15, [ip], {255}	; 0xff
   1a158:			; <UNDEFINED> instruction: 0xf7eb4638
   1a15c:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   1a160:	movwcs	sp, #4568	; 0x11d8
   1a164:	str	r9, [r9], r0, lsl #6
   1a168:	tstcs	r0, r0, lsr r6
   1a16c:	bl	ffbd8120 <_dbus_user_database_lock_system@plt+0xffbd1af4>
   1a170:			; <UNDEFINED> instruction: 0xf8d8686d
   1a174:	adcmi	r3, fp, #0
   1a178:			; <UNDEFINED> instruction: 0xf04fd0e7
   1a17c:	ldrb	r0, [r6, r1, lsl #20]
   1a180:	ldrt	r9, [r7], r0, lsl #12
   1a184:	ldmdblt	r3, {r0, r1, r8, r9, fp, ip, pc}
   1a188:	movwls	r2, #769	; 0x301
   1a18c:	bls	93c5c <_dbus_user_database_lock_system@plt+0x8d630>
   1a190:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   1a194:	vstmdbne	r0!, {d9-d10}
   1a198:			; <UNDEFINED> instruction: 0xf8539d03
   1a19c:	andcs	r3, r0, #50	; 0x32
   1a1a0:			; <UNDEFINED> instruction: 0xf7ff9500
   1a1a4:	strt	pc, [r5], r5, ror #24
   1a1a8:	svc	0x004af7eb
   1a1ac:	muleq	r1, ip, fp
   1a1b0:	andeq	r0, r0, ip, asr #12
   1a1b4:	andeq	r8, r0, r6, ror #2
   1a1b8:	muleq	r1, r4, sl
   1a1bc:			; <UNDEFINED> instruction: 0x4604b538
   1a1c0:	stmibvs	r5, {r0, r1, fp, sp, lr}^
   1a1c4:	andvs	r3, r3, r1, lsl #6
   1a1c8:	bicvs	r1, r3, fp, ror #24
   1a1cc:	strtmi	r2, [r0], -r1, lsl #2
   1a1d0:	mrc2	7, 0, pc, cr4, cr15, {7}
   1a1d4:	adcmi	r6, fp, #3719168	; 0x38c000
   1a1d8:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1a1dc:	eorvs	r3, r3, r1, lsl #22
   1a1e0:			; <UNDEFINED> instruction: 0x4620b91b
   1a1e4:	ldrhtmi	lr, [r8], -sp
   1a1e8:	cfldrslt	mvf14, [r8, #-480]!	; 0xfffffe20
   1a1ec:	blcc	74900 <_dbus_user_database_lock_system@plt+0x6e2d4>
   1a1f0:	ldrbmi	r6, [r0, -r3, asr #3]!
   1a1f4:	rscsvc	pc, sl, pc, asr #8
   1a1f8:	svclt	0x00004770
   1a1fc:	rscsvc	pc, sl, pc, asr #8
   1a200:	ldmiblt	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a204:	ldrbmi	r6, [r0, -r0, lsl #30]!
   1a208:			; <UNDEFINED> instruction: 0x460db5f8
   1a20c:			; <UNDEFINED> instruction: 0xf7eb4616
   1a210:	svcmi	0x0012ec9c
   1a214:			; <UNDEFINED> instruction: 0x4604447f
   1a218:	strtmi	fp, [r8], -r0, asr #2
   1a21c:			; <UNDEFINED> instruction: 0xf7eb4621
   1a220:			; <UNDEFINED> instruction: 0x4605e8ba
   1a224:	strcs	fp, [r1, #-360]	; 0xfffffe98
   1a228:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1a22c:	ldrtmi	r4, [r0], -ip, lsl #22
   1a230:	strtmi	r4, [r5], -ip, lsl #18
   1a234:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   1a238:			; <UNDEFINED> instruction: 0xf7eb681a
   1a23c:			; <UNDEFINED> instruction: 0x4628ebfa
   1a240:			; <UNDEFINED> instruction: 0x4620bdf8
   1a244:	ldmdb	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a248:	stmdbmi	r7, {r0, r2, r8, r9, fp, lr}
   1a24c:	ldmpl	fp!, {r4, r5, r9, sl, lr}^
   1a250:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a254:	bl	ffb58208 <_dbus_user_database_lock_system@plt+0xffb51bdc>
   1a258:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   1a25c:	andeq	r9, r1, ip, lsl #15
   1a260:	andeq	r0, r0, ip, lsr r6
   1a264:	andeq	r2, r0, lr, asr #29
   1a268:			; <UNDEFINED> instruction: 0x00002eb4
   1a26c:	blmi	16ecbdc <_dbus_user_database_lock_system@plt+0x16e65b0>
   1a270:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a274:	strdlt	r4, [r6], r0
   1a278:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a27c:			; <UNDEFINED> instruction: 0xf04f9305
   1a280:			; <UNDEFINED> instruction: 0xf7eb0300
   1a284:	strmi	lr, [r7], -r2, ror #24
   1a288:	mcrge	3, 0, fp, cr1, cr0, {0}
   1a28c:	ldrtmi	r2, [ip], -r1, lsl #10
   1a290:	strpl	pc, [r0, #-704]	; 0xfffffd40
   1a294:			; <UNDEFINED> instruction: 0xf04f4630
   1a298:			; <UNDEFINED> instruction: 0xf7eb085c
   1a29c:	strmi	lr, [r3], -r4, asr #31
   1a2a0:	eorsle	r2, ip, r0, lsl #16
   1a2a4:	teqlt	r9, r1, lsr #16
   1a2a8:	svclt	0x00182922
   1a2ac:	eorsle	r2, fp, r7, lsr #18
   1a2b0:	tstle	r9, ip, asr r9
   1a2b4:	ldmiblt	r1!, {r0, r5, r6, fp, ip, sp, lr}^
   1a2b8:			; <UNDEFINED> instruction: 0xf7eb9801
   1a2bc:	strmi	lr, [r3], -r6, asr #24
   1a2c0:	ldrtmi	fp, [r8], -r8, lsr #6
   1a2c4:			; <UNDEFINED> instruction: 0xf7eb461f
   1a2c8:			; <UNDEFINED> instruction: 0x4630e8d0
   1a2cc:	stmdb	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a2d0:	blmi	10acbe4 <_dbus_user_database_lock_system@plt+0x10a65b8>
   1a2d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a2d8:	blls	174348 <_dbus_user_database_lock_system@plt+0x16dd1c>
   1a2dc:	cmnle	r8, sl, asr r0
   1a2e0:	andlt	r4, r6, r8, lsr r6
   1a2e4:			; <UNDEFINED> instruction: 0x87f0e8bd
   1a2e8:			; <UNDEFINED> instruction: 0xf7eb4630
   1a2ec:	cmnlt	r0, r8, lsl sl
   1a2f0:	strcc	r7, [r1], #-2145	; 0xfffff79f
   1a2f4:	stmdbcs	sl, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a2f8:	ldrtmi	sp, [r0], -r3
   1a2fc:	b	3d82b0 <_dbus_user_database_lock_system@plt+0x3d1c84>
   1a300:	stmiavc	r1!, {r3, r5, r8, ip, sp, pc}
   1a304:	strb	r3, [lr, r2, lsl #8]
   1a308:	movwcs	r4, #1568	; 0x620
   1a30c:	ldrtmi	r7, [r8], -r3
   1a310:			; <UNDEFINED> instruction: 0xf7eb2700
   1a314:	ldrtmi	lr, [r0], -sl, lsr #17
   1a318:	ldmdb	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a31c:			; <UNDEFINED> instruction: 0x4638e7d8
   1a320:			; <UNDEFINED> instruction: 0xf7eb461f
   1a324:	ldrb	lr, [r3, r2, lsr #17]
   1a328:	stmdavc	r3!, {r1, r5, r8, fp, sp}^
   1a32c:	stfeqd	f7, [r1], {4}
   1a330:	blcs	4e394 <_dbus_user_database_lock_system@plt+0x47d68>
   1a334:	stcne	0, cr13, [r2], #928	; 0x3a0
   1a338:	and	r4, r5, r0, lsr #12
   1a33c:	blcc	98344 <_dbus_user_database_lock_system@plt+0x91d18>
   1a340:	blcc	98390 <_dbus_user_database_lock_system@plt+0x91d64>
   1a344:	rscle	r2, r0, r0, lsl #22
   1a348:	ldrmi	r2, [r1], r7, lsr #22
   1a34c:	movwcs	sp, #502	; 0x1f6
   1a350:	strtmi	r7, [r1], -r3
   1a354:			; <UNDEFINED> instruction: 0xf7eb4630
   1a358:	stmdacs	r0, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   1a35c:			; <UNDEFINED> instruction: 0x464cd0d7
   1a360:	blcs	541e8 <_dbus_user_database_lock_system@plt+0x4dbbc>
   1a364:	ssatmi	sp, #7, r0, asr #1
   1a368:	blcs	8a2774 <_dbus_user_database_lock_system@plt+0x89c148>
   1a36c:	stmdbeq	r1, {r2, r3, r8, ip, sp, lr, pc}
   1a370:	blcs	174e424 <_dbus_user_database_lock_system@plt+0x1747df8>
   1a374:	ldrbtmi	sp, [r2], sl
   1a378:			; <UNDEFINED> instruction: 0xf80a46cc
   1a37c:	ldrbmi	r3, [r0], -r1, lsl #22
   1a380:	mulcc	r0, ip, r8
   1a384:	blcs	2bee4 <_dbus_user_database_lock_system@plt+0x258b8>
   1a388:	ldr	sp, [lr, pc, ror #3]!
   1a38c:	mulcs	r1, ip, r8
   1a390:	beq	967d0 <_dbus_user_database_lock_system@plt+0x901a4>
   1a394:	ldrbmi	r2, [r0], -r4, lsr #20
   1a398:	bcs	2903e4 <_dbus_user_database_lock_system@plt+0x289db8>
   1a39c:	strbmi	sp, [ip], r3, lsl #16
   1a3a0:	andhi	pc, r0, lr, lsl #17
   1a3a4:			; <UNDEFINED> instruction: 0xf1a2e7ec
   1a3a8:	sbcslt	r0, fp, #671088640	; 0x28000000
   1a3ac:	vpmax.u8	d15, d3, d1
   1a3b0:	rscsle	r4, r4, fp, lsr #4
   1a3b4:	stfeqd	f7, [r2], {12}
   1a3b8:	andcs	pc, r0, lr, lsl #17
   1a3bc:			; <UNDEFINED> instruction: 0xf1a2e7e0
   1a3c0:			; <UNDEFINED> instruction: 0xf013035c
   1a3c4:	strdle	r0, [sl, #251]!	; 0xfb
   1a3c8:	movwcs	lr, #2036	; 0x7f4
   1a3cc:	andcc	pc, r0, lr, lsl #17
   1a3d0:			; <UNDEFINED> instruction: 0xf7ebe7bf
   1a3d4:	svclt	0x0000ee36
   1a3d8:	andeq	r9, r1, r0, lsr r7
   1a3dc:	andeq	r0, r0, ip, asr #12
   1a3e0:	andeq	r9, r1, ip, asr #13
   1a3e4:	svcmi	0x00f0e92d
   1a3e8:	ldrmi	fp, [lr], -sp, lsl #1
   1a3ec:	andls	r4, r2, #230400	; 0x38400
   1a3f0:	beq	56534 <_dbus_user_database_lock_system@plt+0x4ff08>
   1a3f4:			; <UNDEFINED> instruction: 0xf8df4ae0
   1a3f8:	ldrbtmi	r9, [sl], #-900	; 0xfffffc7c
   1a3fc:	ldmpl	r3, {r0, r3, r4, r5, r6, r7, sl, lr}^
   1a400:	movwls	r6, #47131	; 0xb81b
   1a404:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a408:	andsge	pc, r4, sp, asr #17
   1a40c:			; <UNDEFINED> instruction: 0xf0002800
   1a410:	svcge	0x00078139
   1a414:	strmi	r4, [r8], r4, lsl #12
   1a418:	andsge	pc, r8, sp, asr #17
   1a41c:			; <UNDEFINED> instruction: 0xf7eb4638
   1a420:	strmi	lr, [r5], -r2, lsl #30
   1a424:			; <UNDEFINED> instruction: 0xf0002800
   1a428:	stmdavc	r1!, {r3, r4, r5, r6, r8, pc}
   1a42c:	ssatmi	r4, #12, r5, asr #12
   1a430:	beq	65686c <_dbus_user_database_lock_system@plt+0x650240>
   1a434:	sbcs	fp, r5, r1, asr fp
   1a438:	svceq	0x0023f1bb
   1a43c:	sbchi	pc, r4, r0
   1a440:	svceq	0x0000f1bb
   1a444:	ldrbmi	sp, [r9, #-57]	; 0xffffffc7
   1a448:			; <UNDEFINED> instruction: 0xf085d10d
   1a44c:			; <UNDEFINED> instruction: 0xf0030301
   1a450:	stmdbcs	r2!, {r0, r8, r9}
   1a454:			; <UNDEFINED> instruction: 0xf043bf18
   1a458:	blcs	1b064 <_dbus_user_database_lock_system@plt+0x14a38>
   1a45c:			; <UNDEFINED> instruction: 0xf04fbf0c
   1a460:			; <UNDEFINED> instruction: 0xf04f0b22
   1a464:	ldrtmi	r0, [r8], -r0, lsl #22
   1a468:	ldmdb	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a46c:			; <UNDEFINED> instruction: 0xf0002800
   1a470:	stmdavc	r2!, {r1, r3, r6, r8, pc}
   1a474:	bcs	1738600 <_dbus_user_database_lock_system@plt+0x1731fd4>
   1a478:			; <UNDEFINED> instruction: 0xf085bf08
   1a47c:			; <UNDEFINED> instruction: 0xf1040501
   1a480:	svclt	0x00180401
   1a484:	stmdbcs	r0, {r8, sl, sp}
   1a488:	rscshi	pc, lr, r0
   1a48c:	svceq	0x005cf1bb
   1a490:	stmdbcs	sl, {r1, r4, r6, r7, r8, ip, lr, pc}
   1a494:	ldrbmi	sp, [r9], -sp
   1a498:			; <UNDEFINED> instruction: 0xf7eb4638
   1a49c:	stmdacs	r0, {r6, r8, fp, sp, lr, pc}
   1a4a0:	msrhi	CPSR_sxc, r0
   1a4a4:	ldrtmi	r7, [r8], -r1, lsr #16
   1a4a8:	ldmdb	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a4ac:			; <UNDEFINED> instruction: 0xf0002800
   1a4b0:	stmdavc	r2!, {r5, r8, pc}
   1a4b4:	bleq	565f8 <_dbus_user_database_lock_system@plt+0x4ffcc>
   1a4b8:	stmdbcs	r7!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a4bc:	stmdbcs	r8, {r0, r2, r4, r6, fp, ip, lr, pc}
   1a4c0:			; <UNDEFINED> instruction: 0xf1a1d955
   1a4c4:	bcs	79acf0 <_dbus_user_database_lock_system@plt+0x7946c4>
   1a4c8:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1a4cc:	bne	d164dc <_dbus_user_database_lock_system@plt+0xd0feb0>
   1a4d0:	subspl	r5, r0, r0, asr r0
   1a4d4:	subspl	r5, r0, r0, asr r0
   1a4d8:	subspl	r5, r0, r0, asr r0
   1a4dc:	subspl	r5, r0, r0, asr r0
   1a4e0:	subspl	r5, r0, r0, asr r0
   1a4e4:	subsne	r3, r0, r0, asr r3
   1a4e8:	subspl	r5, r0, r6, lsl r0
   1a4ec:			; <UNDEFINED> instruction: 0x46380010
   1a4f0:	ldmdb	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a4f4:			; <UNDEFINED> instruction: 0xf0002800
   1a4f8:			; <UNDEFINED> instruction: 0xf894811a
   1a4fc:	ldrbmi	fp, [sl], -r0
   1a500:	stmdals	r7, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1a504:			; <UNDEFINED> instruction: 0x46514632
   1a508:	mrc2	7, 3, pc, cr14, cr15, {7}
   1a50c:	eorsle	r2, sp, r0, lsl #16
   1a510:			; <UNDEFINED> instruction: 0xf7eb4638
   1a514:	ldrtmi	lr, [r8], -r2, lsr #16
   1a518:	cdp	7, 8, cr15, cr4, cr11, {7}
   1a51c:			; <UNDEFINED> instruction: 0xd1a82800
   1a520:			; <UNDEFINED> instruction: 0x46304b97
   1a524:			; <UNDEFINED> instruction: 0xf8594997
   1a528:	ldrbtmi	r3, [r9], #-3
   1a52c:			; <UNDEFINED> instruction: 0xf7eb681a
   1a530:	eor	lr, lr, r0, lsl #21
   1a534:	bcs	40d5c <_dbus_user_database_lock_system@plt+0x3a730>
   1a538:	stmdals	r7, {r0, r1, r3, r4, r7, r8, sl, fp, ip, lr, pc}
   1a53c:			; <UNDEFINED> instruction: 0x46514632
   1a540:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1a544:			; <UNDEFINED> instruction: 0x4638b310
   1a548:	stmda	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a54c:			; <UNDEFINED> instruction: 0xf7eb4638
   1a550:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   1a554:	blmi	fe2ceb90 <_dbus_user_database_lock_system@plt+0xfe2c8564>
   1a558:	stmibmi	fp, {r4, r5, r9, sl, lr}
   1a55c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a560:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a564:	b	1958518 <_dbus_user_database_lock_system@plt+0x1951eec>
   1a568:	ldmdbcs	ip, {r0, r1, r4, sp, lr, pc}^
   1a56c:	ldrtmi	sp, [r8], -r5, asr #1
   1a570:	ldm	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a574:			; <UNDEFINED> instruction: 0xf47f2800
   1a578:	blmi	fe086370 <_dbus_user_database_lock_system@plt+0xfe07fd44>
   1a57c:	stmibmi	r3, {r4, r5, r9, sl, lr}
   1a580:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a584:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a588:	b	14d853c <_dbus_user_database_lock_system@plt+0x14d1f10>
   1a58c:			; <UNDEFINED> instruction: 0xf7ea4638
   1a590:	stcls	15, cr14, [r6, #-912]	; 0xfffffc70
   1a594:	blmi	1fc6b10 <_dbus_user_database_lock_system@plt+0x1fc04e4>
   1a598:	andcs	sl, r0, #393216	; 0x60000
   1a59c:	ldrmi	r9, [r5], -r1
   1a5a0:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a5a4:	stmda	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a5a8:			; <UNDEFINED> instruction: 0xf7eb9801
   1a5ac:	bmi	1e9614c <_dbus_user_database_lock_system@plt+0x1e8fb20>
   1a5b0:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   1a5b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a5b8:	subsmi	r9, sl, fp, lsl #22
   1a5bc:	sbchi	pc, lr, r0, asr #32
   1a5c0:	andlt	r4, sp, r8, lsr #12
   1a5c4:	svchi	0x00f0e8bd
   1a5c8:	blcs	2b865c <_dbus_user_database_lock_system@plt+0x2b2030>
   1a5cc:	blcs	4a234 <_dbus_user_database_lock_system@plt+0x43c08>
   1a5d0:			; <UNDEFINED> instruction: 0xf814d005
   1a5d4:	blcs	2a1e0 <_dbus_user_database_lock_system@plt+0x23bb4>
   1a5d8:	blcs	2ca240 <_dbus_user_database_lock_system@plt+0x2c3c14>
   1a5dc:	blcs	4edc8 <_dbus_user_database_lock_system@plt+0x4879c>
   1a5e0:	svcge	0x0067f47f
   1a5e4:	stmdbge	r6, {r0, r1, r2, fp, ip, pc}
   1a5e8:			; <UNDEFINED> instruction: 0xf7ff4632
   1a5ec:	stmdacs	r0, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   1a5f0:	blls	1ce928 <_dbus_user_database_lock_system@plt+0x1c82fc>
   1a5f4:			; <UNDEFINED> instruction: 0xf0002b00
   1a5f8:	ldrtmi	r8, [r8], -r9, lsr #1
   1a5fc:	svc	0x00acf7ea
   1a600:	movwls	r9, #23302	; 0x5b06
   1a604:	eorsle	r2, sp, r0, lsl #22
   1a608:	beq	556a44 <_dbus_user_database_lock_system@plt+0x550418>
   1a60c:			; <UNDEFINED> instruction: 0xf7eb4650
   1a610:	mcrrne	10, 4, lr, r5, cr6
   1a614:	adceq	r9, fp, r3
   1a618:	ldrmi	r9, [r8], -r1, lsl #6
   1a61c:	bl	fe0d85d0 <_dbus_user_database_lock_system@plt+0xfe0d1fa4>
   1a620:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1a624:	addshi	pc, ip, r0
   1a628:			; <UNDEFINED> instruction: 0xf1a09d05
   1a62c:	strcs	r0, [r0], #-2820	; 0xfffff4fc
   1a630:	stmiavs	r8!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}
   1a634:	mrc2	7, 0, pc, cr10, cr15, {7}
   1a638:	svceq	0x0004f84b
   1a63c:	eorsle	r2, r6, r0, lsl #16
   1a640:	stmdbls	r5, {r0, r2, r3, r5, r6, fp, sp, lr}
   1a644:	andle	r4, r2, sp, lsl #5
   1a648:	cfstrscs	mvf3, [r0, #-4]
   1a64c:	bls	8ee18 <_dbus_user_database_lock_system@plt+0x887ec>
   1a650:	blmi	13ebf98 <_dbus_user_database_lock_system@plt+0x13e596c>
   1a654:			; <UNDEFINED> instruction: 0x4615443a
   1a658:			; <UNDEFINED> instruction: 0xf8452200
   1a65c:			; <UNDEFINED> instruction: 0xf8592c04
   1a660:			; <UNDEFINED> instruction: 0xf7eb1003
   1a664:	ldrbmi	lr, [r0], -ip, asr #31
   1a668:	cdp	7, 8, cr15, cr6, cr11, {7}
   1a66c:	svceq	0x0000f1b8
   1a670:	blls	10e680 <_dbus_user_database_lock_system@plt+0x108054>
   1a674:	andcc	pc, r0, r8, asr #17
   1a678:	blcs	41288 <_dbus_user_database_lock_system@plt+0x3ac5c>
   1a67c:	strcs	sp, [r1, #-97]	; 0xffffff9f
   1a680:			; <UNDEFINED> instruction: 0xe794601f
   1a684:	ldr	r2, [r2, r0, lsl #10]
   1a688:	stmdbge	r6, {r0, r1, r2, fp, ip, pc}
   1a68c:			; <UNDEFINED> instruction: 0xf7ff4632
   1a690:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1a694:	svcge	0x007af43f
   1a698:	svceq	0x0000f1bb
   1a69c:	bmi	fce948 <_dbus_user_database_lock_system@plt+0xfc831c>
   1a6a0:	ldmdbmi	lr!, {r4, r5, r9, sl, lr}
   1a6a4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1a6a8:	stmib	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a6ac:	cmplt	r4, lr, ror #14
   1a6b0:	streq	lr, [r4], #2823	; 0xb07
   1a6b4:			; <UNDEFINED> instruction: 0xf855463d
   1a6b8:			; <UNDEFINED> instruction: 0xf7ea0b04
   1a6bc:	adcmi	lr, ip, #3424	; 0xd60
   1a6c0:			; <UNDEFINED> instruction: 0x4638d1f9
   1a6c4:	cdp	7, 13, cr15, cr0, cr10, {7}
   1a6c8:	ldmdbmi	r5!, {r0, r2, r3, r5, r8, r9, fp, lr}
   1a6cc:			; <UNDEFINED> instruction: 0xf8594630
   1a6d0:	ldrbtmi	r3, [r9], #-3
   1a6d4:			; <UNDEFINED> instruction: 0xf7eb681a
   1a6d8:	blmi	b94d90 <_dbus_user_database_lock_system@plt+0xb8e764>
   1a6dc:	ldrbmi	r2, [r0], -r0, lsl #4
   1a6e0:			; <UNDEFINED> instruction: 0xf8594615
   1a6e4:			; <UNDEFINED> instruction: 0xf7eb1003
   1a6e8:	ldrbmi	lr, [r0], -sl, lsl #31
   1a6ec:	cdp	7, 4, cr15, cr4, cr11, {7}
   1a6f0:	blmi	91446c <_dbus_user_database_lock_system@plt+0x90de40>
   1a6f4:	stmdbmi	fp!, {r4, r5, r9, sl, lr}
   1a6f8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a6fc:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a700:	ldmib	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a704:	blmi	7d4414 <_dbus_user_database_lock_system@plt+0x7cdde8>
   1a708:	stmdbmi	r7!, {r4, r5, r9, sl, lr}
   1a70c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a710:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a714:	stmib	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a718:	blmi	694400 <_dbus_user_database_lock_system@plt+0x68ddd4>
   1a71c:	stmdbmi	r3!, {r4, r5, r9, sl, lr}
   1a720:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a724:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a728:	stmib	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a72c:	blmi	554430 <_dbus_user_database_lock_system@plt+0x54de04>
   1a730:	ldmdbmi	pc, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   1a734:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1a738:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1a73c:	ldmdb	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a740:	ldrtmi	lr, [r8], -r4, lsr #14
   1a744:			; <UNDEFINED> instruction: 0xf7eb2501
   1a748:	ldr	lr, [r0, -r2, lsr #29]!
   1a74c:			; <UNDEFINED> instruction: 0x46304a19
   1a750:	ldrbtmi	r4, [sl], #-2329	; 0xfffff6e7
   1a754:			; <UNDEFINED> instruction: 0xf7eb4479
   1a758:	ldr	lr, [r7, -ip, ror #18]
   1a75c:	ldcl	7, cr15, [r0], #-940	; 0xfffffc54
   1a760:	ldrtmi	r4, [r0], -r7, lsl #22
   1a764:			; <UNDEFINED> instruction: 0xf8594915
   1a768:	ldrbtmi	r3, [r9], #-3
   1a76c:			; <UNDEFINED> instruction: 0xf7eb681a
   1a770:	ldr	lr, [r2, r0, ror #18]!
   1a774:	andeq	r0, r0, ip, asr #12
   1a778:	andeq	r9, r1, r6, lsr #11
   1a77c:	andeq	r9, r1, r4, lsr #11
   1a780:	andeq	r0, r0, ip, lsr r6
   1a784:	ldrdeq	r2, [r0], -sl
   1a788:	andeq	r2, r0, r4, lsr #23
   1a78c:	andeq	r2, r0, r0, lsl #23
   1a790:	andeq	r0, r0, r0, lsr #12
   1a794:	andeq	r9, r1, lr, ror #7
   1a798:	andeq	r7, r0, ip, lsr #19
   1a79c:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   1a7a0:	andeq	r2, r0, r2, lsr sl
   1a7a4:	andeq	r2, r0, r8, lsl #20
   1a7a8:	strdeq	r2, [r0], -r4
   1a7ac:	andeq	r2, r0, r0, ror #19
   1a7b0:	andeq	r2, r0, ip, asr #19
   1a7b4:	andeq	r7, r0, lr, lsl r9
   1a7b8:	andeq	r2, r0, r4, lsr #24
   1a7bc:	muleq	r0, sl, r9
   1a7c0:	svcmi	0x00f0e92d
   1a7c4:	stmdbmi	r2, {r0, r3, r7, r9, sl, lr}^
   1a7c8:	blmi	10ac238 <_dbus_user_database_lock_system@plt+0x10a5c0c>
   1a7cc:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
   1a7d0:	andls	r4, r2, r5, lsl r6
   1a7d4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1a7d8:			; <UNDEFINED> instruction: 0xf04f9309
   1a7dc:	mrslt	r0, LR_svc
   1a7e0:	subcs	r6, r5, r5, lsl r8
   1a7e4:			; <UNDEFINED> instruction: 0xf7eaae05
   1a7e8:			; <UNDEFINED> instruction: 0xf10dee76
   1a7ec:	smladcs	r0, r0, r8, r0
   1a7f0:	svclt	0x00cc1e03
   1a7f4:	vst1.32	{d20-d22}, [pc :64], fp
   1a7f8:	ands	r6, r2, r0, lsl #23
   1a7fc:			; <UNDEFINED> instruction: 0xf7eb4628
   1a800:			; <UNDEFINED> instruction: 0xf1a0ee94
   1a804:			; <UNDEFINED> instruction: 0xf5bb0322
   1a808:	blx	fece6410 <_dbus_user_database_lock_system@plt+0xfecdfde4>
   1a80c:	b	1417620 <_dbus_user_database_lock_system@plt+0x1410ff4>
   1a810:	svclt	0x00281353
   1a814:			; <UNDEFINED> instruction: 0xb1b32300
   1a818:	b	13ec0a0 <_dbus_user_database_lock_system@plt+0x13e5a74>
   1a81c:			; <UNDEFINED> instruction: 0xf7ea0b4b
   1a820:	ldrbmi	lr, [r8], -r4, lsr #28
   1a824:	b	1fd87d8 <_dbus_user_database_lock_system@plt+0x1fd21ac>
   1a828:	stmdacs	r0, {r2, r9, sl, lr}
   1a82c:	ldrbmi	sp, [fp], -r5, asr #32
   1a830:	ldrtmi	r4, [r1], -r2, lsl #12
   1a834:			; <UNDEFINED> instruction: 0xf8cd9704
   1a838:	stccs	0, cr8, [r0, #-0]
   1a83c:			; <UNDEFINED> instruction: 0x4648d1de
   1a840:	svc	0x005af7ea
   1a844:	ldmdblt	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a848:	adcsmi	r9, r3, #4, 22	; 0x1000
   1a84c:			; <UNDEFINED> instruction: 0xf7ebd01f
   1a850:	stmdavs	r0, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
   1a854:	ldmdb	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a858:			; <UNDEFINED> instruction: 0xb1ad4601
   1a85c:			; <UNDEFINED> instruction: 0x462b4a1e
   1a860:	strcs	r4, [r0, #-1616]	; 0xfffff9b0
   1a864:			; <UNDEFINED> instruction: 0xf7ea447a
   1a868:	strtmi	lr, [r0], -sl, lsl #30
   1a86c:	ldcl	7, cr15, [ip, #936]!	; 0x3a8
   1a870:	blmi	62d0e0 <_dbus_user_database_lock_system@plt+0x626ab4>
   1a874:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a878:	blls	2748e8 <_dbus_user_database_lock_system@plt+0x26e2bc>
   1a87c:	qsuble	r4, sl, r4
   1a880:	andlt	r4, fp, r8, lsr #12
   1a884:	svchi	0x00f0e8bd
   1a888:	ldrbtmi	r4, [sp], #-3349	; 0xfffff2eb
   1a88c:	stcls	7, cr14, [r2, #-920]	; 0xfffffc68
   1a890:	andls	r9, r3, r7, lsl #22
   1a894:	eorvs	r9, fp, r5, lsl #16
   1a898:	ldmdb	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a89c:	rsbvs	r9, r8, r3, lsl #20
   1a8a0:	tstlt	r8, r1, lsl #10
   1a8a4:			; <UNDEFINED> instruction: 0xf7ea4620
   1a8a8:	strb	lr, [r1, r0, ror #27]!
   1a8ac:	ldrbmi	r4, [r0], -sp, lsl #18
   1a8b0:	ldrbtmi	r4, [r9], #-1557	; 0xfffff9eb
   1a8b4:	cdp	7, 14, cr15, cr2, cr10, {7}
   1a8b8:	stmdbmi	fp, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a8bc:			; <UNDEFINED> instruction: 0x46224650
   1a8c0:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
   1a8c4:	cdp	7, 13, cr15, cr10, cr10, {7}
   1a8c8:			; <UNDEFINED> instruction: 0xf7ebe7d2
   1a8cc:	svclt	0x0000ebba
   1a8d0:	ldrdeq	r9, [r1], -r2
   1a8d4:	andeq	r0, r0, ip, asr #12
   1a8d8:	andeq	r7, r0, r0, lsr r8
   1a8dc:	andeq	r9, r1, ip, lsr #2
   1a8e0:	andeq	r7, r0, r6, lsl #16
   1a8e4:	andeq	r2, r0, r2, asr r8
   1a8e8:	andeq	r2, r0, r2, asr #16
   1a8ec:	mvnsmi	lr, sp, lsr #18
   1a8f0:	ldmdami	sl!, {r1, r2, r9, sl, lr}
   1a8f4:	blmi	eac170 <_dbus_user_database_lock_system@plt+0xea5b44>
   1a8f8:	ldrbtmi	fp, [r8], #-162	; 0xffffff5e
   1a8fc:	stmiapl	r3, {r0, r1, r2, r3, fp, sp, lr}^
   1a900:			; <UNDEFINED> instruction: 0x9321681b
   1a904:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a908:	strmi	fp, [r8], -r2, lsr #2
   1a90c:			; <UNDEFINED> instruction: 0xf7eb4629
   1a910:	biclt	lr, r0, r8, asr #23
   1a914:	ldrtmi	sl, [r9], -r6, lsl #20
   1a918:			; <UNDEFINED> instruction: 0xf7eb2003
   1a91c:			; <UNDEFINED> instruction: 0x4604eb74
   1a920:	blls	2c9608 <_dbus_user_database_lock_system@plt+0x2c2fdc>
   1a924:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1a928:	svcmi	0x0080f5b3
   1a92c:			; <UNDEFINED> instruction: 0xf8ddd116
   1a930:			; <UNDEFINED> instruction: 0xf7ea8030
   1a934:	strmi	lr, [r0, #3454]	; 0xd7e
   1a938:	blls	2cee00 <_dbus_user_database_lock_system@plt+0x2c87d4>
   1a93c:	svceq	0x0012f013
   1a940:	andcs	fp, r1, r8, lsl #30
   1a944:	bmi	a0ee3c <_dbus_user_database_lock_system@plt+0xa08810>
   1a948:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   1a94c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a950:	subsmi	r9, sl, r1, lsr #22
   1a954:	eorlt	sp, r2, r0, asr #2
   1a958:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1a95c:	strtmi	r4, [r8], -r2, lsr #20
   1a960:	ldrtmi	r4, [r3], -r2, lsr #18
   1a964:	smlsdxls	r0, sl, r4, r4
   1a968:			; <UNDEFINED> instruction: 0xf7ea4479
   1a96c:	strtmi	lr, [r0], -r8, lsl #29
   1a970:			; <UNDEFINED> instruction: 0xf7ebe7e9
   1a974:	stmdavs	r4, {r1, r4, r9, sl, fp, sp, lr, pc}
   1a978:			; <UNDEFINED> instruction: 0xf7eb4620
   1a97c:	andls	lr, r5, lr, ror r8
   1a980:			; <UNDEFINED> instruction: 0xf7eb4620
   1a984:	bmi	6d5924 <_dbus_user_database_lock_system@plt+0x6cf2f8>
   1a988:	ldrtmi	r9, [r3], -r5, lsl #18
   1a98c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   1a990:	strtmi	r7, [r8], -r0
   1a994:	cdp	7, 7, cr15, cr2, cr10, {7}
   1a998:	ldrb	r2, [r4, r0]
   1a99c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   1a9a0:	stcl	7, cr15, [r6, #-936]	; 0xfffffc58
   1a9a4:			; <UNDEFINED> instruction: 0x46334a13
   1a9a8:	ldrbtmi	r4, [sl], #-2323	; 0xfffff6ed
   1a9ac:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
   1a9b0:	andhi	pc, r4, sp, asr #17
   1a9b4:	strtmi	r9, [r8], -r2
   1a9b8:	cdp	7, 6, cr15, cr0, cr10, {7}
   1a9bc:	strb	r4, [r2, r0, lsr #12]
   1a9c0:	strtmi	r4, [r8], -lr, lsl #20
   1a9c4:	movwls	r4, #6414	; 0x190e
   1a9c8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1a9cc:	smladxls	r0, r3, r6, r4
   1a9d0:	cdp	7, 5, cr15, cr4, cr10, {7}
   1a9d4:	ldr	r4, [r6, r0, lsr #12]!
   1a9d8:	bl	cd898c <_dbus_user_database_lock_system@plt+0xcd2360>
   1a9dc:	andeq	r9, r1, r6, lsr #1
   1a9e0:	andeq	r0, r0, ip, asr #12
   1a9e4:	andeq	r9, r1, r6, asr r0
   1a9e8:	andeq	r7, r0, r8, ror r7
   1a9ec:			; <UNDEFINED> instruction: 0x00002bbc
   1a9f0:	andeq	r7, r0, r4, lsr r7
   1a9f4:	andeq	r7, r0, lr, asr #14
   1a9f8:	andeq	r2, r0, r6, ror fp
   1a9fc:	andeq	r7, r0, r0, ror #14
   1aa00:	andeq	r2, r0, sl, asr fp
   1aa04:	ldrbmi	lr, [r0, sp, lsr #18]!
   1aa08:	bmi	1cac26c <_dbus_user_database_lock_system@plt+0x1ca5c40>
   1aa0c:	blmi	1cac28c <_dbus_user_database_lock_system@plt+0x1ca5c60>
   1aa10:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
   1aa14:	ldrdls	pc, [r4, #143]	; 0x8f
   1aa18:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   1aa1c:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   1aa20:			; <UNDEFINED> instruction: 0xf04f9309
   1aa24:	mvnslt	r0, r0, lsl #6
   1aa28:	ldrdge	pc, [r0], -r0
   1aa2c:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   1aa30:	ldrbmi	r2, [r0], -r1, asr #3
   1aa34:	ldmib	ip!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1aa38:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   1aa3c:	stmdbmi	r8!, {r0, r1, r2, r6, r8, r9, fp, ip, lr, pc}^
   1aa40:			; <UNDEFINED> instruction: 0xf7eb4479
   1aa44:			; <UNDEFINED> instruction: 0x4605ea5c
   1aa48:	rsble	r2, fp, r0, lsl #16
   1aa4c:	ldrtmi	r4, [fp], -r5, ror #20
   1aa50:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   1aa54:	bl	4d8a08 <_dbus_user_database_lock_system@plt+0x4d23dc>
   1aa58:	blle	1324a60 <_dbus_user_database_lock_system@plt+0x131e434>
   1aa5c:			; <UNDEFINED> instruction: 0xf7ea4628
   1aa60:	andcc	lr, r1, r6, lsl #28
   1aa64:	addhi	pc, r9, r0
   1aa68:			; <UNDEFINED> instruction: 0x4620b11c
   1aa6c:	svc	0x00aaf7ea
   1aa70:	andcs	fp, r1, r0, ror #18
   1aa74:	blmi	162d3ec <_dbus_user_database_lock_system@plt+0x1626dc0>
   1aa78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1aa7c:	blls	274aec <_dbus_user_database_lock_system@plt+0x26e4c0>
   1aa80:			; <UNDEFINED> instruction: 0xf040405a
   1aa84:	andlt	r8, sl, r4, lsr #1
   1aa88:			; <UNDEFINED> instruction: 0x87f0e8bd
   1aa8c:	strtmi	sl, [r8], -r5, lsl #26
   1aa90:	bl	ff258a44 <_dbus_user_database_lock_system@plt+0xff252418>
   1aa94:			; <UNDEFINED> instruction: 0xf0002800
   1aa98:	ldrtmi	r8, [r9], -r4, lsl #1
   1aa9c:			; <UNDEFINED> instruction: 0xf7ea4628
   1aaa0:	teqlt	r0, r0	; <illegal shifter operand>
   1aaa4:			; <UNDEFINED> instruction: 0x46284951
   1aaa8:			; <UNDEFINED> instruction: 0xf7ea4479
   1aaac:	stmdacs	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   1aab0:			; <UNDEFINED> instruction: 0x4628d150
   1aab4:	ldcl	7, cr15, [r0, #-936]	; 0xfffffc58
   1aab8:	stmdbmi	lr, {r0, r2, r3, r6, r8, r9, fp, lr}^
   1aabc:			; <UNDEFINED> instruction: 0xf8594630
   1aac0:	ldrbtmi	r3, [r9], #-3
   1aac4:			; <UNDEFINED> instruction: 0xf7ea681a
   1aac8:			; <UNDEFINED> instruction: 0x2000efb4
   1aacc:			; <UNDEFINED> instruction: 0xf7ebe7d2
   1aad0:	strmi	lr, [r4], -r4, ror #26
   1aad4:			; <UNDEFINED> instruction: 0xf7ea6800
   1aad8:	ldrdls	lr, [r3], -r0
   1aadc:			; <UNDEFINED> instruction: 0xf7eb6820
   1aae0:	bmi	11957c8 <_dbus_user_database_lock_system@plt+0x118f19c>
   1aae4:	ldrbmi	r9, [r3], -r3, lsl #18
   1aae8:	andls	r4, r0, sl, ror r4
   1aaec:			; <UNDEFINED> instruction: 0xf7ea4630
   1aaf0:	andcs	lr, r0, r6, asr #27
   1aaf4:			; <UNDEFINED> instruction: 0xf7ebe7be
   1aaf8:			; <UNDEFINED> instruction: 0x4604ed50
   1aafc:			; <UNDEFINED> instruction: 0xf7ea6800
   1ab00:			; <UNDEFINED> instruction: 0x9003efbc
   1ab04:			; <UNDEFINED> instruction: 0xf7eb6820
   1ab08:	bmi	f557a0 <_dbus_user_database_lock_system@plt+0xf4f174>
   1ab0c:	ldrbmi	r9, [r3], -r3, lsl #18
   1ab10:	andls	r4, r0, sl, ror r4
   1ab14:			; <UNDEFINED> instruction: 0xf7ea4630
   1ab18:			; <UNDEFINED> instruction: 0x4628edb2
   1ab1c:	stc	7, cr15, [r6, #936]!	; 0x3a8
   1ab20:	str	r2, [r7, r0]!
   1ab24:	ldc	7, cr15, [r8, #-940]!	; 0xfffffc54
   1ab28:	stmdavs	r0, {r2, r9, sl, lr}
   1ab2c:	svc	0x00a4f7ea
   1ab30:	stmdavs	r0!, {r0, r1, ip, pc}
   1ab34:	bl	358ae8 <_dbus_user_database_lock_system@plt+0x3524bc>
   1ab38:	stmdbls	r3, {r0, r4, r5, r9, fp, lr}
   1ab3c:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   1ab40:	ldrtmi	r9, [r0], -r0
   1ab44:	ldc	7, cr15, [sl, #936]	; 0x3a8
   1ab48:	strbmi	r4, [r0], -r9, lsr #12
   1ab4c:	ldmdb	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ab50:	str	r4, [pc, r8, lsr #12]
   1ab54:	strtmi	r9, [r0], -r6, lsl #30
   1ab58:	strtmi	r2, [r9], -r0, lsl #4
   1ab5c:	ldrtmi	r9, [fp], -r0, lsl #12
   1ab60:	stc	7, cr15, [r6], #936	; 0x3a8
   1ab64:	eorle	r4, r6, r7, lsl #5
   1ab68:			; <UNDEFINED> instruction: 0x4630b11e
   1ab6c:	stc	7, cr15, [r4], #-940	; 0xfffffc54
   1ab70:	strtmi	fp, [r8], -r8, lsr #6
   1ab74:	ldcl	7, cr15, [r0], #936	; 0x3a8
   1ab78:			; <UNDEFINED> instruction: 0xf7ebe7a7
   1ab7c:	strmi	lr, [r4], -lr, lsl #26
   1ab80:			; <UNDEFINED> instruction: 0xf7ea6800
   1ab84:	andls	lr, r3, sl, ror pc
   1ab88:			; <UNDEFINED> instruction: 0xf7eb6820
   1ab8c:	bmi	79571c <_dbus_user_database_lock_system@plt+0x78f0f0>
   1ab90:	ldrbmi	r9, [r3], -r3, lsl #18
   1ab94:	andls	r4, r0, sl, ror r4
   1ab98:			; <UNDEFINED> instruction: 0xf7ea4630
   1ab9c:	andcs	lr, r0, r0, ror sp
   1aba0:	blmi	514948 <_dbus_user_database_lock_system@plt+0x50e31c>
   1aba4:	ldmdbmi	r8, {r4, r5, r9, sl, lr}
   1aba8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1abac:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1abb0:	svc	0x003ef7ea
   1abb4:	strtmi	lr, [r8], -r9, lsl #15
   1abb8:	stcl	7, cr15, [lr], {234}	; 0xea
   1abbc:	bmi	514928 <_dbus_user_database_lock_system@plt+0x50e2fc>
   1abc0:	ldmdbmi	r3, {r4, r5, r9, sl, lr}
   1abc4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1abc8:	ldcl	7, cr15, [r8, #-936]	; 0xfffffc58
   1abcc:			; <UNDEFINED> instruction: 0xf7ebe7d1
   1abd0:	svclt	0x0000ea38
   1abd4:	andeq	r8, r1, lr, lsl #31
   1abd8:	andeq	r0, r0, ip, asr #12
   1abdc:	andeq	r8, r1, r4, lsl #31
   1abe0:	andeq	r4, r0, ip, asr #8
   1abe4:	andeq	r7, r0, r6, lsr r7
   1abe8:	andeq	r8, r1, r8, lsr #30
   1abec:	andeq	r7, r0, ip, asr #4
   1abf0:	andeq	r0, r0, ip, lsr r6
   1abf4:	andeq	r2, r0, r2, asr #12
   1abf8:	andeq	r7, r0, ip, ror #12
   1abfc:	andeq	r7, r0, r0, lsl #13
   1ac00:	andeq	r7, r0, lr, lsr #12
   1ac04:	andeq	r7, r0, r8, lsl r6
   1ac08:	andeq	r2, r0, r8, asr r5
   1ac0c:	andeq	r7, r0, r4, lsl #12
   1ac10:	andeq	r2, r0, lr, asr r9
   1ac14:	mvnsmi	lr, sp, lsr #18
   1ac18:	bmi	102c474 <_dbus_user_database_lock_system@plt+0x1025e48>
   1ac1c:	blmi	102c684 <_dbus_user_database_lock_system@plt+0x1026058>
   1ac20:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   1ac24:	addlt	r4, r4, pc, lsr r8
   1ac28:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   1ac2c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1ac30:			; <UNDEFINED> instruction: 0xf04f9303
   1ac34:			; <UNDEFINED> instruction: 0xf7eb0300
   1ac38:	stmdacs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
   1ac3c:			; <UNDEFINED> instruction: 0xf7ebdb47
   1ac40:	mcrrne	11, 7, lr, r3, cr8
   1ac44:	eorle	r4, r4, r4, lsl #12
   1ac48:			; <UNDEFINED> instruction: 0x4630b158
   1ac4c:	ldrtmi	r4, [r9], -fp, lsr #12
   1ac50:			; <UNDEFINED> instruction: 0xf7ff4622
   1ac54:			; <UNDEFINED> instruction: 0x4606fed7
   1ac58:	suble	r2, r1, r0, lsl #16
   1ac5c:			; <UNDEFINED> instruction: 0xf7ea2000
   1ac60:	ldmdami	r1!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
   1ac64:			; <UNDEFINED> instruction: 0xf7eb4478
   1ac68:	mulls	r2, r0, r8
   1ac6c:	eorsle	r2, ip, r0, lsl #16
   1ac70:	blcs	38c84 <_dbus_user_database_lock_system@plt+0x32658>
   1ac74:	andcs	fp, r7, ip, lsl #30
   1ac78:	stmdbge	r2, {r0, r1, sp}
   1ac7c:	svc	0x00bef7ea
   1ac80:	eorsle	r2, sl, r0, lsl #16
   1ac84:	svceq	0x0000f1b8
   1ac88:			; <UNDEFINED> instruction: 0xf7ead031
   1ac8c:	strcs	lr, [r1], -r2, asr #27
   1ac90:			; <UNDEFINED> instruction: 0xf7ebe011
   1ac94:	strcs	lr, [r0], -r2, lsl #25
   1ac98:	stmdavs	r0, {r2, r9, sl, lr}
   1ac9c:	cdp	7, 14, cr15, cr12, cr10, {7}
   1aca0:	stmdavs	r0!, {r0, ip, pc}
   1aca4:	b	1558c58 <_dbus_user_database_lock_system@plt+0x155262c>
   1aca8:	stmdbls	r1, {r5, r9, fp, lr}
   1acac:			; <UNDEFINED> instruction: 0x4603447a
   1acb0:			; <UNDEFINED> instruction: 0xf7ea4628
   1acb4:	bmi	7d604c <_dbus_user_database_lock_system@plt+0x7cfa20>
   1acb8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   1acbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1acc0:	subsmi	r9, sl, r3, lsl #22
   1acc4:			; <UNDEFINED> instruction: 0x4630d117
   1acc8:	pop	{r2, ip, sp, pc}
   1accc:	bmi	67b494 <_dbus_user_database_lock_system@plt+0x674e68>
   1acd0:	ldmdbmi	r9, {r3, r5, r9, sl, lr}
   1acd4:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
   1acd8:			; <UNDEFINED> instruction: 0xf7ea4479
   1acdc:	ubfx	lr, r0, #25, #11
   1ace0:	tstcs	pc, r0, lsr #12
   1ace4:	bl	ff358c98 <_dbus_user_database_lock_system@plt+0xff35266c>
   1ace8:	andcs	lr, r7, r5, ror #15
   1acec:	andscs	lr, r2, r5, asr #15
   1acf0:	svc	0x0036f7ea
   1acf4:			; <UNDEFINED> instruction: 0xf7ebe7c9
   1acf8:			; <UNDEFINED> instruction: 0xf7ebe9a4
   1acfc:	stmdbls	r2, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
   1ad00:	stmdavs	r0, {r0, r8, ip, pc}
   1ad04:	b	958cb8 <_dbus_user_database_lock_system@plt+0x95268c>
   1ad08:	strmi	r9, [r2], -r1, lsl #18
   1ad0c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   1ad10:	b	fead8cc4 <_dbus_user_database_lock_system@plt+0xfead2698>
   1ad14:			; <UNDEFINED> instruction: 0xf7ea2001
   1ad18:	svclt	0x0000ee4a
   1ad1c:	andeq	r8, r1, lr, ror sp
   1ad20:	andeq	r0, r0, ip, asr #12
   1ad24:	andeq	r5, r0, r0, lsr #21
   1ad28:	ldrdeq	r7, [r0], -ip
   1ad2c:	andeq	r7, r0, r8, ror r5
   1ad30:	andeq	r8, r1, r6, ror #25
   1ad34:	andeq	r7, r0, sl, lsr #10
   1ad38:	andeq	r2, r0, ip, asr #16
   1ad3c:	andeq	r2, r0, r2, lsl #15
   1ad40:			; <UNDEFINED> instruction: 0x46014a10
   1ad44:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   1ad48:	addlt	fp, r9, r0, lsl #10
   1ad4c:	stmdage	r3, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ad50:	movwls	r6, #30747	; 0x781b
   1ad54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ad58:			; <UNDEFINED> instruction: 0xf7ea9001
   1ad5c:	andcs	lr, r0, #196, 28	; 0xc40
   1ad60:	stmdals	r1, {r0, r4, r9, sl, lr}
   1ad64:	ldc2	0, cr15, [r0]
   1ad68:	blmi	1ed590 <_dbus_user_database_lock_system@plt+0x1e6f64>
   1ad6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ad70:	blls	1f4de0 <_dbus_user_database_lock_system@plt+0x1ee7b4>
   1ad74:	qaddle	r4, sl, r2
   1ad78:			; <UNDEFINED> instruction: 0xf85db009
   1ad7c:			; <UNDEFINED> instruction: 0xf7ebfb04
   1ad80:	svclt	0x0000e960
   1ad84:	andeq	r8, r1, sl, asr ip
   1ad88:	andeq	r0, r0, ip, asr #12
   1ad8c:	andeq	r8, r1, r4, lsr ip
   1ad90:			; <UNDEFINED> instruction: 0x4605b570
   1ad94:	andscs	fp, r0, r2, lsl #1
   1ad98:	stmda	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ad9c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   1ada0:	mvnslt	r4, r4, lsl #12
   1ada4:	andcs	r4, r7, r1, lsl #12
   1ada8:	cdp	7, 9, cr15, cr0, cr10, {7}
   1adac:	blle	a4db4 <_dbus_user_database_lock_system@plt+0x9e788>
   1adb0:	andlt	r4, r2, r0, lsr #12
   1adb4:			; <UNDEFINED> instruction: 0xf7ebbd70
   1adb8:			; <UNDEFINED> instruction: 0x4606ebf0
   1adbc:			; <UNDEFINED> instruction: 0xf7ea6800
   1adc0:	andls	lr, r1, ip, asr lr
   1adc4:			; <UNDEFINED> instruction: 0xf7eb6830
   1adc8:	bmi	3154e0 <_dbus_user_database_lock_system@plt+0x30eeb4>
   1adcc:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
   1add0:	strtmi	r4, [r8], -r3, lsl #12
   1add4:	mrrc	7, 14, pc, r2, cr10	; <UNPREDICTABLE>
   1add8:			; <UNDEFINED> instruction: 0xf7ea4620
   1addc:	strcs	lr, [r0], #-2886	; 0xfffff4ba
   1ade0:	bmi	1d4d80 <_dbus_user_database_lock_system@plt+0x1ce754>
   1ade4:	stmdbmi	r6, {r3, r5, r9, sl, lr}
   1ade8:	ldrbtmi	r5, [r9], #-2203	; 0xfffff765
   1adec:			; <UNDEFINED> instruction: 0xf7ea681a
   1adf0:	ldrb	lr, [sp, r0, lsr #28]
   1adf4:	andeq	r8, r1, r2, lsl #24
   1adf8:	andeq	r7, r0, r6, lsl #9
   1adfc:	andeq	r0, r0, ip, lsr r6
   1ae00:	andeq	r2, r0, sl, lsl r3
   1ae04:	blmi	12ad730 <_dbus_user_database_lock_system@plt+0x12a7104>
   1ae08:	mvnsmi	lr, #737280	; 0xb4000
   1ae0c:	addlt	r4, fp, sl, ror r4
   1ae10:			; <UNDEFINED> instruction: 0xf10d4680
   1ae14:	ldmpl	r3, {r4, r8, fp}^
   1ae18:	strbmi	r2, [r9], -r7
   1ae1c:	movwls	r6, #38939	; 0x981b
   1ae20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ae24:	cdp	7, 5, cr15, cr2, cr10, {7}
   1ae28:	blle	1524e30 <_dbus_user_database_lock_system@plt+0x151e804>
   1ae2c:			; <UNDEFINED> instruction: 0x6704e9dd
   1ae30:	strmi	lr, [r6, #-2525]	; 0xfffff623
   1ae34:	ldcl	7, cr15, [r2, #936]	; 0x3a8
   1ae38:	ldmib	sp, {r4, r6, r8, r9, ip, sp, pc}^
   1ae3c:	mrrcne	3, 0, r2, r9, cr6
   1ae40:			; <UNDEFINED> instruction: 0xf1b2bf08
   1ae44:	strdle	r3, [r5], -pc	; <UNPREDICTABLE>
   1ae48:	ldrdeq	lr, [r4, -sp]
   1ae4c:	svclt	0x00084299
   1ae50:	andle	r4, r1, #144, 4
   1ae54:	movwcs	lr, #18893	; 0x49cd
   1ae58:	svclt	0x0008429d
   1ae5c:			; <UNDEFINED> instruction: 0xd1054294
   1ae60:	movwcs	lr, #18909	; 0x49dd
   1ae64:	svclt	0x000842bb
   1ae68:			; <UNDEFINED> instruction: 0xd00542b2
   1ae6c:	andcs	r4, r7, r9, asr #12
   1ae70:	bl	ad8e24 <_dbus_user_database_lock_system@plt+0xad27f8>
   1ae74:	blle	1064e7c <_dbus_user_database_lock_system@plt+0x105e850>
   1ae78:	bmi	ba2e84 <_dbus_user_database_lock_system@plt+0xb9c858>
   1ae7c:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
   1ae80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ae84:	subsmi	r9, sl, r9, lsl #22
   1ae88:	andlt	sp, fp, lr, asr #2
   1ae8c:	mvnshi	lr, #12386304	; 0xbd0000
   1ae90:	movwcs	lr, #18909	; 0x49dd
   1ae94:	svclt	0x00082b00
   1ae98:	svccc	0x0080f5b2
   1ae9c:			; <UNDEFINED> instruction: 0xf44fbf3e
   1aea0:	movwcs	r3, #640	; 0x280
   1aea4:	movwcs	lr, #18893	; 0x49cd
   1aea8:	movwcs	lr, #27101	; 0x69dd
   1aeac:	svclt	0x00081c59
   1aeb0:	svccc	0x00fff1b2
   1aeb4:	ldmib	sp, {r1, r2, r3, r6, r7, ip, lr, pc}^
   1aeb8:	addmi	r0, fp, #4, 2
   1aebc:	addmi	fp, r2, #8, 30
   1aec0:	sfmne	f5, 3, [fp], {196}	; 0xc4
   1aec4:	svclt	0x00084602
   1aec8:	svccc	0x00fff1b0
   1aecc:	stmib	sp, {r0, r1, r3, r9, sl, lr}^
   1aed0:	bicle	r0, r1, r6, lsl #2
   1aed4:			; <UNDEFINED> instruction: 0xf7ebe7be
   1aed8:	strmi	lr, [r4], -r0, ror #22
   1aedc:			; <UNDEFINED> instruction: 0xf7ea6800
   1aee0:	andls	lr, r2, ip, asr #27
   1aee4:			; <UNDEFINED> instruction: 0xf7eb6820
   1aee8:	bmi	5153c0 <_dbus_user_database_lock_system@plt+0x50ed94>
   1aeec:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
   1aef0:	strbmi	r4, [r0], -r3, lsl #12
   1aef4:	bl	ff0d8ea4 <_dbus_user_database_lock_system@plt+0xff0d2878>
   1aef8:	ldr	r2, [lr, r0]!
   1aefc:	bl	1358eb0 <_dbus_user_database_lock_system@plt+0x1352884>
   1af00:	stmdavs	r0, {r2, r9, sl, lr}
   1af04:	ldc	7, cr15, [r8, #936]!	; 0x3a8
   1af08:	movwls	r9, #15108	; 0x3b04
   1af0c:	stmdavs	r0!, {r1, ip, pc}
   1af10:	ldmdb	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af14:	ldmib	sp, {r0, r3, r9, fp, lr}^
   1af18:	ldrbtmi	r1, [sl], #-770	; 0xfffffcfe
   1af1c:	strbmi	r9, [r0], -r0
   1af20:	bl	feb58ed0 <_dbus_user_database_lock_system@plt+0xfeb528a4>
   1af24:	str	r2, [r8, r0]!
   1af28:	stm	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af2c:	muleq	r1, r4, fp
   1af30:	andeq	r0, r0, ip, asr #12
   1af34:	andeq	r8, r1, r2, lsr #22
   1af38:	andeq	r7, r0, r6, ror #6
   1af3c:	andeq	r7, r0, r6, asr r3
   1af40:	andcs	r4, r7, r2, lsl #12
   1af44:			; <UNDEFINED> instruction: 0x460cb530
   1af48:	ldrmi	fp, [r1], -r3, lsl #1
   1af4c:	b	fef58f00 <_dbus_user_database_lock_system@plt+0xfef528d4>
   1af50:	svclt	0x00a82800
   1af54:	blle	62f60 <_dbus_user_database_lock_system@plt+0x5c934>
   1af58:	ldclt	0, cr11, [r0, #-12]!
   1af5c:	bl	758f10 <_dbus_user_database_lock_system@plt+0x7528e4>
   1af60:	stmdavs	r0, {r0, r2, r9, sl, lr}
   1af64:	stc	7, cr15, [r8, #936]	; 0x3a8
   1af68:	stmdavs	r8!, {r0, ip, pc}
   1af6c:	ldm	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1af70:	stmdbls	r1, {r2, r9, fp, lr}
   1af74:			; <UNDEFINED> instruction: 0x4603447a
   1af78:			; <UNDEFINED> instruction: 0xf7ea4620
   1af7c:	andcs	lr, r0, r0, lsl #23
   1af80:	ldclt	0, cr11, [r0, #-12]!
   1af84:	andeq	r7, r0, r0, lsr #6
   1af88:	blt	1b58f38 <_dbus_user_database_lock_system@plt+0x1b5290c>
   1af8c:	blmi	52d7e0 <_dbus_user_database_lock_system@plt+0x5271b4>
   1af90:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1af94:	strmi	fp, [r5], -r4, asr #1
   1af98:			; <UNDEFINED> instruction: 0x460e58d3
   1af9c:	strtmi	r4, [r0], -ip, ror #12
   1afa0:	movtls	r6, #14363	; 0x381b
   1afa4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1afa8:	b	1d8f58 <_dbus_user_database_lock_system@plt+0x1d292c>
   1afac:	addcs	r4, r0, #34603008	; 0x2100000
   1afb0:	strtls	sl, [r0], -r1, lsr #16
   1afb4:	cdp	7, 9, cr15, cr8, cr10, {7}
   1afb8:	stmdbge	r0!, {r9, sp}
   1afbc:	subls	r4, r1, #40, 12	; 0x2800000
   1afc0:	stmda	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1afc4:	blmi	1ad7e8 <_dbus_user_database_lock_system@plt+0x1a71bc>
   1afc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1afcc:	blls	10f503c <_dbus_user_database_lock_system@plt+0x10eea10>
   1afd0:	qaddle	r4, sl, r1
   1afd4:	ldcllt	0, cr11, [r0, #-272]!	; 0xfffffef0
   1afd8:	ldmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1afdc:	andeq	r8, r1, lr, lsl #20
   1afe0:	andeq	r0, r0, ip, asr #12
   1afe4:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1afe8:	strlt	r2, [r8, #-256]	; 0xffffff00
   1afec:	ldc	7, cr15, [r2, #-936]!	; 0xfffffc58
   1aff0:			; <UNDEFINED> instruction: 0xf080fab0
   1aff4:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   1aff8:	ldrbmi	r2, [r0, -r0]!
   1affc:	blcs	35110 <_dbus_user_database_lock_system@plt+0x2eae4>
   1b000:	stmdavs	r3, {r0, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   1b004:	stmdacc	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
   1b008:			; <UNDEFINED> instruction: 0xf080fab0
   1b00c:	stmdbeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   1b010:	ldrbmi	r2, [r0, -r0]!
   1b014:	addslt	fp, lr, r0, ror r5
   1b018:	strmi	r4, [ip], -r0, lsr #28
   1b01c:	ldrmi	r4, [r5], -r0, lsr #22
   1b020:	stmdavs	r1, {r1, r2, r3, r4, r5, r6, sl, lr}
   1b024:	andcs	sl, r3, r2, lsl #20
   1b028:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1b02c:			; <UNDEFINED> instruction: 0xf04f931d
   1b030:			; <UNDEFINED> instruction: 0xf7ea0300
   1b034:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1b038:	ldmib	sp, {r1, r3, r4, r8, r9, fp, ip, lr, pc}^
   1b03c:	andcs	r2, r1, r7, lsl #6
   1b040:	vmlals.f16	s18, s18, s12	; <UNPREDICTABLE>
   1b044:	eorvs	r9, r1, lr, lsl #26
   1b048:	ldmdbls	r4, {r1, r5, r6, sp, lr}
   1b04c:	adcvs	r9, r3, r6, lsl sl
   1b050:	stmib	r4, {r3, r4, r8, r9, fp, ip, pc}^
   1b054:	stmib	r4, {r0, r1, r8, sl, sp, lr}^
   1b058:	mvnvs	r1, r5, lsl #4
   1b05c:	blmi	42d8a8 <_dbus_user_database_lock_system@plt+0x42727c>
   1b060:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b064:	blls	7750d4 <_dbus_user_database_lock_system@plt+0x76eaa8>
   1b068:	tstle	r4, sl, asr r0
   1b06c:	ldcllt	0, cr11, [r0, #-120]!	; 0xffffff88
   1b070:	b	fe4d9024 <_dbus_user_database_lock_system@plt+0xfe4d29f8>
   1b074:	stmdavs	r0, {r2, r9, sl, lr}
   1b078:	ldcl	7, cr15, [lr], #936	; 0x3a8
   1b07c:	stmdavs	r0!, {r0, ip, pc}
   1b080:	stmda	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b084:	stmdbls	r1, {r3, r9, fp, lr}
   1b088:			; <UNDEFINED> instruction: 0x4603447a
   1b08c:			; <UNDEFINED> instruction: 0xf7ea4628
   1b090:	strdcs	lr, [r0], -r6
   1b094:			; <UNDEFINED> instruction: 0xf7eae7e2
   1b098:	svclt	0x0000efd4
   1b09c:	andeq	r8, r1, r0, lsl #19
   1b0a0:	andeq	r0, r0, ip, asr #12
   1b0a4:	andeq	r8, r1, r0, asr #18
   1b0a8:	andeq	r7, r0, r4, asr r5
   1b0ac:	mvnsmi	lr, sp, lsr #18
   1b0b0:	stmdavs	r6, {r2, r7, ip, sp, pc}
   1b0b4:	ldrtmi	r4, [r0], -pc, lsl #12
   1b0b8:	ldmib	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b0bc:	cmplt	r8, r5, lsl #12
   1b0c0:			; <UNDEFINED> instruction: 0xf7ea2004
   1b0c4:			; <UNDEFINED> instruction: 0x4604ee7a
   1b0c8:	andvs	fp, r5, r8, asr #3
   1b0cc:	andlt	r4, r4, r0, lsr #12
   1b0d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1b0d4:	b	1859088 <_dbus_user_database_lock_system@plt+0x1852a5c>
   1b0d8:	strmi	r4, [r0], ip, lsr #12
   1b0dc:			; <UNDEFINED> instruction: 0xf7ea6800
   1b0e0:	andls	lr, r3, ip, asr #25
   1b0e4:	ldrdeq	pc, [r0], -r8
   1b0e8:	ldmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b0ec:	stmdbls	r3, {r0, r3, r9, fp, lr}
   1b0f0:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   1b0f4:	ldrtmi	r9, [r8], -r0
   1b0f8:	b	ff0590a8 <_dbus_user_database_lock_system@plt+0xff052a7c>
   1b0fc:	strtmi	lr, [r8], -r6, ror #15
   1b100:	svc	0x0046f7ea
   1b104:	stmdbmi	r5, {r2, r9, fp, lr}
   1b108:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   1b10c:			; <UNDEFINED> instruction: 0xf7ea4479
   1b110:			; <UNDEFINED> instruction: 0xe7dbeab6
   1b114:	andeq	r7, r0, r6, asr #3
   1b118:	ldrdeq	r7, [r0], -r2
   1b11c:	strdeq	r1, [r0], -r8
   1b120:	mvnsmi	lr, #737280	; 0xb4000
   1b124:	strmi	fp, [r6], -r3, lsl #1
   1b128:	ldrmi	r4, [r0], r9, lsl #13
   1b12c:	b	d590e0 <_dbus_user_database_lock_system@plt+0xd52ab4>
   1b130:	strmi	r2, [r5], -r0, lsl #14
   1b134:	ldmdavs	r0!, {r0, r1, r2, r3, r5, sp, lr}
   1b138:	ldmdb	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b13c:	tstlt	r8, #4, 12	; 0x400000
   1b140:	blcs	bba454 <_dbus_user_database_lock_system@plt+0xbb3e28>
   1b144:	stfvcd	f5, [r3, #-20]	; 0xffffffec
   1b148:	rscsle	r2, r3, r0, lsl #22
   1b14c:	blcs	bbdb60 <_dbus_user_database_lock_system@plt+0xbb7534>
   1b150:	strdcs	sp, [r0, -r0]
   1b154:			; <UNDEFINED> instruction: 0xf7ea4648
   1b158:			; <UNDEFINED> instruction: 0xf104eb06
   1b15c:			; <UNDEFINED> instruction: 0x46480113
   1b160:	bl	1459110 <_dbus_user_database_lock_system@plt+0x1452ae4>
   1b164:			; <UNDEFINED> instruction: 0xb1204604
   1b168:	strtmi	r2, [r0], -r1, lsl #8
   1b16c:	pop	{r0, r1, ip, sp, pc}
   1b170:	bmi	4bc138 <_dbus_user_database_lock_system@plt+0x4b5b0c>
   1b174:	ldmdbmi	r2, {r6, r9, sl, lr}
   1b178:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b17c:	b	1fd912c <_dbus_user_database_lock_system@plt+0x1fd2b00>
   1b180:	andlt	r4, r3, r0, lsr #12
   1b184:	mvnshi	lr, #12386304	; 0xbd0000
   1b188:	stmdblt	r5!, {r0, r2, r3, r5, fp, sp, lr}
   1b18c:	strtmi	r4, [r0], -ip, lsr #12
   1b190:	pop	{r0, r1, ip, sp, pc}
   1b194:			; <UNDEFINED> instruction: 0x462883f0
   1b198:	stcl	7, cr15, [lr], #-936	; 0xfffffc58
   1b19c:	strtmi	r9, [r8], -r1
   1b1a0:	svc	0x00d6f7ea
   1b1a4:	stmdbls	r1, {r0, r1, r2, r9, fp, lr}
   1b1a8:			; <UNDEFINED> instruction: 0x4603447a
   1b1ac:			; <UNDEFINED> instruction: 0xf7ea4640
   1b1b0:	strtmi	lr, [r0], -r6, ror #20
   1b1b4:	pop	{r0, r1, ip, sp, pc}
   1b1b8:	svclt	0x000083f0
   1b1bc:	muleq	r0, r8, r1
   1b1c0:	andeq	r1, r0, sl, lsl #31
   1b1c4:	andeq	r7, r0, r4, lsr r4
   1b1c8:			; <UNDEFINED> instruction: 0x4604b510
   1b1cc:			; <UNDEFINED> instruction: 0xf7ea6800
   1b1d0:	strtmi	lr, [r0], -r0, ror #29
   1b1d4:			; <UNDEFINED> instruction: 0x4010e8bd
   1b1d8:	stmdblt	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b1dc:			; <UNDEFINED> instruction: 0x460a4613
   1b1e0:	mvnscc	pc, pc, asr #32
   1b1e4:	blt	ffb591e8 <_dbus_user_database_lock_system@plt+0xffb52bbc>
   1b1e8:	andcs	r4, r0, #19922944	; 0x1300000
   1b1ec:	blt	ffa591f0 <_dbus_user_database_lock_system@plt+0xffa52bc4>
   1b1f0:	bllt	fe9d71f8 <_dbus_user_database_lock_system@plt+0xfe9d0bcc>
   1b1f4:	stclt	0, cr15, [ip], #-0
   1b1f8:	mralt	pc, lr, acc0
   1b1fc:	blt	ffed7204 <_dbus_user_database_lock_system@plt+0xffed0bd8>
   1b200:			; <UNDEFINED> instruction: 0x4604b510
   1b204:	b	fea591b4 <_dbus_user_database_lock_system@plt+0xfea52b88>
   1b208:	blx	fec21e10 <_dbus_user_database_lock_system@plt+0xfec1b7e4>
   1b20c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1b210:	svclt	0x0000bd10
   1b214:	ldrbmi	r2, [r0, -r0]!
   1b218:	blmi	c2dadc <_dbus_user_database_lock_system@plt+0xc274b0>
   1b21c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1b220:	stmdavs	r1, {r1, r2, r3, r9, sl, lr}^
   1b224:	ldrdlt	r5, [r4], r3
   1b228:	ldmdavs	fp, {r8, fp, sp}
   1b22c:			; <UNDEFINED> instruction: 0xf04f9303
   1b230:	mrsls	r0, LR_svc
   1b234:	strmi	sp, [r5], -r1, asr #32
   1b238:	stmdavs	r2, {r0, r3, r8, sl, fp, ip, lr, pc}
   1b23c:	and	r4, r2, sl, lsl #8
   1b240:	tstls	r2, r1, lsl #18
   1b244:			; <UNDEFINED> instruction: 0xf812b341
   1b248:	stccs	13, cr4, [pc], #-4	; 1b24c <_dbus_user_database_lock_system@plt+0x14c20>
   1b24c:	eorcs	sp, pc, #248	; 0xf8
   1b250:	strtmi	sl, [r8], -r2, lsl #22
   1b254:	stc2l	0, cr15, [r8], {1}
   1b258:	bcs	41a68 <_dbus_user_database_lock_system@plt+0x3b43c>
   1b25c:	stmdavs	r8!, {r0, r1, r4, r5, r8, r9, fp, ip, lr, pc}
   1b260:	stmne	r3, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1b264:	ands	sp, sp, r3, lsl #2
   1b268:	andls	r3, r2, #4096	; 0x1000
   1b26c:			; <UNDEFINED> instruction: 0xf813b1d2
   1b270:	stmdbcs	pc!, {r0, r8, sl, fp, ip}	; <UNPREDICTABLE>
   1b274:	ldmdavs	r4!, {r3, r4, r5, r6, r7, ip, lr, pc}^
   1b278:	ldrtmi	r4, [r3], -r8, lsr #12
   1b27c:	strls	r2, [r0], #-256	; 0xffffff00
   1b280:	ldc	7, cr15, [lr], {234}	; 0xea
   1b284:	blmi	56dae4 <_dbus_user_database_lock_system@plt+0x5674b8>
   1b288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b28c:	blls	f52fc <_dbus_user_database_lock_system@plt+0xeecd0>
   1b290:	tstle	lr, sl, asr r0
   1b294:	ldcllt	0, cr11, [r0, #-16]!
   1b298:			; <UNDEFINED> instruction: 0x46304912
   1b29c:			; <UNDEFINED> instruction: 0xf7ea4479
   1b2a0:			; <UNDEFINED> instruction: 0xe7efeab2
   1b2a4:	blcs	bf92b8 <_dbus_user_database_lock_system@plt+0xbf2c8c>
   1b2a8:	andcs	fp, r0, #24, 30	; 0x60
   1b2ac:	stmdbmi	lr, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
   1b2b0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1b2b4:	b	fe9d9264 <_dbus_user_database_lock_system@plt+0xfe9d2c38>
   1b2b8:	stmdbmi	ip, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1b2bc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1b2c0:	b	fe859270 <_dbus_user_database_lock_system@plt+0xfe852c44>
   1b2c4:	stmdbmi	sl, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1b2c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1b2cc:	b	fe6d927c <_dbus_user_database_lock_system@plt+0xfe6d2c50>
   1b2d0:			; <UNDEFINED> instruction: 0xf7eae7d8
   1b2d4:	svclt	0x0000eeb6
   1b2d8:	andeq	r8, r1, r2, lsl #15
   1b2dc:	andeq	r0, r0, ip, asr #12
   1b2e0:	andeq	r8, r1, r8, lsl r7
   1b2e4:	andeq	r5, r0, r0, lsr r4
   1b2e8:	andeq	r5, r0, sl, lsl r4
   1b2ec:	ldrdeq	r3, [r0], -r6
   1b2f0:	andeq	r3, r0, sl, asr #7
   1b2f4:	svcmi	0x00f0e92d
   1b2f8:	bmi	186cb5c <_dbus_user_database_lock_system@plt+0x1866530>
   1b2fc:	blmi	186cb78 <_dbus_user_database_lock_system@plt+0x186654c>
   1b300:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
   1b304:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1b308:	strmi	r4, [r8], r6, lsl #12
   1b30c:			; <UNDEFINED> instruction: 0x464858d3
   1b310:	ldrsbge	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   1b314:	movwls	r6, #55323	; 0xd81b
   1b318:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b31c:	svc	0x0082f7ea
   1b320:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, lr}
   1b324:			; <UNDEFINED> instruction: 0xf10dd04f
   1b328:	ldrbmi	r0, [r8], -r4, lsr #22
   1b32c:	svc	0x007af7ea
   1b330:	orrlt	r4, r0, #4, 12	; 0x400000
   1b334:			; <UNDEFINED> instruction: 0x46324955
   1b338:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   1b33c:	cdp	7, 5, cr15, cr12, cr10, {7}
   1b340:	subsle	r2, r4, r0, lsl #16
   1b344:	tstcs	r0, r5, lsl #16
   1b348:	ldcl	7, cr15, [r2, #-936]!	; 0xfffffc58
   1b34c:	blle	17e2b6c <_dbus_user_database_lock_system@plt+0x17dc540>
   1b350:			; <UNDEFINED> instruction: 0x4659463a
   1b354:	stm	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b358:	stmdacs	r0, {r2, r9, sl, lr}
   1b35c:	ldrtmi	sp, [r0], -sp, rrx
   1b360:			; <UNDEFINED> instruction: 0xf7ea4629
   1b364:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   1b368:	ldmib	sp, {r1, r3, r6, ip, lr, pc}^
   1b36c:	stmdbcs	r0, {r0, r3, r8, ip, sp}
   1b370:	ldrmi	sp, [r9], #-3380	; 0xfffff2cc
   1b374:	blcc	64478 <_dbus_user_database_lock_system@plt+0x5de4c>
   1b378:	eorcs	r3, r0, r1, lsl #18
   1b37c:	andsvc	lr, r8, r2
   1b380:	eorle	r4, fp, fp, lsl #5
   1b384:	svccs	0x0001f813
   1b388:	rscsle	r2, r8, r0, lsl #20
   1b38c:	bcs	17e9c14 <_dbus_user_database_lock_system@plt+0x17e35e8>
   1b390:	andsvc	fp, ip, r8, lsl #31
   1b394:	blmi	fd536c <_dbus_user_database_lock_system@plt+0xfced40>
   1b398:	ldmdbmi	lr!, {r3, r5, r9, sl, lr}
   1b39c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1b3a0:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1b3a4:	bl	1159354 <_dbus_user_database_lock_system@plt+0x1152d28>
   1b3a8:			; <UNDEFINED> instruction: 0xf7ea4648
   1b3ac:	bmi	ed570c <_dbus_user_database_lock_system@plt+0xecf0e0>
   1b3b0:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   1b3b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b3b8:	subsmi	r9, sl, sp, lsl #22
   1b3bc:			; <UNDEFINED> instruction: 0x4620d15e
   1b3c0:	pop	{r0, r1, r2, r3, ip, sp, pc}
   1b3c4:	blmi	cbf38c <_dbus_user_database_lock_system@plt+0xcb8d60>
   1b3c8:	ldmdbmi	r4!, {r2, r9, sl, lr}
   1b3cc:			; <UNDEFINED> instruction: 0xf85a4628
   1b3d0:	ldrbtmi	r3, [r9], #-3
   1b3d4:			; <UNDEFINED> instruction: 0xf7ea681a
   1b3d8:	strb	lr, [r8, ip, lsr #22]!
   1b3dc:	ldrdcc	pc, [r4], -r8
   1b3e0:	tstcs	r0, r2, asr #12
   1b3e4:			; <UNDEFINED> instruction: 0xf7ea4658
   1b3e8:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1b3ec:	blmi	a4f8ec <_dbus_user_database_lock_system@plt+0xa492c0>
   1b3f0:	stmdbmi	fp!, {r3, r5, r9, sl, lr}
   1b3f4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1b3f8:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1b3fc:	bl	6593ac <_dbus_user_database_lock_system@plt+0x652d80>
   1b400:	strcs	r4, [r0], #-1624	; 0xfffff9a8
   1b404:	stmia	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b408:			; <UNDEFINED> instruction: 0xf7ea4648
   1b40c:	strb	lr, [lr, r6, lsr #17]
   1b410:	stmia	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b414:	stmdavs	r0, {r2, r9, sl, lr}
   1b418:	bl	bd93c8 <_dbus_user_database_lock_system@plt+0xbd2d9c>
   1b41c:	movwls	r9, #15109	; 0x3b05
   1b420:	stmdavs	r0!, {r1, ip, pc}
   1b424:	cdp	7, 9, cr15, cr4, cr10, {7}
   1b428:	ldmib	sp, {r1, r2, r3, r4, r9, fp, lr}^
   1b42c:	ldrbtmi	r1, [sl], #-770	; 0xfffffcfe
   1b430:	strtmi	r9, [r8], -r0
   1b434:	stmdb	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b438:			; <UNDEFINED> instruction: 0xf7ebe7e2
   1b43c:	strmi	lr, [r7], -lr, lsr #17
   1b440:			; <UNDEFINED> instruction: 0xf7ea6800
   1b444:	blls	1960b4 <_dbus_user_database_lock_system@plt+0x18fa88>
   1b448:	andls	r9, r2, r3, lsl #6
   1b44c:			; <UNDEFINED> instruction: 0xf7ea6838
   1b450:	bmi	596e58 <_dbus_user_database_lock_system@plt+0x59082c>
   1b454:	movwne	lr, #10717	; 0x29dd
   1b458:	andls	r4, r0, sl, ror r4
   1b45c:			; <UNDEFINED> instruction: 0xf7ea4628
   1b460:	strtmi	lr, [r1], -lr, lsl #18
   1b464:			; <UNDEFINED> instruction: 0xf7ea4630
   1b468:	strb	lr, [r9, sl, ror #25]
   1b46c:	strcs	r4, [r1], #-1624	; 0xfffff9a8
   1b470:	ldmda	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b474:			; <UNDEFINED> instruction: 0xf7ea4648
   1b478:			; <UNDEFINED> instruction: 0xe798e870
   1b47c:	stcl	7, cr15, [r0, #936]!	; 0x3a8
   1b480:	muleq	r1, lr, r6
   1b484:	andeq	r0, r0, ip, asr #12
   1b488:	andeq	r8, r1, r0, lsl #13
   1b48c:	strdeq	r6, [r0], -sl
   1b490:	andeq	r0, r0, ip, lsr r6
   1b494:	andeq	r1, r0, r4, ror #26
   1b498:	andeq	r8, r1, lr, ror #11
   1b49c:	andeq	r1, r0, r2, lsr sp
   1b4a0:	andeq	r1, r0, ip, lsl #26
   1b4a4:	andeq	r6, r0, r6, lsr #26
   1b4a8:	strdeq	r6, [r0], -r0
   1b4ac:	ldrbmi	r2, [r0, -r1]!
   1b4b0:	blmi	182de34 <_dbus_user_database_lock_system@plt+0x1827808>
   1b4b4:	svcmi	0x00f0e92d
   1b4b8:	addslt	r4, r1, sl, ror r4
   1b4bc:			; <UNDEFINED> instruction: 0xf10d4681
   1b4c0:	ldmpl	r3, {r2, r3, r4, fp}^
   1b4c4:	strcs	r4, [r0, -lr, lsl #12]
   1b4c8:	ldmdavs	fp, {r6, r9, sl, lr}
   1b4cc:			; <UNDEFINED> instruction: 0xf04f930f
   1b4d0:	strls	r0, [r2, -r0, lsl #6]
   1b4d4:	cdp	7, 10, cr15, cr6, cr10, {7}
   1b4d8:	ldrbtmi	r4, [sp], #-3415	; 0xfffff2a9
   1b4dc:	suble	r2, ip, r0, lsl #16
   1b4e0:	beq	35791c <_dbus_user_database_lock_system@plt+0x3512f0>
   1b4e4:			; <UNDEFINED> instruction: 0xf7ea4650
   1b4e8:			; <UNDEFINED> instruction: 0x4604ee9e
   1b4ec:			; <UNDEFINED> instruction: 0xf10db370
   1b4f0:	ldrbmi	r0, [r8], -ip, lsr #22
   1b4f4:	cdp	7, 9, cr15, cr6, cr10, {7}
   1b4f8:	stmdacs	r0, {r2, r9, sl, lr}
   1b4fc:	mcrrmi	0, 5, sp, pc, cr5
   1b500:			; <UNDEFINED> instruction: 0x4620447c
   1b504:	mcrr	7, 14, pc, r0, cr10	; <UNPREDICTABLE>
   1b508:	suble	r2, r0, r0, lsl #16
   1b50c:	andls	r4, r1, r1, lsl #12
   1b510:			; <UNDEFINED> instruction: 0xf7ea4658
   1b514:	bls	95afc <_dbus_user_database_lock_system@plt+0x8f4d0>
   1b518:	stmdbmi	r9, {r4, r5, r6, r8, ip, sp, pc}^
   1b51c:	andls	r4, r1, #64, 12	; 0x4000000
   1b520:			; <UNDEFINED> instruction: 0xf7ea4479
   1b524:	teqlt	r8, sl, ror #26
   1b528:	ldrbmi	r4, [r0], -r6, asr #18
   1b52c:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1b530:	stcl	7, cr15, [r2, #-936]!	; 0xfffffc58
   1b534:	cmple	r7, r0, lsl #16
   1b538:	ldrtmi	r4, [r0], -r3, asr #22
   1b53c:	strcs	r4, [r0], #-2371	; 0xfffff6bd
   1b540:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   1b544:			; <UNDEFINED> instruction: 0xf7ea681a
   1b548:	eor	lr, r1, r4, ror sl
   1b54c:			; <UNDEFINED> instruction: 0xf7ea4640
   1b550:	blmi	f95568 <_dbus_user_database_lock_system@plt+0xf8ef3c>
   1b554:			; <UNDEFINED> instruction: 0x4630493e
   1b558:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   1b55c:			; <UNDEFINED> instruction: 0xf7ea681a
   1b560:	bmi	f55f08 <_dbus_user_database_lock_system@plt+0xf4f8dc>
   1b564:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
   1b568:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b56c:	subsmi	r9, sl, pc, lsl #22
   1b570:			; <UNDEFINED> instruction: 0x4620d15b
   1b574:	pop	{r0, r4, ip, sp, pc}
   1b578:	blmi	cff540 <_dbus_user_database_lock_system@plt+0xcf8f14>
   1b57c:	ldmdbmi	r6!, {r2, r9, sl, lr}
   1b580:	stmiapl	fp!, {r4, r5, r9, sl, lr}^
   1b584:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1b588:	b	14d9538 <_dbus_user_database_lock_system@plt+0x14d2f0c>
   1b58c:	strcs	lr, [r1], #-2025	; 0xfffff817
   1b590:			; <UNDEFINED> instruction: 0xf7e94640
   1b594:	ldrbmi	lr, [r0], -r2, ror #31
   1b598:	svc	0x00def7e9
   1b59c:			; <UNDEFINED> instruction: 0xf7e94658
   1b5a0:	stmdals	r2, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1b5a4:	svc	0x0060f7e9
   1b5a8:			; <UNDEFINED> instruction: 0x4640e7db
   1b5ac:	svc	0x00d4f7e9
   1b5b0:			; <UNDEFINED> instruction: 0xf7e94650
   1b5b4:	blmi	957504 <_dbus_user_database_lock_system@plt+0x950ed8>
   1b5b8:	ldrtmi	r4, [r0], -r8, lsr #18
   1b5bc:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   1b5c0:			; <UNDEFINED> instruction: 0xf7ea681a
   1b5c4:			; <UNDEFINED> instruction: 0xe7ccea36
   1b5c8:			; <UNDEFINED> instruction: 0x4620463a
   1b5cc:			; <UNDEFINED> instruction: 0x46594633
   1b5d0:			; <UNDEFINED> instruction: 0xf98cf7ff
   1b5d4:	stfmid	f3, [r2], #-928	; 0xfffffc60
   1b5d8:	andcs	r4, r1, #53477376	; 0x3300000
   1b5dc:	ldrbtmi	r4, [ip], #-1601	; 0xfffff9bf
   1b5e0:			; <UNDEFINED> instruction: 0xf7ff4620
   1b5e4:	lsllt	pc, r3, #19	; <UNPREDICTABLE>
   1b5e8:	ldrtmi	r4, [r3], -r0, lsr #12
   1b5ec:	ldrbmi	r2, [r1], -r1, lsl #4
   1b5f0:			; <UNDEFINED> instruction: 0xf97cf7ff
   1b5f4:	stmdbge	r2, {r3, r5, r6, r8, ip, sp, pc}
   1b5f8:			; <UNDEFINED> instruction: 0xf7e94650
   1b5fc:	ldrshlt	lr, [r0, #-224]	; 0xffffff20
   1b600:	strbmi	r9, [r8], -r2, lsl #18
   1b604:	cdp	7, 12, cr15, cr6, cr9, {7}
   1b608:	movwcs	fp, #296	; 0x128
   1b60c:	movwls	r2, #9217	; 0x2401
   1b610:	strcs	lr, [r0], #-1982	; 0xfffff842
   1b614:	blmi	35550c <_dbus_user_database_lock_system@plt+0x34eee0>
   1b618:	ldmdbmi	r2, {r4, r5, r9, sl, lr}
   1b61c:	stmiapl	fp!, {sl, sp}^
   1b620:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   1b624:	b	1595d4 <_dbus_user_database_lock_system@plt+0x152fa8>
   1b628:			; <UNDEFINED> instruction: 0xf7eae7b2
   1b62c:	svclt	0x0000ed0a
   1b630:	andeq	r8, r1, r8, ror #9
   1b634:	andeq	r0, r0, ip, asr #12
   1b638:	andeq	r8, r1, r6, asr #9
   1b63c:	andeq	r6, r0, r8, ror #28
   1b640:	andeq	r6, r0, r8, asr lr
   1b644:	andeq	r6, r0, r6, asr lr
   1b648:	andeq	r0, r0, ip, lsr r6
   1b64c:	andeq	r1, r0, r2, asr #23
   1b650:	andeq	r1, r0, sl, lsr #23
   1b654:	andeq	r8, r1, sl, lsr r4
   1b658:	andeq	r1, r0, r0, lsl #23
   1b65c:	andeq	r1, r0, r6, asr #22
   1b660:			; <UNDEFINED> instruction: 0x00006dba
   1b664:	andeq	r1, r0, r4, ror #21
   1b668:	blmi	f2df5c <_dbus_user_database_lock_system@plt+0xf27930>
   1b66c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   1b670:	strmi	fp, [r6], -fp, lsl #1
   1b674:	ldmpl	r3, {r0, sl, fp, sp, pc}^
   1b678:	ldmdavs	fp, {r5, r9, sl, lr}
   1b67c:			; <UNDEFINED> instruction: 0xf04f9309
   1b680:			; <UNDEFINED> instruction: 0xf7ea0300
   1b684:	stmdblt	r8, {r4, r6, r7, r8, sl, fp, sp, lr, pc}^
   1b688:	blmi	d2df64 <_dbus_user_database_lock_system@plt+0xd27938>
   1b68c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b690:	blls	275700 <_dbus_user_database_lock_system@plt+0x26f0d4>
   1b694:	cmple	sp, sl, asr r0
   1b698:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   1b69c:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   1b6a0:	bl	1cd9650 <_dbus_user_database_lock_system@plt+0x1cd3024>
   1b6a4:	ldmdami	r0!, {r0, r2, r9, sl, lr}
   1b6a8:			; <UNDEFINED> instruction: 0xf7ea4478
   1b6ac:	strmi	lr, [r7], -lr, ror #22
   1b6b0:			; <UNDEFINED> instruction: 0x4629b315
   1b6b4:			; <UNDEFINED> instruction: 0xf7ea4620
   1b6b8:	biclt	lr, r0, r6, lsr #17
   1b6bc:	strtmi	r4, [r0], -fp, lsr #26
   1b6c0:			; <UNDEFINED> instruction: 0x4629447d
   1b6c4:	ldm	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6c8:	svccs	0x0000b188
   1b6cc:			; <UNDEFINED> instruction: 0x4639d03a
   1b6d0:			; <UNDEFINED> instruction: 0xf7ea4620
   1b6d4:			; <UNDEFINED> instruction: 0xb150e898
   1b6d8:	strtmi	r4, [r0], -r9, lsr #12
   1b6dc:	ldm	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6e0:	stmdbmi	r3!, {r3, r5, r8, ip, sp, pc}
   1b6e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b6e8:	stm	ip, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6ec:	strtmi	fp, [r0], -r8, ror #19
   1b6f0:	svc	0x0032f7e9
   1b6f4:	strb	r2, [r7, r0]
   1b6f8:			; <UNDEFINED> instruction: 0xf7ea4668
   1b6fc:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
   1b700:	blls	4fadc <_dbus_user_database_lock_system@plt+0x494b0>
   1b704:	ldmdavs	r9, {r5, r9, sl, lr}
   1b708:	ldmda	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b70c:	rscle	r2, lr, r0, lsl #16
   1b710:	ldmdbmi	r8, {r0, r2, r8, sl, fp, sp, pc}
   1b714:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1b718:	stmib	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b71c:	strtmi	r4, [r0], -r9, lsr #12
   1b720:	b	9596d0 <_dbus_user_database_lock_system@plt+0x9530a4>
   1b724:	bicle	r2, r9, r0, lsl #16
   1b728:	ldmdbmi	r3, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1b72c:			; <UNDEFINED> instruction: 0x46204632
   1b730:			; <UNDEFINED> instruction: 0xf7e94479
   1b734:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
   1b738:			; <UNDEFINED> instruction: 0x4620d0d9
   1b73c:	svc	0x000cf7e9
   1b740:	str	r2, [r1, r1]!
   1b744:	strtmi	r4, [r0], -sp, lsl #18
   1b748:			; <UNDEFINED> instruction: 0xf7ea4479
   1b74c:	stmdacs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
   1b750:	strb	sp, [ip, r7, asr #3]
   1b754:	ldcl	7, cr15, [r4], #-936	; 0xfffffc58
   1b758:	andeq	r8, r1, r2, lsr r3
   1b75c:	andeq	r0, r0, ip, asr #12
   1b760:	andeq	r8, r1, r4, lsl r3
   1b764:	andeq	r6, r0, sl, lsl sp
   1b768:	andeq	r6, r0, r0, lsr #26
   1b76c:	andeq	r4, r0, r8, lsr #21
   1b770:	andeq	r6, r0, r2, lsl #26
   1b774:	andeq	r6, r0, r2, asr #25
   1b778:	andeq	r6, r0, r4, ror #25
   1b77c:	andeq	r6, r0, ip, lsr #25
   1b780:	blmi	4adfcc <_dbus_user_database_lock_system@plt+0x4a79a0>
   1b784:	ldrbtmi	fp, [sl], #-1280	; 0xfffffb00
   1b788:	ldmdbmi	r1, {r0, r3, r7, ip, sp, pc}
   1b78c:	stmdage	r3, {r0, ip, pc}
   1b790:	ldrbtmi	r9, [r9], #-0
   1b794:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b798:			; <UNDEFINED> instruction: 0xf04f9307
   1b79c:			; <UNDEFINED> instruction: 0xf7ea0300
   1b7a0:	stmdbmi	ip, {r1, r5, r7, r8, fp, sp, lr, pc}
   1b7a4:	andeq	lr, r0, #3620864	; 0x374000
   1b7a8:			; <UNDEFINED> instruction: 0xf7e94479
   1b7ac:	bmi	2d705c <_dbus_user_database_lock_system@plt+0x2d0a30>
   1b7b0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1b7b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b7b8:	subsmi	r9, sl, r7, lsl #22
   1b7bc:	andlt	sp, r9, r2, lsl #2
   1b7c0:	blx	15993e <_dbus_user_database_lock_system@plt+0x153312>
   1b7c4:	ldc	7, cr15, [ip], #-936	; 0xfffffc58
   1b7c8:	andeq	r8, r1, sl, lsl r2
   1b7cc:	andeq	r0, r0, ip, asr #12
   1b7d0:	andeq	r6, r0, lr, ror #25
   1b7d4:	andeq	r6, r0, r0, lsl #25
   1b7d8:	andeq	r8, r1, lr, ror #3
   1b7dc:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   1b7e0:	stmdalt	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b7e4:	andeq	r6, r0, r2, ror #24
   1b7e8:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   1b7ec:	stmdalt	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b7f0:	andeq	r6, r0, r6, ror ip
   1b7f4:			; <UNDEFINED> instruction: 0x4605b5f0
   1b7f8:	addlt	r4, r5, ip, lsr #16
   1b7fc:	tstcs	r0, pc, lsl #12
   1b800:	mcrmi	4, 1, r4, cr11, cr8, {3}
   1b804:	stmdb	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b808:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   1b80c:	andcs	sp, r0, #12, 22	; 0x3000
   1b810:	ldrmi	r4, [r1], -r8, lsr #12
   1b814:	ldmda	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b818:	blle	7a5820 <_dbus_user_database_lock_system@plt+0x79f1f4>
   1b81c:	strcs	fp, [r1], #-4044	; 0xfffff034
   1b820:	strtmi	r2, [r0], -r0, lsl #8
   1b824:	ldcllt	0, cr11, [r0, #20]!
   1b828:	svc	0x0000f7ea
   1b82c:	movtlt	r4, #1540	; 0x604
   1b830:	bl	fe8d97e0 <_dbus_user_database_lock_system@plt+0xfe8d31b4>
   1b834:	cmnlt	r8, #4, 12	; 0x400000
   1b838:	ldrtmi	r4, [fp], -r9, lsr #12
   1b83c:			; <UNDEFINED> instruction: 0xf7ea2200
   1b840:			; <UNDEFINED> instruction: 0x4604e99c
   1b844:	stmdbvs	r0, {r5, r8, ip, sp, pc}
   1b848:			; <UNDEFINED> instruction: 0xf7ff4639
   1b84c:			; <UNDEFINED> instruction: 0x4604fbd5
   1b850:	bl	18d9800 <_dbus_user_database_lock_system@plt+0x18d31d4>
   1b854:	andlt	r4, r5, r0, lsr #12
   1b858:	submi	fp, r6, #240, 26	; 0x3c00
   1b85c:	ldrtmi	r2, [r0], -r0, lsl #8
   1b860:	stmdb	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b864:	ldrtmi	r9, [r0], -r3
   1b868:	ldcl	7, cr15, [r2], #-936	; 0xfffffc58
   1b86c:	stmdbls	r3, {r0, r4, r9, fp, lr}
   1b870:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   1b874:	ldrtmi	r9, [r8], -r0
   1b878:	svc	0x0000f7e9
   1b87c:	andlt	r4, r5, r0, lsr #12
   1b880:	blmi	38b048 <_dbus_user_database_lock_system@plt+0x384a1c>
   1b884:	stmdbmi	sp, {r3, r4, r5, r9, sl, lr}
   1b888:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   1b88c:			; <UNDEFINED> instruction: 0xf7ea681a
   1b890:			; <UNDEFINED> instruction: 0x4620e8d0
   1b894:	ldcllt	0, cr11, [r0, #20]!
   1b898:	ldrtmi	r4, [r8], -r9, lsl #20
   1b89c:	ldrbtmi	r4, [sl], #-2313	; 0xfffff6f7
   1b8a0:			; <UNDEFINED> instruction: 0xf7e94479
   1b8a4:			; <UNDEFINED> instruction: 0xf7eaeeec
   1b8a8:			; <UNDEFINED> instruction: 0xe7baeb38
   1b8ac:	andeq	r6, r0, ip, lsr #25
   1b8b0:	muleq	r1, r8, r1
   1b8b4:	andeq	r6, r0, lr, asr #24
   1b8b8:	andeq	r0, r0, ip, lsr r6
   1b8bc:	andeq	r1, r0, sl, ror r8
   1b8c0:	andeq	r6, r0, lr, asr #24
   1b8c4:	andeq	r1, r0, r4, lsl #25
   1b8c8:			; <UNDEFINED> instruction: 0x4615b570
   1b8cc:	addlt	r4, r2, r9, lsl sl
   1b8d0:			; <UNDEFINED> instruction: 0x46044b19
   1b8d4:			; <UNDEFINED> instruction: 0x460e447a
   1b8d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b8dc:			; <UNDEFINED> instruction: 0xf04f9301
   1b8e0:			; <UNDEFINED> instruction: 0xf7ea0300
   1b8e4:	stmdblt	r8, {r2, r5, r7, r9, sl, fp, sp, lr, pc}^
   1b8e8:	blmi	4ee140 <_dbus_user_database_lock_system@plt+0x4e7b14>
   1b8ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b8f0:	blls	75960 <_dbus_user_database_lock_system@plt+0x6f334>
   1b8f4:	tstle	sl, sl, asr r0
   1b8f8:	ldcllt	0, cr11, [r0, #-8]!
   1b8fc:	bl	f598ac <_dbus_user_database_lock_system@plt+0xf53280>
   1b900:	strtmi	fp, [r1], -r8, lsl #3
   1b904:	strbtmi	r2, [sl], -r0, lsl #6
   1b908:	stcl	7, cr15, [r6, #936]	; 0x3a8
   1b90c:	tstlt	r6, r8, asr r1
   1b910:	ldmdavs	fp, {r8, r9, fp, ip, pc}
   1b914:	tstlt	r5, r3, lsr r0
   1b918:	ldmdavs	fp, {r8, r9, fp, ip, pc}^
   1b91c:			; <UNDEFINED> instruction: 0xf7ea602b
   1b920:	strdcs	lr, [r1], -ip
   1b924:			; <UNDEFINED> instruction: 0xf7eae7e0
   1b928:	strdcs	lr, [r0], -r8
   1b92c:			; <UNDEFINED> instruction: 0xf7eae7dc
   1b930:	svclt	0x0000eb88
   1b934:	andeq	r8, r1, ip, asr #1
   1b938:	andeq	r0, r0, ip, asr #12
   1b93c:	strheq	r8, [r1], -r4
   1b940:			; <UNDEFINED> instruction: 0xf7ff2200
   1b944:	svclt	0x0000bfc1
   1b948:	mvnsmi	lr, #737280	; 0xb4000
   1b94c:	bmi	ead1ac <_dbus_user_database_lock_system@plt+0xea6b80>
   1b950:	blmi	ead3b8 <_dbus_user_database_lock_system@plt+0xea6d8c>
   1b954:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   1b958:	addlt	r3, r3, r1, lsl #2
   1b95c:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
   1b960:	movwls	r6, #6171	; 0x181b
   1b964:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1b968:	ldmvs	r8!, {r0, r1, r2, r3, r5, ip, lr, pc}
   1b96c:			; <UNDEFINED> instruction: 0xf7ea4629
   1b970:			; <UNDEFINED> instruction: 0x4604ebba
   1b974:	bmi	cc7eec <_dbus_user_database_lock_system@plt+0xcc18c0>
   1b978:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   1b97c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b980:	subsmi	r9, sl, r1, lsl #22
   1b984:	strtmi	sp, [r0], -ip, asr #2
   1b988:	pop	{r0, r1, ip, sp, pc}
   1b98c:	strdcs	r8, [r8], -r0
   1b990:	b	4d9940 <_dbus_user_database_lock_system@plt+0x4d3314>
   1b994:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1b998:	stclne	0, cr13, [fp], #-272	; 0xfffffef0
   1b99c:	strtmi	sp, [r9], -r3, lsr #32
   1b9a0:			; <UNDEFINED> instruction: 0xf7ff4642
   1b9a4:	msrlt	CPSR_, #8448	; 0x2100
   1b9a8:	ldrdne	pc, [r0], -r9
   1b9ac:	ldmvs	r8!, {r1, r3, r6, r9, sl, lr}
   1b9b0:	ldmib	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b9b4:			; <UNDEFINED> instruction: 0xf8d9b308
   1b9b8:	strbmi	r1, [sl], -r4
   1b9bc:			; <UNDEFINED> instruction: 0xf7ea6938
   1b9c0:	strmi	lr, [r5], -r4, lsr #23
   1b9c4:	strbmi	fp, [ip], -r0, lsl #6
   1b9c8:			; <UNDEFINED> instruction: 0x4669e7d5
   1b9cc:			; <UNDEFINED> instruction: 0xf7e94630
   1b9d0:			; <UNDEFINED> instruction: 0xb110ecfa
   1b9d4:	mrrcne	11, 0, r9, sl, cr0
   1b9d8:	ldmdavs	r1!, {r0, r1, r3, r5, r8, ip, lr, pc}
   1b9dc:			; <UNDEFINED> instruction: 0xf7ea6938
   1b9e0:			; <UNDEFINED> instruction: 0x4604e95a
   1b9e4:	ldrtmi	lr, [r1], -r6, asr #15
   1b9e8:			; <UNDEFINED> instruction: 0xf7ff4642
   1b9ec:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1b9f0:			; <UNDEFINED> instruction: 0x4648d1da
   1b9f4:	ldc	7, cr15, [r2, #936]	; 0x3a8
   1b9f8:	ldmdbmi	r2, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1b9fc:	strbmi	r4, [r0], -r2, lsl #12
   1ba00:			; <UNDEFINED> instruction: 0xf7e94479
   1ba04:			; <UNDEFINED> instruction: 0xe7f4ee3c
   1ba08:	ldrdne	pc, [r0], -r9
   1ba0c:			; <UNDEFINED> instruction: 0xf7ea68b8
   1ba10:	stmdbmi	sp, {r3, r4, r5, sl, fp, sp, lr, pc}
   1ba14:	strbmi	r4, [r0], -sl, lsr #12
   1ba18:			; <UNDEFINED> instruction: 0xf7e94479
   1ba1c:			; <UNDEFINED> instruction: 0xe7aaee30
   1ba20:	bl	3d99d0 <_dbus_user_database_lock_system@plt+0x3d33a4>
   1ba24:	strbmi	r4, [r0], -r9, lsl #18
   1ba28:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   1ba2c:	cdp	7, 2, cr15, cr6, cr9, {7}
   1ba30:	ldrmi	lr, [sp], -r1, lsr #15
   1ba34:	svclt	0x0000e799
   1ba38:	andeq	r8, r1, sl, asr #32
   1ba3c:	andeq	r0, r0, ip, asr #12
   1ba40:	andeq	r8, r1, r6, lsr #32
   1ba44:	andeq	r1, r0, r4, lsl #14
   1ba48:	andeq	r1, r0, ip, ror #13
   1ba4c:	ldrdeq	r1, [r0], -sl
   1ba50:			; <UNDEFINED> instruction: 0x4604b538
   1ba54:			; <UNDEFINED> instruction: 0xf7ea460d
   1ba58:	stmdblt	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   1ba5c:			; <UNDEFINED> instruction: 0xf7eabd38
   1ba60:	cmnlt	r0, ip, lsl #21
   1ba64:	movwcs	r4, #1570	; 0x622
   1ba68:	mvnscc	pc, pc, asr #32
   1ba6c:			; <UNDEFINED> instruction: 0xff6cf7ff
   1ba70:	stmdavs	r3, {r3, r5, r8, ip, sp, pc}
   1ba74:			; <UNDEFINED> instruction: 0xf7ea602b
   1ba78:	andcs	lr, r1, r0, asr sl
   1ba7c:			; <UNDEFINED> instruction: 0xf7eabd38
   1ba80:	andcs	lr, r0, ip, asr #20
   1ba84:	svclt	0x0000bd38
   1ba88:			; <UNDEFINED> instruction: 0x460db538
   1ba8c:			; <UNDEFINED> instruction: 0xf04f4614
   1ba90:			; <UNDEFINED> instruction: 0x462a31ff
   1ba94:			; <UNDEFINED> instruction: 0xff58f7ff
   1ba98:	stmdacc	r0, {r5, sp, lr}
   1ba9c:	andcs	fp, r1, r8, lsl pc
   1baa0:	svclt	0x0000bd38
   1baa4:			; <UNDEFINED> instruction: 0x4614b510
   1baa8:			; <UNDEFINED> instruction: 0xf7ff2200
   1baac:	eorvs	pc, r0, sp, asr #30
   1bab0:	svclt	0x00183800
   1bab4:	ldclt	0, cr2, [r0, #-4]
   1bab8:			; <UNDEFINED> instruction: 0x4615b5f0
   1babc:	addlt	r4, r3, pc, lsl sl
   1bac0:	smladcs	r0, pc, fp, r4	; <UNPREDICTABLE>
   1bac4:			; <UNDEFINED> instruction: 0x460c447a
   1bac8:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   1bacc:	movwls	r6, #6171	; 0x181b
   1bad0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bad4:	eorvs	r6, pc, pc
   1bad8:	stc	7, cr15, [r8, #936]!	; 0x3a8
   1badc:	bmi	68a004 <_dbus_user_database_lock_system@plt+0x6839d8>
   1bae0:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   1bae4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bae8:	subsmi	r9, sl, r1, lsl #22
   1baec:	andlt	sp, r3, r3, lsr #2
   1baf0:			; <UNDEFINED> instruction: 0xf7eabdf0
   1baf4:	bicslt	lr, r0, r2, asr #20
   1baf8:			; <UNDEFINED> instruction: 0x4631463b
   1bafc:			; <UNDEFINED> instruction: 0xf7ea466a
   1bb00:	lsrlt	lr, r0	; <illegal shifter operand>
   1bb04:	ldmvs	r8, {r8, r9, fp, ip, pc}^
   1bb08:	stcle	8, cr2, [ip, #-0]
   1bb0c:			; <UNDEFINED> instruction: 0xf7ea0080
   1bb10:	eorvs	lr, r0, sl, lsl #18
   1bb14:	blls	4807c <_dbus_user_database_lock_system@plt+0x41a50>
   1bb18:	ldrdvs	r6, [sl], -sl	; <UNPREDICTABLE>
   1bb1c:	ldmvs	r9, {r1, r4, r7}
   1bb20:			; <UNDEFINED> instruction: 0xf7ea6820
   1bb24:			; <UNDEFINED> instruction: 0xf7eae8e2
   1bb28:	strdcs	lr, [r1], -r8
   1bb2c:			; <UNDEFINED> instruction: 0xf7eae7d7
   1bb30:	strdcs	lr, [r0], -r4
   1bb34:			; <UNDEFINED> instruction: 0xf7eae7d3
   1bb38:	svclt	0x0000ea84
   1bb3c:	ldrdeq	r7, [r1], -ip
   1bb40:	andeq	r0, r0, ip, asr #12
   1bb44:			; <UNDEFINED> instruction: 0x00017ebe
   1bb48:			; <UNDEFINED> instruction: 0x4604b510
   1bb4c:	cmplt	r1, r1, asr #19
   1bb50:			; <UNDEFINED> instruction: 0xf7ea6980
   1bb54:	stmibvs	r0!, {r2, r5, r9, fp, sp, lr, pc}^
   1bb58:	stmia	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bb5c:			; <UNDEFINED> instruction: 0xf7ea69e0
   1bb60:	movwcs	lr, #3362	; 0xd22
   1bb64:	stmiavs	r0!, {r0, r1, r5, r6, r7, r8, sp, lr}^
   1bb68:	ble	25b70 <_dbus_user_database_lock_system@plt+0x1f544>
   1bb6c:	tstcs	r0, r0, lsl sp
   1bb70:	stmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bb74:	mvnscc	pc, #79	; 0x4f
   1bb78:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   1bb7c:	blmi	5ee3dc <_dbus_user_database_lock_system@plt+0x5e7db0>
   1bb80:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1bb84:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1bb88:	streq	pc, [r3, #-269]	; 0xfffffef3
   1bb8c:	ldmdavs	fp, {r2, r4, r9, sl, fp, lr}
   1bb90:			; <UNDEFINED> instruction: 0xf04f9301
   1bb94:			; <UNDEFINED> instruction: 0xf7ea0300
   1bb98:	ldrbtmi	lr, [lr], #-3328	; 0xfffff300
   1bb9c:			; <UNDEFINED> instruction: 0xf88d2300
   1bba0:	stmdavs	r7, {r0, r1, ip, sp}
   1bba4:	and	r4, r2, r4, lsl #12
   1bba8:	blcs	135c3c <_dbus_user_database_lock_system@plt+0x12f610>
   1bbac:	ldmdavs	r0!, {r1, r2, r8, ip, lr, pc}
   1bbb0:	strtmi	r2, [r9], -r1, lsl #4
   1bbb4:	svc	0x0030f7e9
   1bbb8:	ldclle	8, cr2, [r5]
   1bbbc:	blmi	1ee3e8 <_dbus_user_database_lock_system@plt+0x1e7dbc>
   1bbc0:	eorvs	r4, r7, sl, ror r4
   1bbc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bbc8:	subsmi	r9, sl, r1, lsl #22
   1bbcc:	andlt	sp, r3, r1, lsl #2
   1bbd0:			; <UNDEFINED> instruction: 0xf7eabdf0
   1bbd4:	svclt	0x0000ea36
   1bbd8:	andeq	r7, r1, r0, lsr #28
   1bbdc:	andeq	r0, r0, ip, asr #12
   1bbe0:	andeq	r8, r1, r6, lsl r6
   1bbe4:	andeq	r7, r1, r0, ror #27
   1bbe8:			; <UNDEFINED> instruction: 0x4604b510
   1bbec:	cmplt	r1, r1, lsl #20
   1bbf0:			; <UNDEFINED> instruction: 0xf7ea6980
   1bbf4:	bvs	85634c <_dbus_user_database_lock_system@plt+0x84fd20>
   1bbf8:	ldmda	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bbfc:			; <UNDEFINED> instruction: 0xf7ea6a20
   1bc00:	movwcs	lr, #3282	; 0xcd2
   1bc04:	stmiavs	r0!, {r0, r1, r5, r9, sp, lr}
   1bc08:	ble	25c10 <_dbus_user_database_lock_system@plt+0x1f5e4>
   1bc0c:	tstcs	r0, r0, lsl sp
   1bc10:	svc	0x00e8f7e9
   1bc14:	mvnscc	pc, #79	; 0x4f
   1bc18:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
   1bc1c:	blmi	bee4dc <_dbus_user_database_lock_system@plt+0xbe7eb0>
   1bc20:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1bc24:	ldmpl	r3, {r2, r9, sl, lr}^
   1bc28:	ldmdavs	fp, {r1, r7, ip, sp, pc}
   1bc2c:			; <UNDEFINED> instruction: 0xf04f9301
   1bc30:			; <UNDEFINED> instruction: 0xf7ff0300
   1bc34:			; <UNDEFINED> instruction: 0x4620ffd9
   1bc38:			; <UNDEFINED> instruction: 0xff86f7ff
   1bc3c:	stmdacs	r0, {r5, r8, fp, sp, lr}
   1bc40:	stmibvs	r0!, {r0, r1, r4, sl, fp, ip, lr, pc}
   1bc44:			; <UNDEFINED> instruction: 0xf7e9b108
   1bc48:	stmdavs	r0!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   1bc4c:	stc	7, cr15, [ip], {233}	; 0xe9
   1bc50:			; <UNDEFINED> instruction: 0xf7e94620
   1bc54:	bmi	8d6c84 <_dbus_user_database_lock_system@plt+0x8d0658>
   1bc58:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   1bc5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bc60:	subsmi	r9, sl, r1, lsl #22
   1bc64:	andlt	sp, r2, r5, lsr r1
   1bc68:			; <UNDEFINED> instruction: 0x466dbd70
   1bc6c:	strtmi	r2, [r9], -r1, lsl #4
   1bc70:	ldm	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bc74:	andsle	r2, r6, r0, lsl #16
   1bc78:			; <UNDEFINED> instruction: 0xf04fdb03
   1bc7c:	strdvs	r3, [r3, -pc]!
   1bc80:			; <UNDEFINED> instruction: 0xf7eae7df
   1bc84:	stmdavs	r6, {r1, r3, r7, sl, fp, sp, lr, pc}
   1bc88:	andsle	r2, sp, sl, lsl #28
   1bc8c:			; <UNDEFINED> instruction: 0xf7ea4630
   1bc90:	ldrtmi	lr, [r1], -r0, ror #20
   1bc94:	ldmdami	r3, {r1, r9, sl, lr}
   1bc98:			; <UNDEFINED> instruction: 0xf7ea4478
   1bc9c:			; <UNDEFINED> instruction: 0xf04feae6
   1bca0:	strdvs	r3, [r3, -pc]!
   1bca4:	stmdbvs	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1bca8:			; <UNDEFINED> instruction: 0xf7ea2109
   1bcac:	stmdbvs	r0!, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   1bcb0:	strtmi	r2, [r9], -r0, lsl #4
   1bcb4:	ldm	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bcb8:	ble	ff7a5cc0 <_dbus_user_database_lock_system@plt+0xff79f694>
   1bcbc:	stcl	7, cr15, [ip], #-936	; 0xfffffc58
   1bcc0:	cdpcs	8, 0, cr6, cr4, cr6, {0}
   1bcc4:	ldrb	sp, [r2, r0, ror #3]!
   1bcc8:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   1bccc:	b	ff359c7c <_dbus_user_database_lock_system@plt+0xff353650>
   1bcd0:			; <UNDEFINED> instruction: 0xf7eae7d3
   1bcd4:	svclt	0x0000e9b6
   1bcd8:	andeq	r7, r1, r0, lsl #27
   1bcdc:	andeq	r0, r0, ip, asr #12
   1bce0:	andeq	r7, r1, r6, asr #26
   1bce4:			; <UNDEFINED> instruction: 0x000068b8
   1bce8:	andeq	r6, r0, r2, asr #16
   1bcec:	mvnsmi	lr, sp, lsr #18
   1bcf0:	strmi	r4, [r7], -r8, lsl #13
   1bcf4:	strcs	r4, [r0], #-1550	; 0xfffff9f2
   1bcf8:	strtmi	r2, [sl], -r4, lsl #10
   1bcfc:			; <UNDEFINED> instruction: 0x46384631
   1bd00:	cdp	7, 8, cr15, cr10, cr9, {7}
   1bd04:	blle	365d0c <_dbus_user_database_lock_system@plt+0x35f6e0>
   1bd08:	cfstrscs	mvf4, [r3], {4}
   1bd0c:			; <UNDEFINED> instruction: 0xf1c4d816
   1bd10:	bl	21d128 <_dbus_user_database_lock_system@plt+0x216afc>
   1bd14:	ldrtmi	r0, [r8], -r4, lsl #12
   1bd18:	ldrtmi	r4, [r1], -sl, lsr #12
   1bd1c:	cdp	7, 7, cr15, cr12, cr9, {7}
   1bd20:	ble	ffc65d28 <_dbus_user_database_lock_system@plt+0xffc5f6fc>
   1bd24:	ldc	7, cr15, [r8], #-936	; 0xfffffc58
   1bd28:	blcs	135d3c <_dbus_user_database_lock_system@plt+0x12f710>
   1bd2c:	stmdami	r4, {r0, r2, r5, r6, r7, ip, lr, pc}
   1bd30:			; <UNDEFINED> instruction: 0xf7ea4478
   1bd34:	mulcs	r1, sl, sl
   1bd38:	stc	7, cr15, [lr], {234}	; 0xea
   1bd3c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1bd40:	andeq	r6, r0, r4, asr r8
   1bd44:			; <UNDEFINED> instruction: 0x4617b5f0
   1bd48:	addlt	r4, r5, r6, lsr #20
   1bd4c:	strmi	r4, [r4], -r6, lsr #22
   1bd50:			; <UNDEFINED> instruction: 0x466d447a
   1bd54:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   1bd58:	movwls	r6, #14363	; 0x381b
   1bd5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bd60:			; <UNDEFINED> instruction: 0xf7eae004
   1bd64:	stmdavs	r0, {r1, r3, r4, sl, fp, sp, lr, pc}
   1bd68:	teqle	r0, r4, lsl #16
   1bd6c:	andcs	r4, r1, #42991616	; 0x2900000
   1bd70:			; <UNDEFINED> instruction: 0xf7ea4620
   1bd74:	mcrne	8, 0, lr, cr1, cr4, {1}
   1bd78:	strdle	sp, [ip, -r3]
   1bd7c:	svceq	0x0018f017
   1bd80:	bmi	6d01d0 <_dbus_user_database_lock_system@plt+0x6c9ba4>
   1bd84:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   1bd88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bd8c:	subsmi	r9, sl, r3, lsl #22
   1bd90:	andlt	sp, r5, fp, lsl r1
   1bd94:	addmi	fp, ip, #240, 26	; 0x3c00
   1bd98:	ldmdami	r5, {r3, ip, lr, pc}
   1bd9c:			; <UNDEFINED> instruction: 0xf7ea4478
   1bda0:	andcs	lr, r1, r4, ror #20
   1bda4:	bl	ff659d54 <_dbus_user_database_lock_system@plt+0xff653728>
   1bda8:	bl	ff5d9d58 <_dbus_user_database_lock_system@plt+0xff5d372c>
   1bdac:	stmdbge	r2, {r8, r9, fp, ip, pc}
   1bdb0:	strcs	r4, [r0], #-1584	; 0xfffff9d0
   1bdb4:	strcc	lr, [r1], #-2509	; 0xfffff633
   1bdb8:			; <UNDEFINED> instruction: 0xff98f7ff
   1bdbc:	stmdbge	r1, {r4, r5, r9, sl, lr}
   1bdc0:			; <UNDEFINED> instruction: 0xff94f7ff
   1bdc4:			; <UNDEFINED> instruction: 0xf7ea4620
   1bdc8:			; <UNDEFINED> instruction: 0xf7eaebc8
   1bdcc:			; <UNDEFINED> instruction: 0xf7eae93a
   1bdd0:	strmi	lr, [r1], -r0, asr #19
   1bdd4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   1bdd8:	b	11d9d88 <_dbus_user_database_lock_system@plt+0x11d375c>
   1bddc:			; <UNDEFINED> instruction: 0xf7ea2001
   1bde0:	svclt	0x0000ebbc
   1bde4:	andeq	r7, r1, r0, asr ip
   1bde8:	andeq	r0, r0, ip, asr #12
   1bdec:	andeq	r7, r1, sl, lsl ip
   1bdf0:	andeq	r6, r0, r4, asr #16
   1bdf4:	andeq	r6, r0, lr, asr #15
   1bdf8:	strmi	r4, [r4], -sp, lsl #20
   1bdfc:	strlt	r4, [r0, #-2829]	; 0xfffff4f3
   1be00:	addlt	r4, r5, sl, ror r4
   1be04:	ldmpl	r3, {r0, r8, ip, pc}^
   1be08:	movwls	r6, #14363	; 0x381b
   1be0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1be10:	bl	ff0d9dc0 <_dbus_user_database_lock_system@plt+0xff0d3794>
   1be14:	stmdavs	r3, {r0, r8, fp, sp, pc}
   1be18:	movwls	r4, #9760	; 0x2620
   1be1c:			; <UNDEFINED> instruction: 0xff66f7ff
   1be20:	stmdbge	r2, {r5, r9, sl, lr}
   1be24:			; <UNDEFINED> instruction: 0xff62f7ff
   1be28:			; <UNDEFINED> instruction: 0xf7ea2001
   1be2c:	svclt	0x0000eb96
   1be30:	andeq	r7, r1, r0, lsr #23
   1be34:	andeq	r0, r0, ip, asr #12
   1be38:	ldrbmi	lr, [r0, sp, lsr #18]!
   1be3c:	strmi	r4, [r8], r6, lsl #12
   1be40:			; <UNDEFINED> instruction: 0x469a4691
   1be44:	strcs	r2, [r0, -r4, lsl #8]
   1be48:	streq	lr, [r7, #-2824]	; 0xfffff4f8
   1be4c:			; <UNDEFINED> instruction: 0xf7eae004
   1be50:	stmdavs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   1be54:	tstle	r1, r4, lsl #16
   1be58:	strtmi	r4, [r9], -r2, lsr #12
   1be5c:			; <UNDEFINED> instruction: 0xf7e94630
   1be60:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1be64:			; <UNDEFINED> instruction: 0xd01adbf3
   1be68:			; <UNDEFINED> instruction: 0xf1d74407
   1be6c:	mvnle	r0, r4, lsl #8
   1be70:	strtmi	r2, [r0], -r1, lsl #14
   1be74:	andvc	pc, r0, r9, asr #17
   1be78:			; <UNDEFINED> instruction: 0x87f0e8bd
   1be7c:	stmdb	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1be80:	stmdbmi	fp, {r1, r3, r9, fp, lr}
   1be84:	ldrbtmi	r2, [sl], #-1025	; 0xfffffbff
   1be88:	ldrbtmi	r0, [r9], #-2239	; 0xfffff741
   1be8c:	ldrbmi	r4, [r0], -r3, lsl #12
   1be90:	bl	ffd59e3c <_dbus_user_database_lock_system@plt+0xffd53810>
   1be94:			; <UNDEFINED> instruction: 0xf8c94620
   1be98:	pop	{ip, sp, lr}
   1be9c:	strcs	r8, [r2], #-2032	; 0xfffff810
   1bea0:			; <UNDEFINED> instruction: 0x462008bf
   1bea4:	andvc	pc, r0, r9, asr #17
   1bea8:			; <UNDEFINED> instruction: 0x87f0e8bd
   1beac:	andeq	r6, r0, lr, lsl #15
   1beb0:	andeq	r6, r0, lr, lsr #15
   1beb4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1beb8:	ldclmi	0, cr11, [sp, #-544]	; 0xfffffde0
   1bebc:	mrrcmi	14, 0, sl, sp, cr3
   1bec0:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1bec4:			; <UNDEFINED> instruction: 0x460f447d
   1bec8:	ldrtmi	r4, [r3], -r0, lsl #13
   1becc:	strmi	r5, [r8], -ip, lsr #18
   1bed0:	strbtmi	r4, [r9], -sl, asr #12
   1bed4:	strls	r6, [r7], #-2084	; 0xfffff7dc
   1bed8:	streq	pc, [r0], #-79	; 0xffffffb1
   1bedc:	strcs	r2, [r0, #-1025]	; 0xfffffbff
   1bee0:	strls	r6, [r3, #-181]	; 0xffffff4b
   1bee4:	andsmi	pc, r4, sp, lsl #17
   1bee8:	rscsvs	r6, r5, r5, ror r0
   1beec:			; <UNDEFINED> instruction: 0xffa4f7ff
   1bef0:	strmi	r2, [r4], -r1, lsl #16
   1bef4:	stmdacs	r2, {r0, r4, ip, lr, pc}
   1bef8:	blls	8ff08 <_dbus_user_database_lock_system@plt+0x898dc>
   1befc:	andsle	r2, r6, r1, lsl #22
   1bf00:	blmi	132e83c <_dbus_user_database_lock_system@plt+0x1328210>
   1bf04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bf08:	blls	1f5f78 <_dbus_user_database_lock_system@plt+0x1ef94c>
   1bf0c:			; <UNDEFINED> instruction: 0xf040405a
   1bf10:	strtmi	r8, [r0], -ip, lsl #1
   1bf14:	pop	{r3, ip, sp, pc}
   1bf18:	stmdami	r8, {r4, r5, r6, r7, r8, r9, sl, pc}^
   1bf1c:	bls	12d808 <_dbus_user_database_lock_system@plt+0x1271dc>
   1bf20:			; <UNDEFINED> instruction: 0xf7ea4478
   1bf24:	ldrtmi	lr, [r0], -r2, lsr #19
   1bf28:	b	1ad9ed8 <_dbus_user_database_lock_system@plt+0x1ad38ac>
   1bf2c:	blls	55ed4 <_dbus_user_database_lock_system@plt+0x4f8a8>
   1bf30:			; <UNDEFINED> instruction: 0xdc062b02
   1bf34:	ble	926b3c <_dbus_user_database_lock_system@plt+0x920510>
   1bf38:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
   1bf3c:	ldmib	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bf40:	blcs	115ec0 <_dbus_user_database_lock_system@plt+0x10f894>
   1bf44:			; <UNDEFINED> instruction: 0xf10dd1f8
   1bf48:	strcs	r0, [r4], #-2312	; 0xfffff6f8
   1bf4c:	mvnscc	pc, #79	; 0x4f
   1bf50:	bl	280b60 <_dbus_user_database_lock_system@plt+0x27a534>
   1bf54:	and	r0, r4, r5, lsl #20
   1bf58:	bl	7d9f08 <_dbus_user_database_lock_system@plt+0x7d38dc>
   1bf5c:	stmdacs	r4, {fp, sp, lr}
   1bf60:	strtmi	sp, [r2], -r9, lsr #2
   1bf64:			; <UNDEFINED> instruction: 0x46384651
   1bf68:	ldcl	7, cr15, [r0, #-932]	; 0xfffffc5c
   1bf6c:	blle	ffce5f74 <_dbus_user_database_lock_system@plt+0xffcdf948>
   1bf70:	strmi	sp, [r5], #-64	; 0xffffffc0
   1bf74:	streq	pc, [r4], #-469	; 0xfffffe2b
   1bf78:	blls	d072c <_dbus_user_database_lock_system@plt+0xca100>
   1bf7c:	andscc	pc, r4, r8, asr #17
   1bf80:	stmdbge	r2, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1bf84:	ldrtmi	r4, [r3], -sl, asr #12
   1bf88:			; <UNDEFINED> instruction: 0xf7ff4638
   1bf8c:	stmdacs	r1, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1bf90:	eorle	r4, r5, r4, lsl #12
   1bf94:	adcsle	r2, r3, r2, lsl #16
   1bf98:	blcs	82ba4 <_dbus_user_database_lock_system@plt+0x7c578>
   1bf9c:	blls	50664 <_dbus_user_database_lock_system@plt+0x4a038>
   1bfa0:	bls	cacf4 <_dbus_user_database_lock_system@plt+0xc46c8>
   1bfa4:	mlascc	r4, r8, r8, pc	; <UNPREDICTABLE>
   1bfa8:	eorscs	pc, r0, r8, asr #17
   1bfac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1bfb0:	eorscc	pc, r4, r8, lsl #17
   1bfb4:			; <UNDEFINED> instruction: 0xf7eae7a4
   1bfb8:	bmi	8d62f0 <_dbus_user_database_lock_system@plt+0x8cfcc4>
   1bfbc:	strcs	r4, [r1], #-2338	; 0xfffff6de
   1bfc0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1bfc4:	ldrtmi	r4, [r0], -r3, lsl #12
   1bfc8:	bl	1659f74 <_dbus_user_database_lock_system@plt+0x1653948>
   1bfcc:	bls	12e050 <_dbus_user_database_lock_system@plt+0x127a24>
   1bfd0:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   1bfd4:	stmdb	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bfd8:			; <UNDEFINED> instruction: 0xf7ea4630
   1bfdc:	usada8	pc, r2, sl, lr	; <UNPREDICTABLE>
   1bfe0:			; <UNDEFINED> instruction: 0x4639481b
   1bfe4:	ldrbtmi	r9, [r8], #-2564	; 0xfffff5fc
   1bfe8:	ldmdb	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bfec:			; <UNDEFINED> instruction: 0xf7ea4630
   1bff0:	str	lr, [r5, r8, lsl #20]
   1bff4:	str	r2, [r3, r2, lsl #8]
   1bff8:	andle	r2, ip, r1, lsl #22
   1bffc:			; <UNDEFINED> instruction: 0xf47f2b02
   1c000:	bls	c7e04 <_dbus_user_database_lock_system@plt+0xc17d8>
   1c004:	mlascc	r4, r8, r8, pc	; <UNPREDICTABLE>
   1c008:	eorcs	pc, ip, r8, asr #17
   1c00c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1c010:	eorscc	pc, r4, r8, lsl #17
   1c014:	bls	d5dec <_dbus_user_database_lock_system@plt+0xcf7c0>
   1c018:	mlascc	r4, r8, r8, pc	; <UNPREDICTABLE>
   1c01c:	eorcs	pc, ip, r8, asr #17
   1c020:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1c024:	eorscc	pc, r4, r8, lsl #17
   1c028:			; <UNDEFINED> instruction: 0xf7eae76a
   1c02c:	svclt	0x0000e80a
   1c030:	ldrdeq	r7, [r1], -ip
   1c034:	andeq	r0, r0, ip, asr #12
   1c038:	muleq	r1, ip, sl
   1c03c:	andeq	r6, r0, r0, asr #14
   1c040:	andeq	r6, r0, lr, ror #14
   1c044:	andeq	r6, r0, r4, asr r6
   1c048:	andeq	r6, r0, r6, ror r6
   1c04c:	andeq	r6, r0, sl, lsl #14
   1c050:	muleq	r0, lr, r6
   1c054:	ldrlt	r0, [r0, #-1995]	; 0xfffff835
   1c058:	strle	r4, [r3], #-1540	; 0xfffff9fc
   1c05c:	svceq	0x0018f011
   1c060:	ldfltd	f5, [r0, #-20]	; 0xffffffec
   1c064:			; <UNDEFINED> instruction: 0xf7ff68c1
   1c068:	stmdacs	r0, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1c06c:			; <UNDEFINED> instruction: 0x4620d0f9
   1c070:			; <UNDEFINED> instruction: 0x4010e8bd
   1c074:	svclt	0x0000e568
   1c078:	ldrlt	r0, [r0, #-1995]	; 0xfffff835
   1c07c:	strle	r4, [r3], #-1540	; 0xfffff9fc
   1c080:	svceq	0x0018f011
   1c084:	ldfltd	f5, [r0, #-20]	; 0xffffffec
   1c088:			; <UNDEFINED> instruction: 0xf7ff6881
   1c08c:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1c090:			; <UNDEFINED> instruction: 0x4620d0f9
   1c094:			; <UNDEFINED> instruction: 0x4010e8bd
   1c098:	svclt	0x0000e5a6
   1c09c:			; <UNDEFINED> instruction: 0x460fb5f0
   1c0a0:	addlt	r4, r7, r6, lsr r9
   1c0a4:			; <UNDEFINED> instruction: 0x46064a36
   1c0a8:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
   1c0ac:	blcs	322dc <_dbus_user_database_lock_system@plt+0x2bcb0>
   1c0b0:	andls	r6, r5, #1179648	; 0x120000
   1c0b4:	andeq	pc, r0, #79	; 0x4f
   1c0b8:	blle	12b62c8 <_dbus_user_database_lock_system@plt+0x12afc9c>
   1c0bc:	movwls	r2, #6656	; 0x1a00
   1c0c0:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   1c0c4:	svclt	0x00a89302
   1c0c8:	blle	10250d8 <_dbus_user_database_lock_system@plt+0x101eaac>
   1c0cc:	bl	864ec <_dbus_user_database_lock_system@plt+0x7fec0>
   1c0d0:	smlabtcs	r1, r3, r3, r0
   1c0d4:	tstcs	r5, r3, asr #18
   1c0d8:	and	sl, r4, r1, lsl #26
   1c0dc:	b	175a08c <_dbus_user_database_lock_system@plt+0x1753a60>
   1c0e0:	blcs	1360f4 <_dbus_user_database_lock_system@plt+0x12fac8>
   1c0e4:	andcs	sp, r0, #-2147483634	; 0x8000000e
   1c0e8:	strtmi	r4, [r8], -r1, lsr #12
   1c0ec:	stmib	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c0f0:	blle	ffce60f8 <_dbus_user_database_lock_system@plt+0xffcdfacc>
   1c0f4:	streq	pc, [r1, -r7]
   1c0f8:	smladcs	r0, r8, pc, fp	; <UNPREDICTABLE>
   1c0fc:	and	fp, ip, pc, lsr #18
   1c100:	b	12da0b0 <_dbus_user_database_lock_system@plt+0x12d3a84>
   1c104:	blcs	136118 <_dbus_user_database_lock_system@plt+0x12faec>
   1c108:			; <UNDEFINED> instruction: 0xf04fd128
   1c10c:			; <UNDEFINED> instruction: 0x462132ff
   1c110:			; <UNDEFINED> instruction: 0xf7ea4628
   1c114:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1c118:	ldrshlt	sp, [r8, #178]!	; 0xb2
   1c11c:	blge	1ab128 <_dbus_user_database_lock_system@plt+0x1a4afc>
   1c120:	bl	f64ec <_dbus_user_database_lock_system@plt+0xefec0>
   1c124:			; <UNDEFINED> instruction: 0xf85202c4
   1c128:	addmi	r3, fp, #20, 24	; 0x1400
   1c12c:	ldmvs	r1!, {r1, r2, r3, r4, ip, lr, pc}
   1c130:	andsle	r4, r5, fp, lsl #5
   1c134:	mvnsle	r2, r0, lsl #24
   1c138:	bmi	4a4144 <_dbus_user_database_lock_system@plt+0x49db18>
   1c13c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   1c140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c144:	subsmi	r9, sl, r5, lsl #22
   1c148:	andlt	sp, r7, r6, lsl r1
   1c14c:			; <UNDEFINED> instruction: 0x461cbdf0
   1c150:	bcs	56060 <_dbus_user_database_lock_system@plt+0x4fa34>
   1c154:	strcs	fp, [r1], #-4004	; 0xfffff05c
   1c158:	ble	fede4d60 <_dbus_user_database_lock_system@plt+0xfedde734>
   1c15c:	strb	r2, [ip, r0]!
   1c160:			; <UNDEFINED> instruction: 0x1c0ef932
   1c164:			; <UNDEFINED> instruction: 0xf7ff4630
   1c168:	strb	pc, [r3, r7, lsl #31]!	; <UNPREDICTABLE>
   1c16c:			; <UNDEFINED> instruction: 0x1c0ef932
   1c170:			; <UNDEFINED> instruction: 0xf7ff4630
   1c174:	ldrb	pc, [sp, pc, ror #30]	; <UNPREDICTABLE>
   1c178:	svc	0x0062f7e9
   1c17c:	strdeq	r7, [r1], -r8
   1c180:	andeq	r0, r0, ip, asr #12
   1c184:	andeq	r7, r1, r2, ror #16
   1c188:	andcc	r6, r1, #131072	; 0x20000
   1c18c:	ldrbmi	r6, [r0, -r2]!
   1c190:	blcc	761a4 <_dbus_user_database_lock_system@plt+0x6fb78>
   1c194:	tstlt	r3, r3
   1c198:	ldr	r4, [pc, #-1904]!	; 1ba30 <_dbus_user_database_lock_system@plt+0x15404>
   1c19c:			; <UNDEFINED> instruction: 0x4604b510
   1c1a0:	stmdbvs	r3!, {r2, sp, lr, pc}^
   1c1a4:	tstle	sp, sl, asr ip
   1c1a8:			; <UNDEFINED> instruction: 0xff78f7ff
   1c1ac:	smlatbcs	r1, r3, r8, r6
   1c1b0:	blcs	2da38 <_dbus_user_database_lock_system@plt+0x2740c>
   1c1b4:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, lr, pc}^
   1c1b8:	ble	ffca6dc0 <_dbus_user_database_lock_system@plt+0xffca0794>
   1c1bc:	mrrcne	9, 6, r6, sl, cr3	; <UNPREDICTABLE>
   1c1c0:	ldfltd	f5, [r0, #-0]
   1c1c4:			; <UNDEFINED> instruction: 0x4010e8bd
   1c1c8:	tstcs	r9, r8, lsl r6
   1c1cc:	ldmdblt	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c1d0:			; <UNDEFINED> instruction: 0x4604b510
   1c1d4:	smlatbcs	r0, r3, r8, r6
   1c1d8:	addmi	r4, fp, #32, 12	; 0x2000000
   1c1dc:	stmiavs	r2!, {r1, r9, fp, ip, lr, pc}^
   1c1e0:	blle	12cc10 <_dbus_user_database_lock_system@plt+0x1265e4>
   1c1e4:			; <UNDEFINED> instruction: 0xff5af7ff
   1c1e8:	mvnsle	r2, r0, lsl #16
   1c1ec:	svceq	0x00d868a3
   1c1f0:	svclt	0x0000bd10
   1c1f4:			; <UNDEFINED> instruction: 0xf001b538
   1c1f8:	ldmdavs	r3, {r0, r8, sl}
   1c1fc:	movwcc	r4, #5652	; 0x1614
   1c200:	smlaldeq	r6, sl, r3, r0
   1c204:			; <UNDEFINED> instruction: 0xf045bf48
   1c208:	streq	r0, [fp, -r8, lsl #10]
   1c20c:			; <UNDEFINED> instruction: 0xf045bf48
   1c210:			; <UNDEFINED> instruction: 0xf7e90510
   1c214:	stmiavs	r3!, {r1, r8, fp, sp, lr, pc}^
   1c218:	eorle	r4, r6, r3, lsl #5
   1c21c:	addmi	r6, r3, #10682368	; 0xa30000
   1c220:	eor	sp, r8, r1, lsl #2
   1c224:	blcs	364b8 <_dbus_user_database_lock_system@plt+0x2fe8c>
   1c228:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1c22c:	ble	adab4 <_dbus_user_database_lock_system@plt+0xa7488>
   1c230:	addmi	r6, fp, #14876672	; 0xe30000
   1c234:			; <UNDEFINED> instruction: 0xf7ffdb03
   1c238:	stmdacs	r0, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1c23c:			; <UNDEFINED> instruction: 0x4620d1f2
   1c240:			; <UNDEFINED> instruction: 0xffc6f7ff
   1c244:	bvs	190870c <_dbus_user_database_lock_system@plt+0x19020e0>
   1c248:	bvs	fe8886dc <_dbus_user_database_lock_system@plt+0xfe8820b0>
   1c24c:	ldrmi	r4, [r8, r0, lsr #12]
   1c250:	rsbvs	r2, r3, #0, 6
   1c254:	blcc	762e8 <_dbus_user_database_lock_system@plt+0x6fcbc>
   1c258:	tstlt	fp, r3, lsr #32
   1c25c:	ldclt	0, cr2, [r8, #-4]!
   1c260:			; <UNDEFINED> instruction: 0xf7ff4620
   1c264:	ldrdcs	pc, [r1], -fp
   1c268:			; <UNDEFINED> instruction: 0x4629bd38
   1c26c:			; <UNDEFINED> instruction: 0xf7ff4620
   1c270:	stmiavs	r3!, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1c274:			; <UNDEFINED> instruction: 0x4629e7d7
   1c278:			; <UNDEFINED> instruction: 0xf7ff4620
   1c27c:			; <UNDEFINED> instruction: 0xe7d1fefd
   1c280:			; <UNDEFINED> instruction: 0x4604b538
   1c284:			; <UNDEFINED> instruction: 0xf7ff460d
   1c288:			; <UNDEFINED> instruction: 0xf894ffa3
   1c28c:			; <UNDEFINED> instruction: 0xf0133034
   1c290:	andle	r0, r7, r1, lsl #6
   1c294:	ldrbeq	r6, [sl], -r3, lsr #22
   1c298:	vaddw.u8	<illegal reg q14.5>, <illegal reg q1.5>, d4
   1c29c:	andcs	r2, r1, r7, lsl #6
   1c2a0:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
   1c2a4:	ldclt	0, cr2, [r8, #-0]
   1c2a8:	addlt	fp, r2, r0, ror r5
   1c2ac:	strmi	r4, [r4], -sp, lsl #12
   1c2b0:			; <UNDEFINED> instruction: 0xff8ef7ff
   1c2b4:			; <UNDEFINED> instruction: 0xf894b1d0
   1c2b8:	stmdavs	r6!, {r2, r4, r5, sp}^
   1c2bc:	ldrle	r0, [r7], #-1872	; 0xfffff8b0
   1c2c0:	strtle	r0, [lr], #-1937	; 0xfffff86f
   1c2c4:	strle	r0, [r1, #-2003]!	; 0xfffff82d
   1c2c8:			; <UNDEFINED> instruction: 0xf0136b23
   1c2cc:	eorsle	r0, r6, pc, ror r2
   1c2d0:	vqrdmlsh.s<illegal width 8>	<illegal reg q8.5>, <illegal reg q1.5>, <illegal reg q1.5>
   1c2d4:	blcs	1cff4 <_dbus_user_database_lock_system@plt+0x169c8>
   1c2d8:	stmdbmi	r2!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, lr, pc}
   1c2dc:	andls	r4, r0, #53477376	; 0x3300000
   1c2e0:	bmi	86db88 <_dbus_user_database_lock_system@plt+0x86755c>
   1c2e4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1c2e8:	stmib	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c2ec:	ldcllt	0, cr11, [r0, #-8]!
   1c2f0:			; <UNDEFINED> instruction: 0xf7e96ae0
   1c2f4:	bmi	797fb4 <_dbus_user_database_lock_system@plt+0x791988>
   1c2f8:			; <UNDEFINED> instruction: 0x4633491d
   1c2fc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1c300:	strtmi	r9, [r8], -r0
   1c304:	ldmib	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c308:	ldcllt	0, cr11, [r0, #-8]!
   1c30c:			; <UNDEFINED> instruction: 0x46334a19
   1c310:			; <UNDEFINED> instruction: 0x46284919
   1c314:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1c318:	pop	{r1, ip, sp, pc}
   1c31c:			; <UNDEFINED> instruction: 0xf7e94070
   1c320:	bvs	ff84a9d4 <_dbus_user_database_lock_system@plt+0xff8443a8>
   1c324:	svc	0x0014f7e9
   1c328:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
   1c32c:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   1c330:	andls	r4, r0, r9, ror r4
   1c334:			; <UNDEFINED> instruction: 0xf7e94628
   1c338:	andlt	lr, r2, r2, lsr #19
   1c33c:	vmvn.i32	<illegal reg q13.5>, #11599871	; 0x00b0ffff
   1c340:	ldmdbmi	r0, {r0, r1, r2, r9, sp}
   1c344:	ldrtmi	r9, [r3], -r0, lsl #4
   1c348:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
   1c34c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1c350:	ldmib	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c354:	bmi	396284 <_dbus_user_database_lock_system@plt+0x38fc58>
   1c358:	stmdbmi	sp, {r0, r1, r4, r5, r9, sl, lr}
   1c35c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1c360:			; <UNDEFINED> instruction: 0xe7d94479
   1c364:	strdeq	r1, [r0], -r0
   1c368:	andeq	r6, r0, r6, lsl #9
   1c36c:	andeq	r6, r0, r4, lsl #8
   1c370:	andeq	r1, r0, sl, lsr #32
   1c374:	muleq	r0, r8, r4
   1c378:	andeq	r1, r0, lr, lsl #4
   1c37c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   1c380:	ldrdeq	r0, [r0], -r4
   1c384:	strdeq	r0, [r0], -lr
   1c388:	strdeq	r6, [r0], -sl
   1c38c:	andeq	r6, r0, lr, lsr #8
   1c390:	andeq	r1, r0, r4, asr #3
   1c394:			; <UNDEFINED> instruction: 0xf7e96980
   1c398:	svclt	0x0000be07
   1c39c:	svcmi	0x00f0e92d
   1c3a0:			; <UNDEFINED> instruction: 0xf8df4691
   1c3a4:	addslt	r4, r5, r8, lsr r5
   1c3a8:	ldrcs	pc, [r4, #-2271]!	; 0xfffff721
   1c3ac:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   1c3b0:	ldrmi	r4, [sl], lr, lsl #12
   1c3b4:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   1c3b8:	muleq	r3, r4, r8
   1c3bc:	svcge	0x0009447a
   1c3c0:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1c3c4:	ldrdlt	pc, [r4], sp
   1c3c8:	andeq	lr, r3, r7, lsl #17
   1c3cc:	ldmib	r4, {r0, r1, r4, r6, r7, fp, ip, lr}^
   1c3d0:	ldmdavs	fp, {r1, r8}
   1c3d4:			; <UNDEFINED> instruction: 0xf04f9313
   1c3d8:			; <UNDEFINED> instruction: 0xf8df0300
   1c3dc:	ldrbtmi	r3, [fp], #-1292	; 0xfffffaf4
   1c3e0:	blls	800ffc <_dbus_user_database_lock_system@plt+0x7fa9d0>
   1c3e4:	andeq	lr, r3, r8, lsl #17
   1c3e8:	blls	840ffc <_dbus_user_database_lock_system@plt+0x83a9d0>
   1c3ec:	tstlt	sp, r4, lsl #6
   1c3f0:	eorvs	r2, fp, r0, lsl #6
   1c3f4:			; <UNDEFINED> instruction: 0xf7e92038
   1c3f8:	strmi	lr, [r4], -r0, ror #25
   1c3fc:			; <UNDEFINED> instruction: 0xf0002800
   1c400:	movwcs	r8, #4434	; 0x1152
   1c404:			; <UNDEFINED> instruction: 0xf04f6003
   1c408:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1c40c:	stmib	r0, {r1, r8, r9, ip, sp}^
   1c410:			; <UNDEFINED> instruction: 0xf7e93304
   1c414:	ldrdvs	lr, [r0, lr]!	; <UNPREDICTABLE>
   1c418:			; <UNDEFINED> instruction: 0xf0002800
   1c41c:			; <UNDEFINED> instruction: 0x4630813d
   1c420:	bl	fe4da3cc <_dbus_user_database_lock_system@plt+0xfe4d3da0>
   1c424:	stmdacs	r0, {r5, r6, sp, lr}
   1c428:	vst4.16	{d29-d32}, [pc :256], r0
   1c42c:	ldrtmi	r2, [r8], -r0, lsl #2
   1c430:	svc	0x00b6f7e8
   1c434:	blle	136643c <_dbus_user_database_lock_system@plt+0x135fe10>
   1c438:	strbmi	sl, [r0], -ip, lsl #18
   1c43c:	andcs	r4, r1, #95420416	; 0x5b00000
   1c440:	stmda	lr, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c444:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1c448:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, sl, lr}
   1c44c:	stmdals	r9, {r4, r5, r6, r8, ip, lr, pc}
   1c450:	blle	166458 <_dbus_user_database_lock_system@plt+0x15fe2c>
   1c454:			; <UNDEFINED> instruction: 0xf7e92100
   1c458:			; <UNDEFINED> instruction: 0xf04fecf2
   1c45c:	movwls	r3, #37887	; 0x93ff
   1c460:	stmdacs	r0, {r1, r3, fp, ip, pc}
   1c464:	tstcs	r0, r5, lsl #22
   1c468:	stcl	7, cr15, [r8], #932	; 0x3a4
   1c46c:	mvnscc	pc, #79	; 0x4f
   1c470:	stmdals	fp, {r1, r3, r8, r9, ip, pc}
   1c474:	blle	16647c <_dbus_user_database_lock_system@plt+0x15fe50>
   1c478:			; <UNDEFINED> instruction: 0xf7e92100
   1c47c:			; <UNDEFINED> instruction: 0xf04fece0
   1c480:	movwls	r3, #46079	; 0xb3ff
   1c484:	stmdacs	r0, {r2, r3, fp, ip, pc}
   1c488:	tstcs	r0, r5, lsl #22
   1c48c:	ldcl	7, cr15, [r6], {233}	; 0xe9
   1c490:	mvnscc	pc, #79	; 0x4f
   1c494:	svccs	0x0000930c
   1c498:	ldrtmi	sp, [r8], -r3, lsl #22
   1c49c:			; <UNDEFINED> instruction: 0xf7e92100
   1c4a0:	cdpcs	12, 0, cr14, cr0, cr14, {6}
   1c4a4:	ldrtmi	sp, [r0], -r3, lsl #22
   1c4a8:			; <UNDEFINED> instruction: 0xf7e92100
   1c4ac:	stmdavs	r5!, {r3, r6, r7, sl, fp, sp, lr, pc}
   1c4b0:	stccc	0, cr2, [r1, #-0]
   1c4b4:			; <UNDEFINED> instruction: 0xb3256025
   1c4b8:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c4bc:	strtcc	pc, [r4], #-2271	; 0xfffff721
   1c4c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c4c4:	blls	4f6534 <_dbus_user_database_lock_system@plt+0x4eff08>
   1c4c8:			; <UNDEFINED> instruction: 0xf040405a
   1c4cc:			; <UNDEFINED> instruction: 0xb01581f4
   1c4d0:	svchi	0x00f0e8bd
   1c4d4:	stmda	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c4d8:	stmdavs	r0, {r1, r2, r9, sl, lr}
   1c4dc:			; <UNDEFINED> instruction: 0xf0002826
   1c4e0:			; <UNDEFINED> instruction: 0xf7e980ea
   1c4e4:			; <UNDEFINED> instruction: 0xf8dfee36
   1c4e8:			; <UNDEFINED> instruction: 0xf8df2408
   1c4ec:			; <UNDEFINED> instruction: 0xf04f1408
   1c4f0:	ldrbtmi	r3, [sl], #-1791	; 0xfffff901
   1c4f4:	ldrbtmi	r4, [r9], #-1591	; 0xfffff9c9
   1c4f8:	ldrbmi	r4, [r8], -r3, lsl #12
   1c4fc:	ldm	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c500:	strtmi	lr, [r0], -r5, lsr #15
   1c504:	blx	fe2da50a <_dbus_user_database_lock_system@plt+0xfe2d3ede>
   1c508:	ldrb	r4, [r5, r8, lsr #12]
   1c50c:			; <UNDEFINED> instruction: 0xf8d9b936
   1c510:			; <UNDEFINED> instruction: 0xf7e90000
   1c514:	rsbvs	lr, r0, sl, lsl fp
   1c518:	orrle	r2, r6, r0, lsl #16
   1c51c:			; <UNDEFINED> instruction: 0x465849f6
   1c520:			; <UNDEFINED> instruction: 0xf04f2200
   1c524:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   1c528:			; <UNDEFINED> instruction: 0xf7e94637
   1c52c:	str	lr, [lr, r8, lsr #17]
   1c530:	andcs	r4, r1, #968	; 0x3c8
   1c534:	stmdals	r9, {r0, r4, r9, sl, lr}
   1c538:			; <UNDEFINED> instruction: 0x2600447f
   1c53c:	ldrtmi	r9, [fp], -r0, lsl #8
   1c540:			; <UNDEFINED> instruction: 0xf7e99601
   1c544:	strmi	lr, [r1], -r0, lsl #28
   1c548:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
   1c54c:	stmibvs	r0!, {r1, r2, r5, r6, r7, ip, lr, pc}
   1c550:	svc	0x0026f7e9
   1c554:	stmdacs	r0, {r7, r9, sl, lr}
   1c558:	rschi	pc, r3, r0
   1c55c:	stmdals	fp, {r0, r9, sp}
   1c560:			; <UNDEFINED> instruction: 0x463b4611
   1c564:	strmi	lr, [r0], -sp, asr #19
   1c568:	stcl	7, cr15, [ip, #932]!	; 0x3a4
   1c56c:	eorvs	r4, r0, #1048576	; 0x100000
   1c570:	sbcsle	r2, r3, r0, lsl #16
   1c574:			; <UNDEFINED> instruction: 0xf7e969a0
   1c578:			; <UNDEFINED> instruction: 0x4607ef14
   1c57c:			; <UNDEFINED> instruction: 0xf0002800
   1c580:	blls	7bc9d0 <_dbus_user_database_lock_system@plt+0x7b63a4>
   1c584:	svclt	0x005c07d9
   1c588:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1c58c:			; <UNDEFINED> instruction: 0xf1004637
   1c590:			; <UNDEFINED> instruction: 0xf7e9809f
   1c594:			; <UNDEFINED> instruction: 0xf1b0eece
   1c598:	vmlal.s8	q8, d0, d0
   1c59c:			; <UNDEFINED> instruction: 0xf04080a6
   1c5a0:			; <UNDEFINED> instruction: 0x464180d2
   1c5a4:			; <UNDEFINED> instruction: 0xf7e8200d
   1c5a8:	stmdals	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1c5ac:	blle	1665b4 <_dbus_user_database_lock_system@plt+0x15ff88>
   1c5b0:			; <UNDEFINED> instruction: 0xf7e94641
   1c5b4:			; <UNDEFINED> instruction: 0xf04fec44
   1c5b8:	movwls	r3, #37887	; 0x93ff
   1c5bc:	stmdacs	r0, {r0, r1, r3, fp, ip, pc}
   1c5c0:	tstcs	r0, r5, lsl #22
   1c5c4:	ldc	7, cr15, [sl], #-932	; 0xfffffc5c
   1c5c8:	mvnscc	pc, #79	; 0x4f
   1c5cc:			; <UNDEFINED> instruction: 0xf7e9930b
   1c5d0:	mcrne	14, 0, lr, cr4, cr0, {5}
   1c5d4:	cmnhi	r6, r0, asr #5	; <UNPREDICTABLE>
   1c5d8:	rscshi	pc, r6, r0
   1c5dc:	stmdacs	r0, {r1, r3, fp, ip, pc}
   1c5e0:	tstcs	r0, r5, lsl #22
   1c5e4:	stc	7, cr15, [sl], #-932	; 0xfffffc5c
   1c5e8:	mvnscc	pc, #79	; 0x4f
   1c5ec:	svccs	0x0000930a
   1c5f0:	ldrtmi	sp, [r8], -r3, lsl #22
   1c5f4:			; <UNDEFINED> instruction: 0xf7e92100
   1c5f8:	cdpcs	12, 0, cr14, cr0, cr2, {1}
   1c5fc:	ldrtmi	sp, [r0], -r3, lsl #22
   1c600:			; <UNDEFINED> instruction: 0xf7e92100
   1c604:	stmdage	sp, {r2, r3, r4, sl, fp, sp, lr, pc}
   1c608:			; <UNDEFINED> instruction: 0xf7e99f0c
   1c60c:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1c610:	tsthi	ip, r0, asr #5	; <UNPREDICTABLE>
   1c614:			; <UNDEFINED> instruction: 0xf10d4bba
   1c618:	bls	39eea0 <_dbus_user_database_lock_system@plt+0x398874>
   1c61c:	ldmibmi	r9!, {r0, r4, sp}
   1c620:			; <UNDEFINED> instruction: 0xf10d447b
   1c624:			; <UNDEFINED> instruction: 0x2601083c
   1c628:	andsvs	r4, sl, r9, ror r4
   1c62c:	stc2	7, cr15, [lr], #1016	; 0x3f8
   1c630:			; <UNDEFINED> instruction: 0x46384651
   1c634:	strls	r2, [r7], #-771	; 0xfffffcfd
   1c638:			; <UNDEFINED> instruction: 0xf7ff9308
   1c63c:	stmdbge	r7, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1c640:			; <UNDEFINED> instruction: 0xf7ff4638
   1c644:	andcs	pc, r0, #84992	; 0x14c00
   1c648:			; <UNDEFINED> instruction: 0x46204639
   1c64c:	blx	1eda652 <_dbus_user_database_lock_system@plt+0x1ed4026>
   1c650:	svc	0x00a2f7e9
   1c654:	strmi	r9, [r1], sp, lsl #22
   1c658:	rscscc	pc, pc, #79	; 0x4f
   1c65c:	strbmi	r2, [r0], -r2, lsl #2
   1c660:	strvc	lr, [pc], -sp, asr #19
   1c664:	ldrcc	lr, [r1], -sp, asr #19
   1c668:	svc	0x0022f7e9
   1c66c:	blle	12a6674 <_dbus_user_database_lock_system@plt+0x12a0048>
   1c670:	strhpl	pc, [r2], #-157	; 0xffffff63	; <UNPREDICTABLE>
   1c674:			; <UNDEFINED> instruction: 0xf8bdb94d
   1c678:	blls	3647a8 <_dbus_user_database_lock_system@plt+0x35e17c>
   1c67c:	strble	r0, [fp, #2002]!	; 0x7d2
   1c680:	andcs	r4, r1, #24, 12	; 0x1800000
   1c684:			; <UNDEFINED> instruction: 0xf7e94651
   1c688:	strtmi	lr, [sl], -r2, asr #19
   1c68c:			; <UNDEFINED> instruction: 0x46204639
   1c690:	blx	165a696 <_dbus_user_database_lock_system@plt+0x165406a>
   1c694:	ldrb	r9, [pc, sp, lsl #22]
   1c698:	blcc	7672c <_dbus_user_database_lock_system@plt+0x70100>
   1c69c:	ldmdblt	r3, {r0, r1, r5, sp, lr}
   1c6a0:			; <UNDEFINED> instruction: 0xf7ff4620
   1c6a4:	ldmibmi	r8, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   1c6a8:	andcs	r4, r0, #88, 12	; 0x5800000
   1c6ac:			; <UNDEFINED> instruction: 0xf7e84479
   1c6b0:	andcs	lr, r0, r6, ror #31
   1c6b4:	ldrtmi	lr, [r8], -r0, lsl #14
   1c6b8:	svc	0x0012f7e9
   1c6bc:	vmlal.s8	q9, d0, d0
   1c6c0:	stmdals	r9, {r0, r2, r8, pc}
   1c6c4:	cdp	7, 5, cr15, cr2, cr9, {7}
   1c6c8:			; <UNDEFINED> instruction: 0xf7e9980a
   1c6cc:	ssat	lr, #20, r0, asr #28
   1c6d0:	tstcs	r6, r2, lsr r6
   1c6d4:			; <UNDEFINED> instruction: 0xf7e96860
   1c6d8:			; <UNDEFINED> instruction: 0x4632edda
   1c6dc:	strmi	r2, [r7], -r4, lsl #2
   1c6e0:			; <UNDEFINED> instruction: 0xf7e96860
   1c6e4:			; <UNDEFINED> instruction: 0x4606edd4
   1c6e8:			; <UNDEFINED> instruction: 0xf7e9e753
   1c6ec:	stmdavs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   1c6f0:	stc	7, cr15, [lr, #-932]!	; 0xfffffc5c
   1c6f4:	stmibmi	r6, {r0, r2, r7, r9, fp, lr}
   1c6f8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1c6fc:	ldrbmi	r4, [r8], -r3, lsl #12
   1c700:	svc	0x00bcf7e8
   1c704:			; <UNDEFINED> instruction: 0xf8d9e6a3
   1c708:	stmdacs	r4, {}	; <UNPREDICTABLE>
   1c70c:			; <UNDEFINED> instruction: 0xf7e8d0b0
   1c710:	strmi	lr, [r1], -ip, ror #28
   1c714:	ldrbtmi	r4, [r8], #-2175	; 0xfffff781
   1c718:	stc	7, cr15, [r6, #932]!	; 0x3a4
   1c71c:			; <UNDEFINED> instruction: 0xf7e92001
   1c720:	stmibvs	r0!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
   1c724:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1c728:	b	ff05a6d4 <_dbus_user_database_lock_system@plt+0xff0540a8>
   1c72c:			; <UNDEFINED> instruction: 0xf7e969e0
   1c730:	ldmdbmi	r9!, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
   1c734:	ldrbmi	r4, [r8], -r2, asr #12
   1c738:			; <UNDEFINED> instruction: 0xf8c44479
   1c73c:			; <UNDEFINED> instruction: 0x4637801c
   1c740:	svc	0x009cf7e8
   1c744:	stmdals	sl, {r0, r1, r7, r9, sl, sp, lr, pc}
   1c748:	blle	166750 <_dbus_user_database_lock_system@plt+0x160124>
   1c74c:			; <UNDEFINED> instruction: 0xf7e92100
   1c750:			; <UNDEFINED> instruction: 0xf04feb76
   1c754:	movwls	r3, #41983	; 0xa3ff
   1c758:	stmdacs	r0, {r2, r3, fp, ip, pc}
   1c75c:	tstcs	r0, r5, lsl #22
   1c760:	bl	1b5a70c <_dbus_user_database_lock_system@plt+0x1b540e0>
   1c764:	mvnscc	pc, #79	; 0x4f
   1c768:	svccs	0x0000930c
   1c76c:	ldrtmi	sp, [r8], -r3, lsl #22
   1c770:			; <UNDEFINED> instruction: 0xf7e92100
   1c774:	vmlscs.f64	d14, d0, d20
   1c778:	ldrtmi	sp, [r0], -r3, lsl #22
   1c77c:			; <UNDEFINED> instruction: 0xf7e92100
   1c780:	stmdbls	fp, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
   1c784:	mvnscc	pc, #79	; 0x4f
   1c788:			; <UNDEFINED> instruction: 0xf8c49a09
   1c78c:	movwls	r8, #45072	; 0xb010
   1c790:	andne	lr, r2, #196, 18	; 0x310000
   1c794:	stccs	3, cr9, [r0, #-36]	; 0xffffffdc
   1c798:	eorvs	sp, ip, pc, asr #32
   1c79c:			; <UNDEFINED> instruction: 0xf7e94650
   1c7a0:	andcs	lr, r1, r6, ror lr
   1c7a4:	bvs	8561cc <_dbus_user_database_lock_system@plt+0x84fba0>
   1c7a8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1c7ac:	b	1fda758 <_dbus_user_database_lock_system@plt+0x1fd412c>
   1c7b0:			; <UNDEFINED> instruction: 0xf7e96a20
   1c7b4:	ldmdbmi	r9, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   1c7b8:	eorvs	r4, r7, #60817408	; 0x3a00000
   1c7bc:			; <UNDEFINED> instruction: 0x46584479
   1c7c0:			; <UNDEFINED> instruction: 0xf7e84637
   1c7c4:			; <UNDEFINED> instruction: 0xe642ef5c
   1c7c8:	tstcs	r1, r5, asr sp
   1c7cc:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
   1c7d0:			; <UNDEFINED> instruction: 0x4628447d
   1c7d4:	bl	b5a780 <_dbus_user_database_lock_system@plt+0xb54154>
   1c7d8:	blle	fa3ff0 <_dbus_user_database_lock_system@plt+0xf9d9c4>
   1c7dc:	andcs	r4, r1, #1327104	; 0x144000
   1c7e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1c7e4:	ldmdb	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c7e8:	blle	16667f0 <_dbus_user_database_lock_system@plt+0x16601c4>
   1c7ec:	tstcs	r0, r0, lsr #12
   1c7f0:	bl	95a79c <_dbus_user_database_lock_system@plt+0x954170>
   1c7f4:	andcs	r2, sp, r1, lsl #2
   1c7f8:	cdp	7, 13, cr15, cr4, cr8, {7}
   1c7fc:	stmdacs	r0, {r2, r3, fp, ip, pc}
   1c800:	tstcs	r0, r5, lsl #22
   1c804:	bl	6da7b0 <_dbus_user_database_lock_system@plt+0x6d4184>
   1c808:	mvnscc	pc, #79	; 0x4f
   1c80c:	svccs	0x0000930c
   1c810:	vmlacs.f32	s26, s0, s27
   1c814:	blls	113160 <_dbus_user_database_lock_system@plt+0x10cb34>
   1c818:	tstlt	fp, sl, lsl #24
   1c81c:	ldrmi	r9, [r8, r4, lsl #16]
   1c820:	svceq	0x0000f1ba
   1c824:			; <UNDEFINED> instruction: 0x4649d036
   1c828:	ldrdeq	pc, [r0], -r9
   1c82c:			; <UNDEFINED> instruction: 0xf7e94652
   1c830:			; <UNDEFINED> instruction: 0x4620ebf0
   1c834:			; <UNDEFINED> instruction: 0xf7ff2102
   1c838:	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1c83c:	eorvs	r3, r3, r1, lsl #22
   1c840:			; <UNDEFINED> instruction: 0xd1ab2b00
   1c844:			; <UNDEFINED> instruction: 0xf7ff4620
   1c848:	str	pc, [r7, r9, ror #19]!
   1c84c:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   1c850:	stc	7, cr15, [sl, #-932]	; 0xfffffc5c
   1c854:			; <UNDEFINED> instruction: 0xf7e92001
   1c858:	smlabbcs	r1, r0, lr, lr
   1c85c:			; <UNDEFINED> instruction: 0xf7e94628
   1c860:	strmi	lr, [r4], -r8, ror #21
   1c864:	stc	7, cr15, [r2, #932]	; 0x3a4
   1c868:	blle	ff0e7870 <_dbus_user_database_lock_system@plt+0xff0e1244>
   1c86c:			; <UNDEFINED> instruction: 0x2101e7b6
   1c870:			; <UNDEFINED> instruction: 0xf7e94638
   1c874:	cdpcs	12, 0, cr14, cr0, cr6, {7}
   1c878:	tstcs	r2, sl, lsr #22
   1c87c:			; <UNDEFINED> instruction: 0xf7e94630
   1c880:	ldrtmi	lr, [r8], -r0, ror #25
   1c884:			; <UNDEFINED> instruction: 0xf7e92100
   1c888:			; <UNDEFINED> instruction: 0x4630eada
   1c88c:			; <UNDEFINED> instruction: 0xf7e92100
   1c890:			; <UNDEFINED> instruction: 0xe7c0ead6
   1c894:	bls	16f530 <_dbus_user_database_lock_system@plt+0x168f04>
   1c898:			; <UNDEFINED> instruction: 0xf8d358d3
   1c89c:	strb	sl, [r2, r0]
   1c8a0:	cdp	7, 7, cr15, cr10, cr9, {7}
   1c8a4:			; <UNDEFINED> instruction: 0xf7e86800
   1c8a8:	strmi	lr, [r1], -r0, lsr #27
   1c8ac:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   1c8b0:	ldcl	7, cr15, [sl], {233}	; 0xe9
   1c8b4:			; <UNDEFINED> instruction: 0xf7e9e79a
   1c8b8:	smlabtcs	r2, r4, fp, lr
   1c8bc:			; <UNDEFINED> instruction: 0xf7e94630
   1c8c0:	strb	lr, [r2, r0, asr #25]!
   1c8c4:	tstcs	r1, ip, lsl #16
   1c8c8:	blx	fe5da8cc <_dbus_user_database_lock_system@plt+0xfe5d42a0>
   1c8cc:			; <UNDEFINED> instruction: 0xe6086830
   1c8d0:	tstcs	r0, r8, lsr r6
   1c8d4:	b	fecda880 <_dbus_user_database_lock_system@plt+0xfecd4254>
   1c8d8:	svclt	0x0000e79d
   1c8dc:	andeq	r6, r0, lr, lsr r5
   1c8e0:	andeq	r7, r1, r4, ror #11
   1c8e4:	andeq	r0, r0, ip, asr #12
   1c8e8:	andeq	r7, r1, r2, asr #11
   1c8ec:	andeq	r7, r1, r0, ror #9
   1c8f0:	ldrdeq	r6, [r0], -lr
   1c8f4:	andeq	r6, r0, r2, asr #2
   1c8f8:	ldrdeq	r0, [r0], -lr
   1c8fc:			; <UNDEFINED> instruction: 0xfffffcb9
   1c900:	muleq	r1, r0, fp
   1c904:			; <UNDEFINED> instruction: 0xfffff551
   1c908:	andeq	r0, r0, r8, asr sl
   1c90c:	andeq	r6, r0, r8, lsl r1
   1c910:	andeq	r6, r0, sl, lsr #2
   1c914:			; <UNDEFINED> instruction: 0x000061be
   1c918:	andeq	r0, r0, ip, asr #19
   1c91c:	andeq	r0, r0, r8, asr #18
   1c920:	andeq	r6, r0, r0, lsl #1
   1c924:	andeq	r6, r0, sl, lsl #1
   1c928:	andeq	r6, r0, r2, asr #32
   1c92c:	andeq	r0, r0, r8, asr #12
   1c930:	andeq	r5, r0, r2, asr #31
   1c934:	andne	lr, r9, #192, 18	; 0x300000
   1c938:	svclt	0x00004770
   1c93c:			; <UNDEFINED> instruction: 0x4604b510
   1c940:			; <UNDEFINED> instruction: 0xf7ffe001
   1c944:	stmiavs	r3!, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1c948:	strtmi	r2, [r0], -r1, lsl #2
   1c94c:	ble	ffe27554 <_dbus_user_database_lock_system@plt+0xffe20f28>
   1c950:	blcs	36ce4 <_dbus_user_database_lock_system@plt+0x306b8>
   1c954:	vldrlt	s26, [r0, #-980]	; 0xfffffc2c
   1c958:			; <UNDEFINED> instruction: 0x4604b510
   1c95c:	blx	8d8966 <_dbus_user_database_lock_system@plt+0x8d233a>
   1c960:	ldfltd	f3, [r0, #-0]
   1c964:	pop	{r5, r9, sl, lr}
   1c968:			; <UNDEFINED> instruction: 0xf0004010
   1c96c:	svclt	0x0000b8fd
   1c970:	ldmib	r0, {r4, r5, r6, r7, sl, ip, sp, pc}^
   1c974:	svccs	0x00006701
   1c978:			; <UNDEFINED> instruction: 0x4634dd15
   1c97c:	and	r2, r3, r0, lsl #6
   1c980:			; <UNDEFINED> instruction: 0xf10442bb
   1c984:	andle	r0, lr, r8, lsl #8
   1c988:	eorspl	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   1c98c:	addmi	r3, sp, #67108864	; 0x4000000
   1c990:			; <UNDEFINED> instruction: 0xf002d1f6
   1c994:	ldreq	r0, [r1, r1, lsl #6]
   1c998:			; <UNDEFINED> instruction: 0xf043bf44
   1c99c:	andslt	r0, fp, #4, 6	; 0x10000000
   1c9a0:	ldcllt	0, cr8, [r0], #652	; 0x28c
   1c9a4:			; <UNDEFINED> instruction: 0xf8464770
   1c9a8:			; <UNDEFINED> instruction: 0xf0021037
   1c9ac:	ldmib	r0, {r0, r8}^
   1c9b0:	ldreq	r3, [r2, r1, lsl #8]
   1c9b4:			; <UNDEFINED> instruction: 0xf041bf48
   1c9b8:	bl	dcdd0 <_dbus_user_database_lock_system@plt+0xd67a4>
   1c9bc:	svclt	0x004803c4
   1c9c0:	addshi	fp, r9, r9, lsl #4
   1c9c4:	ldcllt	8, cr6, [r0], #524	; 0x20c
   1c9c8:	addvs	r3, r3, r1, lsl #6
   1c9cc:	svclt	0x00004770
   1c9d0:	stmvs	r6, {r4, r5, r6, r7, sl, ip, sp, pc}
   1c9d4:	stcle	14, cr2, [r1, #-0]
   1c9d8:	stmdavs	r4, {r9, sp}^
   1c9dc:	and	r4, r3, r3, lsl r6
   1c9e0:	andcc	r3, r8, #67108864	; 0x4000000
   1c9e4:	mulsle	r9, lr, r2
   1c9e8:	eorspl	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   1c9ec:	addmi	r1, sp, #10944512	; 0xa70000
   1c9f0:	mrcne	1, 3, sp, cr1, cr6, {7}
   1c9f4:	mulsle	r0, r9, r2
   1c9f8:	msrmi	SPSR_, pc, rrx
   1c9fc:			; <UNDEFINED> instruction: 0xf854440e
   1ca00:	eorsvs	r3, fp, r6, lsr r0
   1ca04:	strcc	lr, [r1], #-2512	; 0xfffff630
   1ca08:	ldrmi	r4, [sl], #-1057	; 0xfffffbdf
   1ca0c:	biceq	lr, r1, #3072	; 0xc00
   1ca10:			; <UNDEFINED> instruction: 0x3004f9b3
   1ca14:	stmvs	r3, {r0, r1, r4, r7, pc}
   1ca18:	addvs	r3, r3, r1, lsl #22
   1ca1c:			; <UNDEFINED> instruction: 0x4770bcf0
   1ca20:			; <UNDEFINED> instruction: 0x4604b510
   1ca24:			; <UNDEFINED> instruction: 0xf7e86840
   1ca28:	strtmi	lr, [r0], -r0, lsr #26
   1ca2c:			; <UNDEFINED> instruction: 0x4010e8bd
   1ca30:	ldclt	7, cr15, [r8, #-928]	; 0xfffffc60
   1ca34:			; <UNDEFINED> instruction: 0xf7ffb510
   1ca38:	ldmib	r0, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1ca3c:	ldclne	3, cr2, [r1, #12]
   1ca40:	bl	eb24c <_dbus_user_database_lock_system@plt+0xe4c20>
   1ca44:	ldrdvs	r7, [r2], #51	; 0x33
   1ca48:	svceq	0x0063ebb1
   1ca4c:	vldrlt	d13, [r0, #-0]
   1ca50:	sbceq	r4, r9, r4, lsl #12
   1ca54:			; <UNDEFINED> instruction: 0xf7e86840
   1ca58:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   1ca5c:	stmiavs	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   1ca60:			; <UNDEFINED> instruction: 0x61236060
   1ca64:	svclt	0x0000bd10
   1ca68:			; <UNDEFINED> instruction: 0x4617b5f8
   1ca6c:	strmi	r6, [r4], -r5, lsl #17
   1ca70:	ldrmi	r4, [sl], -lr, lsl #12
   1ca74:	stcle	13, cr2, [r9, #-0]
   1ca78:	strmi	r2, [r1], -r0
   1ca7c:	bl	176c18 <_dbus_user_database_lock_system@plt+0x1705ec>
   1ca80:	andcc	r0, r1, r0, asr #11
   1ca84:	stmiavs	r5!, {r0, r3, r5, r6, r7, pc}
   1ca88:	lfmle	f4, 2, [r7], #532	; 0x214
   1ca8c:	strtmi	r6, [r9], -r0, ror #16
   1ca90:	stc	7, cr15, [lr, #-932]	; 0xfffffc5c
   1ca94:	ldcle	8, cr2, [r1, #-0]
   1ca98:	ldrdgt	pc, [r8], -r4
   1ca9c:			; <UNDEFINED> instruction: 0xf1bc2000
   1caa0:	stcle	15, cr0, [fp, #-0]
   1caa4:	stmdavs	r1!, {r0, r1, r9, sl, lr}^
   1caa8:	stmne	sp, {r1, r3, r4, r6, r7}
   1caac:			; <UNDEFINED> instruction: 0x5006f9b5
   1cab0:			; <UNDEFINED> instruction: 0xf851b30d
   1cab4:	bl	1a0b88 <_dbus_user_database_lock_system@plt+0x19a55c>
   1cab8:			; <UNDEFINED> instruction: 0xf8460cc0
   1cabc:	andcc	r1, r1, r0, lsr r0
   1cac0:	strmi	r6, [sl], #-2145	; 0xfffff79f
   1cac4:			; <UNDEFINED> instruction: 0xf00288d2
   1cac8:	ldrbeq	r0, [r1, -r1, lsl #10]
   1cacc:			; <UNDEFINED> instruction: 0xf045bf48
   1cad0:	ldrbeq	r0, [r1], r2, lsl #10
   1cad4:			; <UNDEFINED> instruction: 0xf045bf48
   1cad8:	ldreq	r0, [r1, -r8, lsl #10]
   1cadc:			; <UNDEFINED> instruction: 0xf045bf48
   1cae0:	ldreq	r0, [r2], r4, lsl #10
   1cae4:			; <UNDEFINED> instruction: 0xf045bf48
   1cae8:	addmi	r0, r7, #16, 10	; 0x4000000
   1caec:	andpl	pc, r4, ip, asr #17
   1caf0:			; <UNDEFINED> instruction: 0xf8d4d004
   1caf4:	movwcc	ip, #4104	; 0x1008
   1caf8:	blle	ff52e08c <_dbus_user_database_lock_system@plt+0xff527a60>
   1cafc:	svclt	0x0000bdf8
   1cb00:	mvnsmi	lr, sp, lsr #18
   1cb04:	ldmib	r0, {r2, r9, sl, lr}^
   1cb08:	strmi	r5, [pc], -r3
   1cb0c:			; <UNDEFINED> instruction: 0x46984616
   1cb10:	ble	6ed52c <_dbus_user_database_lock_system@plt+0x6e6f00>
   1cb14:	andcs	r3, r1, r1, lsl #10
   1cb18:			; <UNDEFINED> instruction: 0xf1b860e5
   1cb1c:	andsle	r0, r3, r0, lsl #30
   1cb20:			; <UNDEFINED> instruction: 0xf00668a1
   1cb24:	stmdavs	r3!, {r0, r9}^
   1cb28:			; <UNDEFINED> instruction: 0xf8432001
   1cb2c:	ldmib	r4, {r0, r4, r5, ip, sp, lr}^
   1cb30:	bl	e8f3c <_dbus_user_database_lock_system@plt+0xe2910>
   1cb34:	ldreq	r0, [r1, r1, asr #7]!
   1cb38:			; <UNDEFINED> instruction: 0xf042bf44
   1cb3c:	andslt	r0, r2, #4, 4	; 0x40000000
   1cb40:	stmiavs	r3!, {r1, r3, r4, r7, pc}
   1cb44:	adcvs	r4, r3, r3, lsl #8
   1cb48:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cb4c:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   1cb50:	sbceq	r6, r9, r0, ror #16
   1cb54:	ldcl	7, cr15, [ip], {232}	; 0xe8
   1cb58:	rscsle	r2, r5, r0, lsl #16
   1cb5c:	stmiavs	r5!, {r0, r1, r5, r8, fp, sp, lr}^
   1cb60:	rsbvs	r3, r0, r8, lsl #6
   1cb64:	ldrb	r6, [r5, r3, lsr #2]
   1cb68:	mcrne	5, 0, fp, cr5, cr8, {1}
   1cb6c:	andseq	pc, r4, pc, asr #32
   1cb70:	strcs	fp, [r8, #-4056]	; 0xfffff028
   1cb74:	stmdb	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cb78:	cmplt	r8, r4, lsl #12
   1cb7c:	rsceq	r4, r8, sl, lsl #22
   1cb80:			; <UNDEFINED> instruction: 0x61252200
   1cb84:	adcvs	r4, r2, fp, ror r4
   1cb88:			; <UNDEFINED> instruction: 0xf7e96023
   1cb8c:			; <UNDEFINED> instruction: 0x4605e916
   1cb90:	tstlt	r8, r0, rrx
   1cb94:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1cb98:	stcl	7, cr15, [r6], #-928	; 0xfffffc60
   1cb9c:			; <UNDEFINED> instruction: 0xf7e84620
   1cba0:	strtmi	lr, [ip], -r4, ror #24
   1cba4:	svclt	0x0000e7f6
   1cba8:	andeq	r7, r1, r0, lsr r6
   1cbac:			; <UNDEFINED> instruction: 0x4606b570
   1cbb0:	strmi	r4, [ip], -r8, lsl #12
   1cbb4:	stmda	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cbb8:	addmi	r6, r2, #7471104	; 0x720000
   1cbbc:	ldmdavs	r5!, {r0, r1, r2, r3, r8, r9, ip, lr, pc}
   1cbc0:	strtmi	r1, [fp], #-2579	; 0xfffff5ed
   1cbc4:	adcmi	r4, fp, #352321536	; 0x15000000
   1cbc8:	cdpne	0, 6, cr13, cr1, cr11, {0}
   1cbcc:	addsmi	lr, sp, #1
   1cbd0:			; <UNDEFINED> instruction: 0xf813d007
   1cbd4:			; <UNDEFINED> instruction: 0xf8112b01
   1cbd8:	addsmi	r0, r0, #1, 30
   1cbdc:	strdcs	sp, [r0], -r7
   1cbe0:	andcs	fp, r1, r0, ror sp
   1cbe4:	svclt	0x0000bd70
   1cbe8:	mcrne	4, 2, fp, cr12, cr0, {0}
   1cbec:	stmdavs	r0, {r3, sl, ip, lr, pc}
   1cbf0:	and	r4, r1, r1, lsl #8
   1cbf4:	movwle	r3, #15361	; 0x3c01
   1cbf8:	stceq	8, cr15, [r1, #-68]	; 0xffffffbc
   1cbfc:			; <UNDEFINED> instruction: 0xd1f94290
   1cc00:	andsvs	fp, ip, r3, lsl #2
   1cc04:			; <UNDEFINED> instruction: 0xf85d43e0
   1cc08:	svceq	0x00c04b04
   1cc0c:	svclt	0x00004770
   1cc10:	blmi	64a3f8 <_dbus_user_database_lock_system@plt+0x643dcc>
   1cc14:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
   1cc18:	stmdavs	sl!, {r0, r2, r3, r4, r7, fp, ip, lr}
   1cc1c:	teqlt	r3, #1245184	; 0x130000
   1cc20:			; <UNDEFINED> instruction: 0xf8522300
   1cc24:	ldrmi	r1, [r8], -r4, lsl #30
   1cc28:	stmdbcs	r0, {r0, r8, r9, ip, sp}
   1cc2c:	strdcc	sp, [r2], -r9
   1cc30:			; <UNDEFINED> instruction: 0xf7e90080
   1cc34:	strmi	lr, [r7], -r2, asr #17
   1cc38:	stmdavs	fp!, {r3, r4, r5, r7, r8, ip, sp, pc}
   1cc3c:	lsllt	r6, r8, r8
   1cc40:	strcs	r1, [r0], #-3902	; 0xfffff0c2
   1cc44:	stmdavs	fp!, {r0, r1, sp, lr, pc}
   1cc48:	ldmdbpl	r8, {r2, sl, ip, sp}
   1cc4c:			; <UNDEFINED> instruction: 0xf7e8b168
   1cc50:			; <UNDEFINED> instruction: 0x4603ef7c
   1cc54:	svceq	0x0004f846
   1cc58:	mvnsle	r2, r0, lsl #16
   1cc5c:	ldmdbpl	r2, {r1, r3, r5, fp, sp, lr}
   1cc60:			; <UNDEFINED> instruction: 0x4638b11a
   1cc64:			; <UNDEFINED> instruction: 0xf7e9461f
   1cc68:			; <UNDEFINED> instruction: 0x4638ec12
   1cc6c:	strdcs	fp, [r4], -r8
   1cc70:	svclt	0x0000e7df
   1cc74:	andeq	r6, r1, sl, lsl #27
   1cc78:	andeq	r0, r0, r8, asr #12
   1cc7c:	ldrlt	fp, [r0, #-384]	; 0xfffffe80
   1cc80:	stmdavs	r0, {r2, r9, sl, lr}^
   1cc84:	tstle	r4, r3, asr #24
   1cc88:	pop	{r5, r9, sl, lr}
   1cc8c:			; <UNDEFINED> instruction: 0xf7e84010
   1cc90:			; <UNDEFINED> instruction: 0xf7e9bbe9
   1cc94:	strtmi	lr, [r0], -r0, ror #18
   1cc98:			; <UNDEFINED> instruction: 0x4010e8bd
   1cc9c:	bllt	ff8dac44 <_dbus_user_database_lock_system@plt+0xff8d4618>
   1cca0:	svclt	0x00004770
   1cca4:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
   1cca8:	ldrblt	r2, [r0, #-2624]!	; 0xfffff5c0
   1ccac:	mcrmi	4, 1, r4, cr0, cr12, {7}
   1ccb0:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
   1ccb4:	subcs	fp, r0, #168, 30	; 0x2a0
   1ccb8:	strbtmi	r6, [sp], -r0, asr #16
   1ccbc:			; <UNDEFINED> instruction: 0xf85c460c
   1ccc0:	strtmi	r6, [r9], -r6
   1ccc4:			; <UNDEFINED> instruction: 0xf8cd6836
   1ccc8:			; <UNDEFINED> instruction: 0xf04f6404
   1cccc:			; <UNDEFINED> instruction: 0xf7e80600
   1ccd0:	stmdacs	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   1ccd4:	bl	15414c <_dbus_user_database_lock_system@plt+0x14db20>
   1ccd8:	strtmi	r0, [r1], -r0, asr #13
   1ccdc:	stmiavs	r3!, {r2, r3, r5, r9, sl, lr}
   1cce0:	stmdavs	r2!, {r3, r8, ip, sp}
   1cce4:	smmlaeq	r5, r0, r4, r3
   1cce8:	stccc	8, cr15, [r8], {65}	; 0x41
   1ccec:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
   1ccf0:			; <UNDEFINED> instruction: 0xf043bf44
   1ccf4:	andslt	r0, fp, #134217728	; 0x8000000
   1ccf8:	svclt	0x004806d5
   1ccfc:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1cd00:	svclt	0x00480712
   1cd04:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1cd08:	stccc	8, cr15, [r4], {65}	; 0x41
   1cd0c:	mvnle	r4, lr, lsl #5
   1cd10:	blmi	1ef538 <_dbus_user_database_lock_system@plt+0x1e8f0c>
   1cd14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cd18:			; <UNDEFINED> instruction: 0xf8dd681a
   1cd1c:	subsmi	r3, sl, r4, lsl #8
   1cd20:			; <UNDEFINED> instruction: 0xf50dd102
   1cd24:	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
   1cd28:	stmib	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cd2c:	strdeq	r6, [r1], -r4
   1cd30:	andeq	r0, r0, ip, asr #12
   1cd34:	andeq	r6, r1, ip, lsl #25
   1cd38:	addlt	fp, r7, r0, lsr r5
   1cd3c:			; <UNDEFINED> instruction: 0x460c4d16
   1cd40:	strmi	r9, [sl], -r2, lsl #2
   1cd44:	ldrbtmi	r4, [sp], #-2325	; 0xfffff6eb
   1cd48:	strbtmi	r6, [fp], -r0, asr #16
   1cd4c:	strcs	r5, [r0, #-2153]	; 0xfffff797
   1cd50:	tstls	r5, r9, lsl #16
   1cd54:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1cd58:	strls	r2, [r3, #-259]	; 0xfffffefd
   1cd5c:			; <UNDEFINED> instruction: 0xf04f9501
   1cd60:	strls	r4, [r0, #-1280]	; 0xfffffb00
   1cd64:	bl	feadad10 <_dbus_user_database_lock_system@plt+0xfead46e4>
   1cd68:			; <UNDEFINED> instruction: 0xf7e9b150
   1cd6c:	stmdavs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
   1cd70:	bl	edad18 <_dbus_user_database_lock_system@plt+0xed46ec>
   1cd74:	strmi	r4, [r2], -r1, lsr #12
   1cd78:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   1cd7c:	b	1d5ad28 <_dbus_user_database_lock_system@plt+0x1d546fc>
   1cd80:	blmi	1af5a8 <_dbus_user_database_lock_system@plt+0x1a8f7c>
   1cd84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cd88:	blls	176df8 <_dbus_user_database_lock_system@plt+0x1707cc>
   1cd8c:	qaddle	r4, sl, r1
   1cd90:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   1cd94:	ldmdb	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cd98:	andeq	r6, r1, sl, asr ip
   1cd9c:	andeq	r0, r0, ip, asr #12
   1cda0:	andeq	r5, r0, r2, lsl #23
   1cda4:	andeq	r6, r1, ip, lsl ip
   1cda8:	addlt	fp, r7, r0, lsr r5
   1cdac:	blmi	96e5e4 <_dbus_user_database_lock_system@plt+0x967fb8>
   1cdb0:			; <UNDEFINED> instruction: 0xf0029102
   1cdb4:	stmdbmi	r4!, {r0, r8, sl}
   1cdb8:	ldrbtmi	r6, [r9], #-2112	; 0xfffff7c0
   1cdbc:	smlabtcs	r0, fp, r8, r5
   1cdc0:	movwls	r6, #22555	; 0x581b
   1cdc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cdc8:			; <UNDEFINED> instruction: 0x91030793
   1cdcc:	tstls	r1, fp, ror #12
   1cdd0:			; <UNDEFINED> instruction: 0xf04f4622
   1cdd4:	svclt	0x00480103
   1cdd8:	streq	pc, [r4, #-69]	; 0xffffffbb
   1cddc:			; <UNDEFINED> instruction: 0xf7e99500
   1cde0:	orrlt	lr, r0, lr, ror #22
   1cde4:	bl	ff65ad90 <_dbus_user_database_lock_system@plt+0xff654764>
   1cde8:	stmdacs	r9, {fp, sp, lr}
   1cdec:	stmdacs	ip, {r0, r5, ip, lr, pc}
   1cdf0:	stmdacs	r2, {r0, r3, r4, ip, lr, pc}
   1cdf4:			; <UNDEFINED> instruction: 0xf7e8d011
   1cdf8:			; <UNDEFINED> instruction: 0x4621eaf8
   1cdfc:	ldmdami	r3, {r1, r9, sl, lr}
   1ce00:			; <UNDEFINED> instruction: 0xf7e94478
   1ce04:	bmi	4d76d4 <_dbus_user_database_lock_system@plt+0x4d10a8>
   1ce08:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1ce0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ce10:	subsmi	r9, sl, r5, lsl #22
   1ce14:	andlt	sp, r7, r3, lsl r1
   1ce18:	stmdami	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
   1ce1c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1ce20:	b	8dadcc <_dbus_user_database_lock_system@plt+0x8d47a0>
   1ce24:	stmdami	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1ce28:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1ce2c:	b	75add8 <_dbus_user_database_lock_system@plt+0x7547ac>
   1ce30:	stmdami	sl, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1ce34:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1ce38:	b	5dade4 <_dbus_user_database_lock_system@plt+0x5d47b8>
   1ce3c:			; <UNDEFINED> instruction: 0xf7e9e7e3
   1ce40:	svclt	0x0000e900
   1ce44:	andeq	r0, r0, ip, asr #12
   1ce48:	andeq	r6, r1, r6, ror #23
   1ce4c:	andeq	r5, r0, r4, lsl #23
   1ce50:	muleq	r1, r6, fp
   1ce54:	andeq	r5, r0, r2, lsl fp
   1ce58:	andeq	r5, r0, sl, lsr #22
   1ce5c:	andeq	r5, r0, lr, ror #21
   1ce60:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1ce64:	ldrlt	r4, [r0, #-1546]!	; 0xfffff9f6
   1ce68:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   1ce6c:	strmi	fp, [sp], -r7, lsl #1
   1ce70:	strbtmi	r6, [fp], -r0, asr #16
   1ce74:			; <UNDEFINED> instruction: 0xf85c2102
   1ce78:	stmdavs	r4!, {r2, lr}
   1ce7c:			; <UNDEFINED> instruction: 0xf04f9405
   1ce80:	strcs	r0, [r0], #-1024	; 0xfffffc00
   1ce84:	strls	r6, [r0], #-92	; 0xffffffa4
   1ce88:	strmi	lr, [r2], #-2499	; 0xfffff63d
   1ce8c:	bl	5dae38 <_dbus_user_database_lock_system@plt+0x5d480c>
   1ce90:			; <UNDEFINED> instruction: 0xf7e9b150
   1ce94:	stmdavs	r0, {r1, r7, r8, r9, fp, sp, lr, pc}
   1ce98:	b	fe9dae40 <_dbus_user_database_lock_system@plt+0xfe9d4814>
   1ce9c:	strmi	r4, [r2], -r9, lsr #12
   1cea0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   1cea4:	stmib	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cea8:	blmi	1af6d0 <_dbus_user_database_lock_system@plt+0x1a90a4>
   1ceac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ceb0:	blls	176f20 <_dbus_user_database_lock_system@plt+0x1708f4>
   1ceb4:	qaddle	r4, sl, r1
   1ceb8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   1cebc:	stmia	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cec0:	andeq	r6, r1, r8, lsr fp
   1cec4:	andeq	r0, r0, ip, asr #12
   1cec8:	andeq	r5, r0, lr, lsl #22
   1cecc:	strdeq	r6, [r1], -r4
   1ced0:	addlt	fp, r7, r0, lsr r5
   1ced4:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
   1ced8:	tstls	r2, ip, lsl #12
   1cedc:	stmdbmi	ip!, {r0, r2, r3, r5, r6, r9, sl, lr}
   1cee0:			; <UNDEFINED> instruction: 0xf85c44fc
   1cee4:	stmdavs	r9, {r0, ip}
   1cee8:			; <UNDEFINED> instruction: 0xf04f9105
   1ceec:	mrscs	r0, (UNDEF: 16)
   1cef0:	rscvs	r6, r9, r9, rrx
   1cef4:			; <UNDEFINED> instruction: 0xf002b303
   1cef8:	ldreq	r0, [r2, r1, lsl #6]
   1cefc:			; <UNDEFINED> instruction: 0xf043bf48
   1cf00:	movwls	r0, #772	; 0x304
   1cf04:	stmdavs	r0, {r1, r5, r9, sl, lr}^
   1cf08:	tstcs	r1, fp, lsr #12
   1cf0c:	b	ff5daeb8 <_dbus_user_database_lock_system@plt+0xff5d488c>
   1cf10:			; <UNDEFINED> instruction: 0xf7e9b1a8
   1cf14:	stmdavs	r0, {r1, r6, r8, r9, fp, sp, lr, pc}
   1cf18:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
   1cf1c:	ldmdale	r9, {r0, r1, r4, r8, r9, fp, sp}
   1cf20:			; <UNDEFINED> instruction: 0xf003e8df
   1cf24:	andscs	r1, r8, #36, 16	; 0x240000
   1cf28:	ldmdane	r8, {r3, r4, fp, ip}
   1cf2c:	ldmdane	r8, {r0, r1, r3, r5, fp, ip}
   1cf30:	ldmdane	r8, {r3, r4, fp, ip}
   1cf34:	andscs	r1, r8, #24, 16	; 0x180000
   1cf38:	movwmi	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cf3c:	andcs	lr, r1, r1, ror #15
   1cf40:	blmi	4ef798 <_dbus_user_database_lock_system@plt+0x4e916c>
   1cf44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cf48:	blls	176fb8 <_dbus_user_database_lock_system@plt+0x17098c>
   1cf4c:	tstle	fp, sl, asr r0
   1cf50:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   1cf54:	b	125aefc <_dbus_user_database_lock_system@plt+0x12548d0>
   1cf58:	strmi	r4, [r2], -r1, lsr #12
   1cf5c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   1cf60:	stmib	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cf64:	strb	r2, [fp, r0]!
   1cf68:	strb	r2, [r9, r0]!
   1cf6c:	strtmi	r4, [r1], -fp, lsl #16
   1cf70:			; <UNDEFINED> instruction: 0xf7e94478
   1cf74:	andcs	lr, r0, sl, ror r9
   1cf78:	stmdami	r9, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1cf7c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1cf80:	ldmdb	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cf84:	ldrb	r2, [fp, r0]
   1cf88:	ldmda	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cf8c:	andeq	r6, r1, r0, asr #21
   1cf90:	andeq	r0, r0, ip, asr #12
   1cf94:	andeq	r6, r1, ip, asr sl
   1cf98:	andeq	r5, r0, r6, lsr #20
   1cf9c:			; <UNDEFINED> instruction: 0x000059b4
   1cfa0:	andeq	r5, r0, sl, asr sl
   1cfa4:	andcs	fp, r8, r0, lsl r5
   1cfa8:	svc	0x0006f7e8
   1cfac:	cmplt	r8, r4, lsl #12
   1cfb0:			; <UNDEFINED> instruction: 0xf44f4b12
   1cfb4:	ldrbtmi	r2, [fp], #-0
   1cfb8:			; <UNDEFINED> instruction: 0xf7e86023
   1cfbc:	rsbvs	lr, r0, r4, lsl #29
   1cfc0:	andle	r3, r1, r1
   1cfc4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1cfc8:			; <UNDEFINED> instruction: 0xf7e8202a
   1cfcc:	andcs	lr, r0, #1040384	; 0xfe000
   1cfd0:	rsbvs	r2, r0, r1, lsl #2
   1cfd4:	svc	0x0058f7e8
   1cfd8:	tstle	r7, r3, asr #24
   1cfdc:	movwcc	r6, #6243	; 0x1863
   1cfe0:			; <UNDEFINED> instruction: 0x4620d1f0
   1cfe4:			; <UNDEFINED> instruction: 0xf7ff2400
   1cfe8:	strb	pc, [fp, r9, asr #28]!	; <UNPREDICTABLE>
   1cfec:	andeq	pc, r1, #64	; 0x40
   1cff0:	stmdavs	r0!, {r1, r8, sp}^
   1cff4:	svc	0x0048f7e8
   1cff8:	svclt	0x0000e7f0
   1cffc:	andeq	r7, r1, r6, lsl r2
   1d000:	mvnsmi	lr, #737280	; 0xb4000
   1d004:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1d008:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1d00c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1d010:	ldmib	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d014:	blne	1dae210 <_dbus_user_database_lock_system@plt+0x1da7be4>
   1d018:	strhle	r1, [sl], -r6
   1d01c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1d020:	svccc	0x0004f855
   1d024:	strbmi	r3, [sl], -r1, lsl #8
   1d028:	ldrtmi	r4, [r8], -r1, asr #12
   1d02c:	adcmi	r4, r6, #152, 14	; 0x2600000
   1d030:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1d034:	svclt	0x000083f8
   1d038:	andeq	r6, r1, r2, lsr r5
   1d03c:	andeq	r6, r1, r8, lsr #10
   1d040:	svclt	0x00004770

Disassembly of section .fini:

0001d044 <.fini>:
   1d044:	push	{r3, lr}
   1d048:	pop	{r3, pc}
