<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6297751 - Low-voltage joystick port interface - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Low-voltage joystick port interface"><meta name="DC.contributor" content="Jalil Fadavi-Ardekani" scheme="inventor"><meta name="DC.contributor" content="Raymond S. Livingston" scheme="inventor"><meta name="DC.contributor" content="Richard J. Niescier" scheme="inventor"><meta name="DC.contributor" content="David L. Potts" scheme="inventor"><meta name="DC.contributor" content="Lucent Technologies Inc." scheme="assignee"><meta name="DC.date" content="1998-7-10" scheme="dateSubmitted"><meta name="DC.description" content="The joystick port interface includes an integrated circuit receiving an analog joystick position measurement signal and outputting a digital pulse signal to a processor which signifies a joystick coordinate value. The integrated circuit includes a pulse generator and a bidirectional buffer circuit. The bidirectional buffer circuit receives the analog joystick position measurement signal and selectively discharges an RC network capacitor which provides this analog measurement. This implementation provides a joystick port which uses low-voltage CMOS VLSI structures which can interface a conventional high-voltage joystick with the processor."><meta name="DC.date" content="2001-10-2" scheme="issued"><meta name="DC.relation" content="US:4886941" scheme="references"><meta name="DC.relation" content="US:5821924" scheme="references"><meta name="DC.relation" content="US:5867051" scheme="references"><meta name="DC.relation" content="US:5874944" scheme="references"><meta name="DC.relation" content="US:5920734" scheme="references"><meta name="DC.relation" content="US:5991830" scheme="references"><meta name="citation_patent_number" content="US:6297751"><meta name="citation_patent_application_number" content="US:09/113,503"><link rel="canonical" href="http://www.google.com/patents/US6297751"/><meta property="og:url" content="http://www.google.com/patents/US6297751"/><meta name="title" content="Patent US6297751 - Low-voltage joystick port interface"/><meta name="description" content="The joystick port interface includes an integrated circuit receiving an analog joystick position measurement signal and outputting a digital pulse signal to a processor which signifies a joystick coordinate value. The integrated circuit includes a pulse generator and a bidirectional buffer circuit. The bidirectional buffer circuit receives the analog joystick position measurement signal and selectively discharges an RC network capacitor which provides this analog measurement. This implementation provides a joystick port which uses low-voltage CMOS VLSI structures which can interface a conventional high-voltage joystick with the processor."/><meta property="og:title" content="Patent US6297751 - Low-voltage joystick port interface"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("YVTsU8fhD6qgsASGnoHADg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CZE"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("YVTsU8fhD6qgsASGnoHADg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CZE"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6297751?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6297751"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=Kq9WBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6297751&amp;usg=AFQjCNG7PAbgy9q4Wyi4pJUBoVkO2iVlwQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6297751.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6297751.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6297751" style="display:none"><span itemprop="description">The joystick port interface includes an integrated circuit receiving an analog joystick position measurement signal and outputting a digital pulse signal to a processor which signifies a joystick coordinate value. The integrated circuit includes a pulse generator and a bidirectional buffer circuit. The...</span><span itemprop="url">http://www.google.com/patents/US6297751?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6297751 - Low-voltage joystick port interface</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6297751 - Low-voltage joystick port interface" title="Patent US6297751 - Low-voltage joystick port interface"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6297751 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/113,503</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 2, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jul 10, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jul 10, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Lapsed</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09113503, </span><span class="patent-bibdata-value">113503, </span><span class="patent-bibdata-value">US 6297751 B1, </span><span class="patent-bibdata-value">US 6297751B1, </span><span class="patent-bibdata-value">US-B1-6297751, </span><span class="patent-bibdata-value">US6297751 B1, </span><span class="patent-bibdata-value">US6297751B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jalil+Fadavi-Ardekani%22">Jalil Fadavi-Ardekani</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Raymond+S.+Livingston%22">Raymond S. Livingston</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Richard+J.+Niescier%22">Richard J. Niescier</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22David+L.+Potts%22">David L. Potts</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Lucent+Technologies+Inc.%22">Lucent Technologies Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6297751.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6297751.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6297751.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (6),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (1),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (8),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6297751&usg=AFQjCNEPHXlA9y-gQ2BUkYfgmx4f6sw8sQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6297751&usg=AFQjCNEZ5-dm58xI8e8Ap_51Mhr633v0rA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6297751B1%26KC%3DB1%26FT%3DD&usg=AFQjCNGrnnasmrlxMc75OziOuKa9hI3WXw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54818198" lang="EN" load-source="patent-office">Low-voltage joystick port interface</invention-title></span><br><span class="patent-number">US 6297751 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72621689" lang="EN" load-source="patent-office"> <div class="abstract">The joystick port interface includes an integrated circuit receiving an analog joystick position measurement signal and outputting a digital pulse signal to a processor which signifies a joystick coordinate value. The integrated circuit includes a pulse generator and a bidirectional buffer circuit. The bidirectional buffer circuit receives the analog joystick position measurement signal and selectively discharges an RC network capacitor which provides this analog measurement. This implementation provides a joystick port which uses low-voltage CMOS VLSI structures which can interface a conventional high-voltage joystick with the processor.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(3)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6297751B1/US06297751-20011002-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6297751B1/US06297751-20011002-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6297751B1/US06297751-20011002-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(19)</span></span></div><div class="patent-text"><div mxw-id="PCLM28710472" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6297751-B1-CLM-00001" class="claim">
      <div class="claim-text">1. An interface between a joystick device having a first source voltage and a processor, comprising:</div>
      <div class="claim-text">a Resistor-Capacitor (RC) network, connected to the joystick device, said RC network having a capacitor that generates an analog joystick position measurement signal; and </div>
      <div class="claim-text">an interface circuit having a second source voltage that is lower than the first source voltage, including </div>
      <div class="claim-text">a buffer circuit, in a first operation mode of said interface, receiving said analog joystick position measurement signal, outputting a first logic state as a digital signal before said analog joystick measurement signal exceeds said predetermined threshold, and outputting a second logic state as said digital signal after said analog joystick measurement signal exceeds said predetermined threshold; and </div>
      <div class="claim-text">a pulse generator generating a pulse based on said digital signal in said first operation mode of said interface, a width of said pulse representing a coordinate position of said joystick device, the capacitance value of said capacitor being a function of said predetermined threshold that prevents deviation of the width of said pulse from expected values. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6297751-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The interface of claim <b>1</b>, wherein said pulse generator enters a disabled state in response to a control signal from said processor, and said pulse generator does not generate said pulse in said disabled state and does not dissipate power in said disabled state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6297751-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The interface of claim <b>1</b>, wherein said buffer circuit is connected to a charge storage device, and places said charge storage device in a discharged state in a second operation mode of said interface.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6297751-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The interface of claim <b>3</b>, wherein said buffer circuit permits said charge storage device to begin charging in said first operation mode of said interface.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6297751-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The interface of claim <b>3</b>, wherein said pulse generator enters a disabled state in response to a control signal from said processor in said second operation mode of said interface, and said pulse generator does not generate said pulse in said disabled state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6297751-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The interface of claim <b>1</b>, wherein said pulse generator is a latch.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6297751-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The interface of claim <b>6</b>, wherein said latch is cleared at a beginning of said first operation mode of said interface by a control signal from said processor, and said latch stores a logic “1” when said digital signal is said second logic state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6297751-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The interface of claim <b>1</b>, wherein said RC network capacitor is preselected as a function of said predetermined threshold to satisfy the formula: <maths> <math overflow="scroll"> <mrow> <mrow> <mi>Cnew</mi> <mo>=</mo> <mrow> <mrow> <mfrac> <mrow> <mn>11</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>n</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>F</mi> </mrow> <mrow> <mi>ln</mi> <mo></mo> <mrow> <mo>(</mo> <mfrac> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mrow> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mo>-</mo> <mi>Vtnew</mi> </mrow> </mfrac> <mo>)</mo> </mrow> </mrow> </mfrac> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>for</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>Vtnew</mi> </mrow> <mo>&lt;</mo> <mrow> <mn>5.0</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>Volts</mi> </mrow> </mrow> </mrow> <mo>,</mo> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00002.png"> <img id="EMI-M00002" file="US06297751-20011002-M00002.TIF" img-content="math" img-format="tif" src="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00002.png" class="patent-full-image" alt="Figure US06297751-20011002-M00002"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00002" attachment-type="nb" file="US06297751-20011002-M00002.NB"> </attachment> </attachments> </maths> </div>
      <div class="claim-text">where Cnew represents the capacitance of the RC network capacitor, and Vtnew represents said predetermined threshold.</div>
    </div>
    </div> <div class="claim"> <div num="9" id="US-6297751-B1-CLM-00009" class="claim">
      <div class="claim-text">9. A processor based system, comprising:</div>
      <div class="claim-text">a processor; </div>
      <div class="claim-text">a joystick device having a first source voltage; and </div>
      <div class="claim-text">an interface interfacing said joystick device with said processor, said interface including, </div>
      <div class="claim-text">a Resistor-Capacitor (RC) network, connected to the joystick device, said RC network having a capacitor that generates an analog joystick position measurement signal; and </div>
      <div class="claim-text">an interface circuit having a second source voltage that is lower than the first source voltage, including </div>
      <div class="claim-text">a buffer circuit, in a first operation mode of said interface, receiving said analog joystick position measurement signal, outputting a first logic state as a digital signal before said analog joystick measurement signal exceeds said predetermined threshold, and outputting a second logic state as said digital signal after said analog joystick measurement signal exceeds said predetermined threshold, and </div>
      <div class="claim-text">a pulse generator generating a pulse based on said digital signal in said first operation mode of said interface, a width of said pulse representing a coordinate position of said joystick device, and outputting said pulse to said processor, wherein the capacitance value of said capacitor is a function of said predetermined threshold that prevents deviation of the width of said pulse from expected values. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6297751-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The processor based system of claim <b>9</b>, wherein said pulse generator enters a disabled state in response to a control signal from said processor, and said pulse generator does not generate said pulse in said disabled state and does not dissipate power in said disabled state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6297751-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The processor based system of claim <b>9</b>, wherein said buffer circuit is connected to a charge storage device, places said charge storage device in a discharged state in a second operation mode of said interface, and permits said charge storage device to begin charging in said first operation mode of said interface.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6297751-B1-CLM-00012" class="claim">
      <div class="claim-text">12. The processor based system of claim <b>9</b>, wherein said pulse generator is a latch, said latch is cleared at a beginning of said first operation mode of said interface by a control signal from said processor, said interface by a control signal from said processor, and said latch stores a logic “1” when said digital signal is said second logic state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6297751-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The interface of claim <b>9</b>, wherein said RC network capacitor is preselected as a function of said predetermined threshold to satisfy the formula: <maths> <math overflow="scroll"> <mrow> <mrow> <mi>Cnew</mi> <mo>=</mo> <mrow> <mrow> <mfrac> <mrow> <mn>11</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>n</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>F</mi> </mrow> <mrow> <mi>ln</mi> <mo></mo> <mrow> <mo>(</mo> <mfrac> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mrow> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mo>-</mo> <mi>Vtnew</mi> </mrow> </mfrac> <mo>)</mo> </mrow> </mrow> </mfrac> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>for</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>Vtnew</mi> </mrow> <mo>&lt;</mo> <mrow> <mn>5.0</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>Volts</mi> </mrow> </mrow> </mrow> <mo>,</mo> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00003.png"> <img id="EMI-M00003" file="US06297751-20011002-M00003.TIF" img-content="math" img-format="tif" src="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00003.png" class="patent-full-image" alt="Figure US06297751-20011002-M00003"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00003" attachment-type="nb" file="US06297751-20011002-M00003.NB"> </attachment> </attachments> </maths> </div>
      <div class="claim-text">where Cnew represents the capacitance of the RC network capacitor, and Vtnew represents said predetermined threshold.</div>
    </div>
    </div> <div class="claim"> <div num="14" id="US-6297751-B1-CLM-00014" class="claim">
      <div class="claim-text">14. A method of interfacing a joystick device having a first source voltage with a processor, comprising:</div>
      <div class="claim-text">(a) receiving an analog joystick measurement signal from a Resistor-Capacitor (RC) network connected to the joystick device, said RC network having a capacitor that generates said analog joystick measurement signal; </div>
      <div class="claim-text">(b) generating a digital signal, the logic level of said digital signal being set based on whether said analog joystick measurement signal exceeds a predetermined threshold level, said digital signal being generated by an interface circuit having a second source voltage that is lower than the first source voltage; </div>
      <div class="claim-text">(c) outputting said digital signal to a pulse generator; </div>
      <div class="claim-text">(d) generating a pulse based on the logic level of said first digital signal, a width of said pulse representing a coordinate position of said joystick device; and </div>
      <div class="claim-text">(e) outputting said pulse to said processor, </div>
      <div class="claim-text">wherein the capacitance value of said capacitor is a function of said predetermined threshold level that prevents deviation of the width of said pulse from expected values. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6297751-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The method of claim <b>14</b>, wherein</div>
      <div class="claim-text">said steps (a)-(e) are performed in a first mode of operation; </div>
      <div class="claim-text">and further including, </div>
      <div class="claim-text">(f) placing said capacitor in a discharged state in a second mode of operation. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6297751-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The method of claim <b>15</b>, further comprising:</div>
      <div class="claim-text">(g) permitting said charge storage device to begin charging in said first mode of operation. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6297751-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The method of claim <b>15</b>, further comprising:</div>
      <div class="claim-text">(g) prohibiting said steps (d) and (e) in response to a control signal from said processor in said second mode of operation. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6297751-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The method of claim <b>14</b>, further comprising:</div>
      <div class="claim-text">(f) prohibiting said steps (d) and (e) in response to a control signal from said processor. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6297751-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The method of claim <b>14</b>, wherein the capacitance value of said capacitor satisfies the formula: <maths> <math overflow="scroll"> <mrow> <mrow> <mi>Cnew</mi> <mo>=</mo> <mrow> <mrow> <mfrac> <mrow> <mn>11</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>n</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>F</mi> </mrow> <mrow> <mi>ln</mi> <mo></mo> <mrow> <mo>(</mo> <mfrac> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mrow> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mo>-</mo> <mi>Vtnew</mi> </mrow> </mfrac> <mo>)</mo> </mrow> </mrow> </mfrac> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>for</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>Vtnew</mi> </mrow> <mo>&lt;</mo> <mrow> <mn>5.0</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>Volts</mi> </mrow> </mrow> </mrow> <mo>,</mo> </mrow> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00004.png"> <img id="EMI-M00004" file="US06297751-20011002-M00004.TIF" img-content="math" img-format="tif" src="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00004.png" class="patent-full-image" alt="Figure US06297751-20011002-M00004"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00004" attachment-type="nb" file="US06297751-20011002-M00004.NB"> </attachment> </attachments> </maths> </div>
      <div class="claim-text">where Cnew represents the capacitance of the RC network capacitor, and Vtnew represents said predetermined threshold level.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54734121" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to a low-voltage joystick port interface and a method of interfacing a standard-voltage joystick with a low-voltage port of a processor.</p>
    <p>2. Description of Prior Art</p>
    <p>As a peripheral device, a user manipulated joystick enables the real-time interaction between a user and a host computer which is necessary for certain computer applications (e.g., computer games). The joystick typically includes a potentiometer for each orthogonal coordinate axis. The resistance of the potentiometer varies in direct relation to the joystick handle position along the corresponding coordinate axis. Each potentiometer has a first terminal connected to a 5 Volt supply. To provide digital values which may be processed by the host computer, a second terminal of the joystick potentiometer is connected to a joystick port interface.</p>
    <p>As illustrated in FIG. 1, the prior art joystick port interface <b>120</b> (illustrated for a single coordinate axis only, e.g., the X-axis) includes a quad timer <b>126</b> and a “recommended” Resistor-Capacitor (RC) network having a resistor <b>122</b> (typically R=2.26 kilohms) and a capacitor <b>124</b> (typically C=10 nF). A first terminal of the RC network resistor <b>122</b> is serially coupled to the joystick potentiometer <b>112</b>, while the other terminal of the RC network resistor <b>122</b> is coupled to a node A. A first terminal of the RC network capacitor <b>124</b> is coupled to the node A, while the other terminal of the RC network capacitor <b>124</b> is connected to ground. The quad timer <b>126</b> is coupled to the node A, and receives the analog voltage level, JSout, across the RC network capacitor <b>124</b>. The quad timer <b>126</b> includes an analog comparator (not shown) which compares JSout with a predetermined threshold voltage Vt (typically 3.34 Volts) and outputs a pulse signal P<sub>i </sub>to the host computer.</p>
    <p>Upon receiving a request from the host computer, the quad timer <b>126</b> discharges the RC network capacitor <b>124</b> and sets P<sub>i </sub>to a logic “1” level. As current passes though the joystick potentiometer <b>112</b>, the RC network capacitor <b>124</b> charges until Vt is reached. At this time the quad timer <b>126</b> sets P<sub>i </sub>back to a logic “0” level. The pulse width of P<sub>i </sub>thus represents the time interval, T, required to charge the RC network capacitor <b>124</b> to the threshold voltage Vt. The pulse width of P<sub>i </sub>is monitored by the host computer to indicate the resistance of the joystick potentiometer <b>112</b> which, as discussed above, has a direct relation to the coordinate position of the joystick <b>110</b>.</p>
    <p>For the conventional joystick port interface described above, both the joystick <b>110</b> and the quad timer <b>126</b> utilize a 5 Volt power supply. The power supply for the next generation of integrated circuits, however, will be substantially less than 5 Volts, and therefore a low-power port is needed to interface the conventional 5 Volt joystick device with a lower-Volt integrated circuit such as a CMOS (complementary metal-oxide silicon) VLSI (very large-scale integration) circuit.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The joystick port interface according the present invention is a low power port which interfaces a typical 5 Volt joystick peripheral device with a lower power computer port. The low-voltage joystick port interface includes a bidirectional buffer circuit and a pulse generator which, together, generate a digital pulse signal, representing a joystick coordinate position, based on an input analog measurement signal.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, wherein like reference numerals designate corresponding parts in the various drawings, and wherein:</p>
    <p>FIG. 1 illustrates a prior art joystick port interface;</p>
    <p>FIG. 2 illustrates the joystick port interface according to the present invention; and</p>
    <p>FIG. 3 illustrates the relationship between various signal levels of the joystick port interface illustrated in FIG. <b>2</b>.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>The following detailed description relates to a joystick port interface and a method of interfacing a standard-Volt (e.g., 5 Volt) joystick with a low-power processor (e.g., less than 5 Volt) port. For the purposes of discussion only, the processor will be described as being a host computer. FIG. 2 illustrates a joystick port interface according to the present invention. As shown in FIG. 2, the joystick port interface includes the RC network components discussed above with reference to FIG. 1, namely the RC network resistor <b>122</b> and the RC network capacitor <b>124</b>. The joystick interface according to the present invention further includes a low-voltage interface circuit <b>200</b> which includes two main components: a latch <b>202</b> and a bidirectional buffer circuit <b>220</b>. The bidirectional buffer circuit <b>220</b> includes a three-state buffer <b>222</b> and an input buffer <b>224</b>. The interface circuit <b>200</b> further includes a bidirectional input/output (I/O) terminal <b>206</b> and certain logic elements, namely an inverter <b>204</b> and an AND gate <b>208</b>.</p>
    <p>The latch <b>202</b> is a D-type flip-flop having a total of four inputs: preset PRN, data D (fixed at a logic “1” level), clock CK, and clear CDN. The latch <b>202</b> has two outputs, Q and QB (the complement of Q). As will be described in detail below, the latch <b>202</b> functions as a pulse generator so that the output QB signal, which the host computer receives as a pulse signal PCin, represents the time interval, T, needed to charge the RC network capacitor <b>124</b> to a threshold voltage <b>20</b> level, Vtnew, of the input buffer <b>224</b>.</p>
    <p>The interface circuit <b>200</b> receives a pair of control signals from the host computer, namely a RESET signal and a WRITTEN signal. The latch <b>202</b> receives the WRITTEN signal from the host computer at the clear CDN input, and receives the RESET signal from the host computer at the preset PRN input via the inverter <b>204</b>.</p>
    <p>In other words, an input node of the inverter <b>204</b> directly receives the RESET signal from the host computer, and the inverter <b>204</b> outputs an inverted RESET signal to the preset PRN input of the latch <b>202</b>.</p>
    <p>The clock CK input of the latch <b>202</b> receives the output of the input buffer <b>224</b>.</p>
    <p>A first input node of the AND gate <b>208</b> receives the inverted RESET signal output by the inverter <b>204</b>. <b>35</b> A second input node of the AND gate <b>208</b> receives the output Q signal from the latch <b>202</b>. A control node C the three-state buffer <b>222</b> receives the output of the AND gate <b>208</b>, and a data input node of the three-state buffer <b>222</b> is set to a logic “0” level. The output of the three-state buffer <b>222</b> is coupled to a node B, which also connects to one end of the bidirectional I/O terminal <b>206</b>. The bidirectional I/O terminal <b>206</b> is connected to the node A of the external RC network described above with reference to FIG. 1 so that JSout is received by the interface circuit <b>200</b>.</p>
    <p>The three-state buffer <b>222</b> operates in either a high impedance state (when the AND gate <b>208</b> outputs a logic “0” level signal) or an active state (when the AND gate <b>208</b> outputs a logic “1” level signal). In the high impedance state, the three-state buffer <b>222</b> essentially operates as an open circuit, thus allowing the RC network capacitor <b>124</b> to charge as current passes through the joystick potentiometer. On the other hand, when the three-state buffer <b>222</b> is active, it will always drive the I/O terminal <b>206</b> to ground, thus essentially acting as a pull-down device which causes the RC network capacitor <b>124</b> to discharge. In other words, the three-state buffer <b>222</b> has sufficient current sinking capability to overdrive the elements outside the interface circuit <b>200</b>, and drive the I/O terminal <b>206</b> to ground.</p>
    <p>The input buffer <b>224</b> has a threshold voltage level Vtnew (e.g., 3.3 Volts). When JSout is less than Vtnew, the input buffer <b>224</b> outputs a logic “0” level signal. On the other hand, when JSout exceeds Vtnew, the input buffer <b>224</b> outputs a logic “1” level signal.</p>
    <p>Since JSout has a long time constant which can be susceptible to noise, the input buffer <b>224</b> has a hysteresis level that is greater than the expected noise level, thereby preventing short duration pulses from disrupting the joystick port operation.</p>
    <p>The operation of the joystick port interface illustrated in FIG. 2 will be described as follows. The joystick port interface operates in a plurality of states which will be discussed in turn.</p>
    <p>When idle, the joystick port interface is said to operate in a disabled state. During this disabled state, the host computer outputs a logic “1” level RESET signal to the inverter <b>204</b>, and thus the three-state buffer <b>222</b> enters the high impedance state. More specifically, the first input node of the AND gate <b>208</b> receives a logic “0” level signal via the inverter <b>204</b>.</p>
    <p>Consequently, the AND gate <b>208</b> outputs a logic “0” control signal to the three-state buffer <b>222</b>. As discussed above, when the control node C of the three-state buffer <b>222</b> receives a logic “0” level signal via the AND gate <b>208</b>, the three-state buffer <b>222</b> enters a high-impedance state. During this state, JSout gradually rises as the RC network capacitor <b>124</b> charges, eventually reaching a maximum level of 5 Volts.</p>
    <p>Because the host computer outputs a logic “1” level RESET signal during the disabled state, the preclear PRN input to the latch <b>202</b> receives a logic “0” level signal via the inverter <b>204</b>, resulting in a logic “1” level output Q signal, regardless of the other inputs to the latch <b>202</b>. Consequently, the pulse signal PCin received by the host computer is set to a logic “0” level, even when JSout exceeds the threshold voltage Vtnew of the input buffer <b>224</b>.</p>
    <p>To enter a standby state, in which the joystick port interface is prepared to provide a joystick position pulse to the host computer, the host computer switches the RESET signal from a logic “1” level to a logic “0” level, and thus the first and second input nodes of the AND gate <b>208</b> respectively receive a logic “1” level signal from the inverter <b>204</b> and a logic “1” level signal from the output Q of the latch <b>202</b>. Consequently, the AND gate <b>208</b> outputs a logic “1” level signal to the control node C of the three-state buffer <b>222</b>. As described above, the three-state buffer <b>222</b> enters an active state when the control node C receives a logic “1” level signal from the AND gate <b>208</b>, thereby driving the I/O terminal <b>206</b> to ground and causing the RC network capacitor <b>124</b> to discharge. As the RC network capacitor <b>124</b> discharges, JSout drops below the threshold voltage Vtnew of the input buffer <b>224</b> and the clock CK input of the latch <b>202</b> switches to a logic “0” level, thereby closing the latch <b>202</b>. The output Q signal remains at a logic “1”, level, and consequently the PCin signal remains at a logic “0” level as illustrated in FIG. <b>3</b>.</p>
    <p>After a sufficient time has passed for the RC network capacitor <b>124</b> to fully discharge, the joystick port interface has reached the standby state. When the host computer subsequently requests a joystick position pulse, the joystick port interface is said to operate in a pulse-generating state. To initiate this pulse- generating state, the host computer switches the WRITTEN signal from a logic “1” level to a logic “0” level, and then back to a logic “1” level as illustrated in FIG. <b>3</b>. When the WRITTEN signal is at a logic “0” level, the clear CDN input to the latch <b>202</b> is at a logic “0” level so that the output Q signal of the latch <b>202</b> switches to a logic “0” level, regardless of the remaining inputs to the latch <b>202</b> (i.e., the latch <b>202</b> clears) and the pulse signal PCin is at a logic “1” level as illustrated in FIG. <b>3</b>. Since the output Q signal is at a logic “0” level, the AND gate <b>208</b> again outputs a logic “0” level signal to the three-state buffer <b>222</b>, thereby rendering the three- state buffer <b>222</b> inactive and allowing the RC network capacitor <b>124</b> to charge.</p>
    <p>When JSout reaches Vtnew, the input buffer <b>224</b> outputs a logic “1” level signal to the clock CK input of the latch <b>202</b>, thus opening the latch <b>202</b>. In other words, the output Q signal of the latch <b>202</b> switches from a logic “0” level to a logic “1” level, and consequently the pulse signal PCin switches back from a logic “1” level to a logic “0” level as illustrated in FIG. <b>3</b>. The duration that PCin remains at a logic “1” level indicates the joystick potentiometer resistance for the corresponding coordinate axis.</p>
    <p>The output of the AND gate <b>208</b> again switches from a logic “0” level to a logic “1” level, causing the three-state buffer <b>222</b> to switch from the high impedance state to the active state. Consequently, the three-state buffer <b>222</b> again drives the I/O terminal <b>206</b> to ground, causing the RC network capacitor <b>124</b> to discharge. Therefore, the joystick port interface automatically returns to the standby state and is ready for subsequent attempts to sense the joystick coordinate positions. The operation described above automatically reconfigures the joystick port interface to the standby state in which the output Q signal of the latch <b>202</b> is a logic “1” level and the RC network capacitor <b>124</b> discharges. Consequently, the joystick port interface does not “lockup” in an unusable state.</p>
    <p>The joystick port interface described above can be implemented using all standard CMOS VLSI structures, without requiring special design tolerances. Furthermore, this implementation results in zero power dissipation when disabled and prevents the joystick port interface from entering into an unrecoverable state.</p>
    <p>As a final matter, although Vtnew has been shown by way of example as being 3.3 Volts, other values for Vtnew are acceptable. For example, Vtnew may be substantially less than 3.3. Volts (e.g., 2.5 Volts). Naturally, the time required for Jsout to reach the input buffer threshold level (“rise time”) will vary in direct relation to Vtnew. The pulse width of the PCin signal, which represents rise time, however, should not be less than or exceed expected minimum/maximum pulse width values. Therefore, to ensure optimal joystick position sensing, the capacitance (“Cnew”) of the RC network capacitor <b>124</b> may be selected in relation to Vtnew.</p>
    <p>In other words, Cnew is set so that the pulse width of PCin conforms to expected minimum/maximum values. Specifically, Cnew is selected according to the following formula: <maths> <math overflow="scroll"> <mtable> <mtr> <mtd> <mrow> <mi>Cnew</mi> <mo>=</mo> <mrow> <mrow> <mfrac> <mrow> <mn>11</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>n</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>F</mi> </mrow> <mrow> <mi>ln</mi> <mo></mo> <mrow> <mo>(</mo> <mfrac> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mrow> <mrow> <mn>5</mn> <mo></mo> <mi>V</mi> </mrow> <mo>-</mo> <mi>Vtnew</mi> </mrow> </mfrac> <mo>)</mo> </mrow> </mrow> </mfrac> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>for</mi> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mi>Vtnew</mi> </mrow> <mo>&lt;</mo> <mrow> <mn>5.0</mn> <mo></mo> <mstyle> <mtext> </mtext> </mstyle> <mo></mo> <mrow> <mi>Volts</mi> <mo>.</mo> </mrow> </mrow> </mrow> </mrow> </mtd> <mtd> <mrow> <mo>(</mo> <mn>1</mn> <mo>)</mo> </mrow> </mtd> </mtr> </mtable> </math> <div class="patent-image small-patent-image"> <a href="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00001.png"> <img id="EMI-M00001" file="US06297751-20011002-M00001.TIF" img-content="math" img-format="tif" src="//patentimages.storage.googleapis.com/US6297751B1/US06297751-20011002-M00001.png" class="patent-full-image" alt="Figure US06297751-20011002-M00001"> </a> </div> <attachments> <attachment idref="MATHEMATICA-00001" attachment-type="nb" file="US06297751-20011002-M00001.NB"> </attachment> </attachments> </maths> </p>
    <p>As mentioned above, Cnew represents the new capacitance of the RC network capacitor <b>124</b> and Vtnew represents the threshold level of the input buffer <b>224</b>.</p>
    <p>The invention being thus described, it will be obvious to one skilled in the art that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications are intended to be included within the scope of the following claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4886941">US4886941</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 19, 1987</td><td class="patent-data-table-td patent-date-value">Dec 12, 1989</td><td class="patent-data-table-td ">Commodore Business Machines, Inc.</td><td class="patent-data-table-td ">Circuit for interfacing mouse input device to computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5821924">US5821924</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 26, 1995</td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Computer peripherals low-power-consumption standby system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5867051">US5867051</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 20, 1996</td><td class="patent-data-table-td patent-date-value">Feb 2, 1999</td><td class="patent-data-table-td ">Cretech Co., Ltd.</td><td class="patent-data-table-td ">Digital joystick interface circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5874944">US5874944</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 1996</td><td class="patent-data-table-td patent-date-value">Feb 23, 1999</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Variable voltage detector power-up and power-down circuit for a joystick interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5920734">US5920734</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1996</td><td class="patent-data-table-td patent-date-value">Jul 6, 1999</td><td class="patent-data-table-td ">Microsoft Corporation</td><td class="patent-data-table-td ">System for providing electrical power to a computer input device according to the interface types through the shared use of wires and a voltage clamp</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5991830">US5991830</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 1997</td><td class="patent-data-table-td patent-date-value">Nov 23, 1999</td><td class="patent-data-table-td ">Compaq Computer Corp.</td><td class="patent-data-table-td ">Apparatus and method for coupling multiple peripheral devices to a single port of a computer</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7698096">US7698096</a></td><td class="patent-data-table-td patent-date-value">Mar 27, 2008</td><td class="patent-data-table-td patent-date-value">Apr 13, 2010</td><td class="patent-data-table-td ">Nintendo Co., Ltd.</td><td class="patent-data-table-td ">Information processing apparatus, storage medium, and methodology for calculating an output value based on a tilt angle of an input device</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S020000">341/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc345/defs345.htm&usg=AFQjCNF0b52M2HqQQp5rThx3mQ75nwjbGg#C345S101000">345/101</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S333000">327/333</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S100000">327/100</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S142000">327/142</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0003038000">G06F3/038</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=Kq9WBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F3/038">G06F3/038</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F3/038</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Nov 19, 2013</td><td class="patent-data-table-td ">FP</td><td class="patent-data-table-td ">Expired due to failure to pay maintenance fee</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20131002</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 2, 2013</td><td class="patent-data-table-td ">LAPS</td><td class="patent-data-table-td ">Lapse for failure to pay maintenance fees</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">May 10, 2013</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 24, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20081222</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 29, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 9, 2006</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FENNER INVESTMENTS, LTD., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LUCENT TECHNOLOGIES INC.;REEL/FRAME:017833/0116</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060407</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 9, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 24, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LUCENT TECHNOLOGIES INC., NEW JERSEY</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FADAVI-ARDEKANI, JALIL;NIESCIER, RICHARD J.;LIVINGSTON, RAYMOND S.;AND OTHERS;REEL/FRAME:009603/0666;SIGNING DATES FROM 19980928 TO 19981123</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2qPe-xmk4UnzQWzcwB1WIGRmK9-g\u0026id=Kq9WBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0BDlmkmZuuBNSDzk_gjWMcOycCUA\u0026id=Kq9WBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0q1IK0nw6CpHRk2vCkwoe5uWRO0Q","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Low_voltage_joystick_port_interface.pdf?id=Kq9WBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0Pn-JvCPU8mnz4lbToa7ypD-FZuQ"},"sample_url":"http://www.google.com/patents/reader?id=Kq9WBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>