#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Sun Apr 12 00:25:11 PDT 2020
# hostname  : rsg20.stanford.edu
# pid       : 7905
# arguments : '-label' 'session_0' '-console' 'rsg20.stanford.edu:44879' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug2/BUG2/solution1/syn/verilog/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug2/BUG2/solution1/syn/verilog/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug2/BUG2/solution1/syn/verilog/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/saranyuc/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% 
% analyze -sv09 -f aes.flist 
ERROR (ESW046): The file "aes.flist" does not exist.

ERROR: problem encountered at line 2 in file jasper.tcl

% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_1.v
[-- (VERI-1482)] Analyzing Verilog file workload.v
INFO (ISW003): Top module name is "aqed_top".
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(142): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(162): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_1.v(43): compiling module workload_local_key_1:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_1.v(9): compiling module workload_local_key_1_ram
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(159): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(66): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(478): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(480): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(482): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(512): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(514): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(516): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(606): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] aes256_encrypt_ecb.v(677): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(679): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(691): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(469): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(471): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(473): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(495): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(499): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(515): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(519): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(608): expression size 32 truncated to fit in target size 10
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(166): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(227): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(229): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(231): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(237): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(239): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(241): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(357): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(130): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(273): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(275): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(277): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(283): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(285): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(287): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(314): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(317): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(348): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(395): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(405): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(479): expression size 32 truncated to fit in target size 7
[INFO (VERI-8001)] aqed_top.v(526): Creating netbus grp_workload_fu_107.local_key_1_U.workload_local_key_0_rom_U.ram [0:0]
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][7] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
WARNING (WNL021): aqed_top.v(526): external reference "grp_workload_fu_107.local_key_1_U.workload_local_key_0_rom_U.ram" remains unresolved and will be treated as a free net.
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule default_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF031): Settings used for this proof:
    time_limit                    = 2400s
    per_property_time_limit       = 3s * 9 ^ scan
    engine_mode                   = Hp Ht L I N 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht L I N, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 4 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 588 of 2382 design flops, 0 of 0 design latches, 44 of 50 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.019s
Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.01 s]
0.0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.04 s
0.0.Hp: Property reordering done in  0.007s
0.0.Hp: Identified and disabled 1 duplicated target.
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 4294967295
ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 8193@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_1
0.0.L: Proofgrid shell started at 8194@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_1
0.0.I: Proofgrid shell started at 8195@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_1
0.0.N: Proofgrid shell started at 8196@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_1
0.0.Hp: Proofgrid shell started at 8192@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_1
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.I: The cover property "aqed_top.assume_stable_orig_idx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.I: The cover property "aqed_top.assume_stable_dup_idx:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "aqed_top.assume_stable_orig_idx:precondition1".
0.0.I: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
0.0.I: Starting proof for property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.I: Starting proof for property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.I: Stopped processing property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.I: Stopped processing property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.N: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
0.0.N: Starting proof for property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  1	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.L: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.I: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.03 s]
0.0.I: Trace Attempt  2	[0.03 s]
0.0.I: Trace Attempt  3	[0.03 s]
0.0.I: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.I: Trace Attempt  3	[0.04 s]
0.0.L: Trace Attempt  2	[0.06 s]
0.0.I: Trace Attempt  4	[0.07 s]
0.0.L: Trace Attempt  3	[0.09 s]
0.0.I: Trace Attempt  2	[0.08 s]
0.0.I: Trace Attempt  3	[0.08 s]
0.0.I: Trace Attempt  4	[0.08 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  4	[0.12 s]
0.0.I: Trace Attempt  5	[0.12 s]
0.0.L: Trace Attempt  5	[0.13 s]
0.0.I: Trace Attempt  2	[0.21 s]
0.0.I: Trace Attempt  3	[0.22 s]
0.0.I: Trace Attempt  4	[0.22 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.N: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  4	[0.47 s]
0.0.I: Trace Attempt  2	[0.48 s]
0.0.I: Trace Attempt  3	[0.49 s]
0.0.I: Trace Attempt  4	[0.49 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.N: Trace Attempt  4	[0.66 s]
0.0.I: Trace Attempt  2	[0.67 s]
0.0.I: Trace Attempt  3	[0.67 s]
0.0.I: Trace Attempt  4	[0.67 s]
0.0.I: Trace Attempt  2	[0.95 s]
0.0.I: Trace Attempt  3	[0.95 s]
0.0.I: Trace Attempt  4	[0.95 s]
0.0.N: Trace Attempt  3	[0.95 s]
0.0.N: Trace Attempt  4	[0.95 s]
0.0.I: Trace Attempt  2	[1.13 s]
0.0.I: Trace Attempt  3	[1.13 s]
0.0.N: Trace Attempt  3	[1.13 s]
0.0.N: Trace Attempt  4	[1.13 s]
0.0.I: Trace Attempt  4	[1.13 s]
0.0.I: Trace Attempt  2	[1.35 s]
0.0.I: Trace Attempt  3	[1.35 s]
0.0.I: Trace Attempt  4	[1.35 s]
0.0.N: Trace Attempt  3	[1.36 s]
0.0.N: Trace Attempt  4	[1.36 s]
0.0.I: Trace Attempt  2	[1.66 s]
0.0.I: Trace Attempt  3	[1.66 s]
0.0.I: Trace Attempt  4	[1.66 s]
0.0.N: Trace Attempt  3	[1.71 s]
0.0.N: Trace Attempt  4	[1.72 s]
0.0.I: Trace Attempt  2	[2.17 s]
0.0.I: Trace Attempt  3	[2.17 s]
0.0.I: Trace Attempt  4	[2.17 s]
0.0.N: Trace Attempt  3	[2.30 s]
0.0.N: Trace Attempt  4	[2.30 s]
0.0.I: Trace Attempt  2	[2.93 s]
0.0.I: Trace Attempt  3	[2.93 s]
0.0.I: Trace Attempt  4	[2.93 s]
0.0.I: Trace Attempt 17	[3.00 s]
0.0.I: Per property time limit expired (3.00 s) [3.00 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[2.96 s].
0.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.I: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  2	[0.00 s]
0.0.I: Trace Attempt  3	[0.00 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.I: Trace Attempt  4	[0.01 s]
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[2.98 s].
0.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.I: Trace Attempt  3	[0.02 s]
0.0.I: Trace Attempt  2	[0.03 s]
0.0.I: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.I: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.I: Trace Attempt  4	[0.05 s]
0.0.I: Trace Attempt  5	[0.07 s]
0.0.I: Trace Attempt  2	[0.09 s]
0.0.I: Trace Attempt  3	[0.09 s]
0.0.I: Trace Attempt  4	[0.09 s]
0.0.I: Trace Attempt  2	[0.15 s]
0.0.I: Trace Attempt  3	[0.15 s]
0.0.I: Trace Attempt  4	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  4	[0.15 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.N: Trace Attempt  4	[0.27 s]
0.0.I: Trace Attempt  2	[0.30 s]
0.0.I: Trace Attempt  3	[0.31 s]
0.0.I: Trace Attempt  4	[0.31 s]
0.0.I: Trace Attempt  2	[0.47 s]
0.0.I: Trace Attempt  3	[0.47 s]
0.0.N: Trace Attempt  3	[0.45 s]
0.0.I: Trace Attempt  4	[0.47 s]
0.0.N: Trace Attempt  4	[0.45 s]
0.0.N: Trace Attempt  3	[0.64 s]
0.0.N: Trace Attempt  4	[0.64 s]
0.0.I: Trace Attempt  2	[0.66 s]
0.0.I: Trace Attempt  3	[0.66 s]
0.0.I: Trace Attempt  4	[0.66 s]
0.0.I: Trace Attempt  2	[0.89 s]
0.0.I: Trace Attempt  3	[0.90 s]
0.0.I: Trace Attempt  4	[0.90 s]
0.0.N: Trace Attempt  3	[0.89 s]
0.0.N: Trace Attempt  4	[0.89 s]
0.0.L: Trace Attempt 61	[4.14 s]
0.0.I: Trace Attempt  2	[1.12 s]
0.0.I: Trace Attempt  3	[1.12 s]
0.0.I: Trace Attempt  4	[1.12 s]
0.0.N: Trace Attempt  3	[1.12 s]
0.0.N: Trace Attempt  4	[1.12 s]
0.0.Ht: Trace Attempt 61	[4.23 s]
0.0.N: Trace Attempt  3	[1.39 s]
0.0.N: Trace Attempt  4	[1.40 s]
0.0.I: Trace Attempt  2	[1.44 s]
0.0.I: Trace Attempt  3	[1.44 s]
0.0.I: Trace Attempt  4	[1.44 s]
0.0.I: Trace Attempt  2	[1.79 s]
0.0.I: Trace Attempt  3	[1.79 s]
0.0.I: Trace Attempt  4	[1.79 s]
0.0.N: Trace Attempt  3	[1.94 s]
0.0.N: Trace Attempt  4	[1.94 s]
0.0.I: Trace Attempt  2	[2.70 s]
0.0.I: Trace Attempt  3	[2.70 s]
0.0.I: Trace Attempt  4	[2.70 s]
0.0.I: Trace Attempt 16	[2.77 s]
0.0.I: Per property time limit expired (3.00 s) [3.00 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[3.00 s].
0.0.I: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[3.06 s].
0.0.N: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt 29	[0.17 s]
0.0.I: Trace Attempt  2	[0.53 s]
0.0.I: Trace Attempt  3	[0.53 s]
0.0.I: Trace Attempt  4	[0.53 s]
0.0.N: Trace Attempt  3	[0.54 s]
0.0.N: Trace Attempt  4	[0.54 s]
0.0.I: Trace Attempt  2	[1.17 s]
0.0.I: Trace Attempt  3	[1.17 s]
0.0.I: Trace Attempt  4	[1.18 s]
0.0.N: Trace Attempt  3	[1.14 s]
0.0.N: Trace Attempt  4	[1.14 s]
0.0.I: Trace Attempt  2	[1.81 s]
0.0.I: Trace Attempt  3	[1.81 s]
0.0.I: Trace Attempt  4	[1.81 s]
0.0.L: Trace Attempt 86	[8.20 s]
0.0.Ht: Trace Attempt 72	[8.42 s]
0.0.N: Trace Attempt  3	[2.44 s]
0.0.N: Trace Attempt  4	[2.44 s]
0.0.I: Trace Attempt  2	[4.25 s]
0.0.I: Trace Attempt  3	[4.25 s]
0.0.I: Trace Attempt  4	[4.25 s]
0.0.N: Trace Attempt  3	[4.21 s]
0.0.N: Trace Attempt  4	[4.21 s]
0.0.N: Trace Attempt  3	[5.93 s]
0.0.N: Trace Attempt  4	[5.93 s]
0.0.I: Trace Attempt  2	[6.11 s]
0.0.I: Trace Attempt  3	[6.11 s]
0.0.I: Trace Attempt  4	[6.11 s]
0.0.L: Trace Attempt 105	[12.26 s]
0.0.Ht: Trace Attempt 79	[12.67 s]
0.0.N: Trace Attempt  3	[7.71 s]
0.0.N: Trace Attempt  4	[7.71 s]
0.0.I: Trace Attempt  2	[7.79 s]
0.0.I: Trace Attempt  3	[7.80 s]
0.0.I: Trace Attempt  4	[7.80 s]
0.0.L: Trace Attempt 113	[14.11 s]
0.0.L: A trace with 113 cycles was found. [15.31 s]
INFO (IPF047): 0.0.L: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 113 cycles in 15.30 s.
0.0.L: Using states from traces to { aqed_top.assert_qed_match:precondition1 (112) }
0.0.L: Trace Attempt  1	[15.32 s]
0.0.L: Trace Attempt  2	[15.32 s]
0.0.L: Trace Attempt  3	[15.33 s]
0.0.L: Trace Attempt  4	[15.33 s]
0.0.L: Trace Attempt  5	[15.34 s]
0.0.I: Trace Attempt  2	[9.37 s]
0.0.I: Trace Attempt  3	[9.37 s]
0.0.I: Trace Attempt  4	[9.37 s]
0.0.N: Trace Attempt  3	[9.31 s]
0.0.N: Trace Attempt  4	[9.32 s]
0.0.Ht: Trace Attempt 84	[16.81 s]
0.0.I: Trace Attempt  2	[11.32 s]
0.0.I: Trace Attempt  3	[11.32 s]
0.0.I: Trace Attempt  4	[11.32 s]
0.0.N: Trace Attempt  3	[11.33 s]
0.0.N: Trace Attempt  4	[11.33 s]
0.0.I: Trace Attempt  2	[13.31 s]
0.0.I: Trace Attempt  3	[13.31 s]
0.0.I: Trace Attempt  4	[13.32 s]
0.0.L: Trace Attempt 78	[19.36 s]
0.0.N: Trace Attempt  3	[13.36 s]
0.0.N: Trace Attempt  4	[13.36 s]
0.0.Ht: Trace Attempt 89	[21.16 s]
0.0.I: Trace Attempt  2	[15.65 s]
0.0.I: Trace Attempt  3	[15.65 s]
0.0.I: Trace Attempt  4	[15.65 s]
0.0.N: Trace Attempt  3	[15.69 s]
0.0.N: Trace Attempt  4	[15.70 s]
0.0.L: Trace Attempt 131	[23.39 s]
0.0.I: Trace Attempt  2	[17.68 s]
0.0.I: Trace Attempt  3	[17.68 s]
0.0.I: Trace Attempt  4	[17.68 s]
0.0.N: Trace Attempt  3	[17.70 s]
0.0.N: Trace Attempt  4	[17.70 s]
0.0.Ht: Trace Attempt 93	[25.45 s]
0.0.I: Trace Attempt  2	[20.06 s]
0.0.I: Trace Attempt  3	[20.06 s]
0.0.I: Trace Attempt  4	[20.07 s]
0.0.N: Trace Attempt  3	[20.06 s]
0.0.N: Trace Attempt  4	[20.06 s]
0.0.L: Trace Attempt 174	[27.43 s]
0.0.I: Trace Attempt  2	[22.97 s]
0.0.I: Trace Attempt  3	[22.98 s]
0.0.I: Trace Attempt  4	[22.98 s]
0.0.N: Trace Attempt  3	[22.98 s]
0.0.N: Trace Attempt  4	[22.98 s]
0.0.Ht: Trace Attempt 97	[29.94 s]
0.0.I: Trace Attempt  2	[25.28 s]
0.0.I: Trace Attempt  3	[25.28 s]
0.0.I: Trace Attempt  4	[25.28 s]
0.0.N: Trace Attempt  3	[25.36 s]
0.0.N: Trace Attempt  4	[25.36 s]
0.0.L: Trace Attempt 213	[31.47 s]
0.0.I: Trace Attempt 64	[26.32 s]
0.0.I: Per property time limit expired (27.00 s) [27.07 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[27.07 s].
0.0.I: Last scan. Per property time limit: 0s
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[27.07 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt 64	[0.38 s]
0.0.Ht: Trace Attempt 101	[34.54 s]
0.0.I: Trace Attempt  2	[2.01 s]
0.0.I: Trace Attempt  3	[2.01 s]
0.0.I: Trace Attempt  4	[2.01 s]
0.0.N: Trace Attempt  3	[2.23 s]
0.0.N: Trace Attempt  4	[2.23 s]
0.0.L: Trace Attempt 253	[35.51 s]
0.0.N: Trace Attempt  3	[5.06 s]
0.0.N: Trace Attempt  4	[5.07 s]
0.0.I: Trace Attempt  2	[5.26 s]
0.0.I: Trace Attempt  3	[5.26 s]
0.0.I: Trace Attempt  4	[5.26 s]
0.0.Ht: Trace Attempt 104	[39.48 s]
0.0.L: Trace Attempt 283	[39.52 s]
0.0.N: Trace Attempt  3	[7.89 s]
0.0.N: Trace Attempt  4	[7.89 s]
0.0.I: Trace Attempt  2	[8.08 s]
0.0.I: Trace Attempt  3	[8.09 s]
0.0.I: Trace Attempt  4	[8.09 s]
0.0.L: Trace Attempt 316	[43.60 s]
0.0.I: Trace Attempt  2	[10.60 s]
0.0.I: Trace Attempt  3	[10.60 s]
0.0.I: Trace Attempt  4	[10.60 s]
0.0.Ht: Trace Attempt 107	[43.78 s]
0.0.N: Trace Attempt  3	[11.68 s]
0.0.N: Trace Attempt  4	[11.68 s]
0.0.L: Trace Attempt 346	[47.73 s]
0.0.Ht: Trace Attempt 109	[47.92 s]
0.0.I: Trace Attempt  2	[16.70 s]
0.0.I: Trace Attempt  3	[16.70 s]
0.0.I: Trace Attempt  4	[16.71 s]
0.0.L: Trace Attempt 372	[53.21 s]
0.0.Ht: Trace Attempt 112	[53.31 s]
0.0.N: Trace Attempt  3	[20.30 s]
0.0.N: Trace Attempt  4	[20.30 s]
0.0.I: Trace Attempt 97	[23.53 s]
0.0.Ht: Trace Attempt 113	[55.12 s]
0.0.Ht: A trace with 113 cycles was found. [56.65 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 113 cycles was found for the property "aqed_top.assert_qed_match" in 56.72 s.
0.0.Ht: All properties determined. [56.67 s]
0.0.Ht: Exited with Success (@ 56.69 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [56.74 s]
0.0.Hp: Exited with Success (@ 56.76 s)
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[23.69 s].
0.0.I: All properties either determined or skipped. [56.77 s]
0.0.I: Exited with Success (@ 56.78 s)
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[23.61 s].
0.0.N: Trace Attempt 104	[23.45 s]
0.0.N: All properties either determined or skipped. [56.78 s]
0.0.N: Exited with Success (@ 56.79 s)
ProofGrid usable level: 1
0.0.L: Trace Attempt 395	[56.58 s]
0.0.L: Interrupted. [57.30 s]
0.0.L: Exited with Success (@ 57.31 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
	Properties Considered : 4
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
determined
[<embedded>] % visualize -violation -property <embedded>::aqed_top.assert_qed_match -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::aqed_top.assert_qed_match".
cex
WARNING (WNL053): Unable to find signal "<embedded>::aqed_top.assert_qed_match".
WARNING (WNL053): Unable to find signal "o2_qed_check_V_reg_249".
WARNING (WNL053): Unable to find signal "o2_qed_done_V_reg_244".
WARNING (WNL053): Unable to find signal "grp_aqed_in_fu_121.state_in_count_V".
WARNING (WNL053): Unable to find signal "grp_aqed_out_fu_157.state_out_count_V".
WARNING (WNL053): Unable to find signal "grp_aqed_in_fu_121.state_orig_val_V_0".
WARNING (WNL053): Unable to find signal "grp_aqed_in_fu_121.state_orig_val_V_1".
WARNING (WNL053): Unable to find signal "grp_aqed_in_fu_121.state_dup_val_V_0".
WARNING (WNL053): Unable to find signal "grp_aqed_in_fu_121.state_dup_val_V_1".
WARNING (WNL053): Unable to find signal "grp_workload_fu_111.ap_start".
WARNING (WNL053): Unable to find signal "grp_workload_fu_111.grp_aes256_encrypt_ecb_fu_349.ctx_body_enckey_U.aes256_encrypt_ecb_ctx_body_enckey_ram_U.ce0".
WARNING (WNL053): Unable to find signal "grp_aqed_out_fu_157.state_orig_out_V_0".
WARNING (WNL053): Unable to find signal "grp_aqed_out_fu_157.state_orig_out_V_1".
[<embedded>] % pwd
/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug2/BUG2/solution1/syn/verilog
[<embedded>] % visualize -violation -property <embedded>::aqed_top.assert_qed_match -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::aqed_top.assert_qed_match".
cex
WARNING (WNL053): Unable to find signal "<embedded>::aqed_top.assert_qed_match".
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(63): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(63): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(108): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(108): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(725): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(725): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(470): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(470): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(409): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(409): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[WARN (VERI-1206)] aqed_top.v(532): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] aqed_top.v(532): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[WARN (VERI-1206)] workload_local_key_0.v(39): overwriting previous definition of module workload_local_key_0_rom
[INFO (VERI-2142)] workload_local_key_0.v(39): previous definition of module workload_local_key_0_rom is here
[WARN (VERI-1206)] workload_local_key_0.v(66): overwriting previous definition of module workload_local_key_0
[INFO (VERI-2142)] workload_local_key_0.v(66): previous definition of module workload_local_key_0 is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_1.v
[WARN (VERI-1206)] workload_local_key_1.v(40): overwriting previous definition of module workload_local_key_1_ram
[INFO (VERI-2142)] workload_local_key_1.v(40): previous definition of module workload_local_key_1_ram is here
[WARN (VERI-1206)] workload_local_key_1.v(73): overwriting previous definition of module workload_local_key_1
[INFO (VERI-2142)] workload_local_key_1.v(73): previous definition of module workload_local_key_1 is here
[-- (VERI-1482)] Analyzing Verilog file workload.v
[WARN (VERI-1206)] workload.v(711): overwriting previous definition of module workload
[INFO (VERI-2142)] workload.v(711): previous definition of module workload is here
INFO (ISW003): Top module name is "aqed_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(142): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(162): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_1.v(43): compiling module workload_local_key_1:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_1.v(9): compiling module workload_local_key_1_ram
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(159): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(66): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(478): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(480): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(482): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(512): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(514): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(516): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(606): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] aes256_encrypt_ecb.v(677): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(679): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(691): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(469): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(471): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(473): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(495): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(499): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(515): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(519): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] workload.v(608): expression size 32 truncated to fit in target size 10
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(166): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(227): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(229): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(231): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(237): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(239): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(241): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(357): expression size 32 truncated to fit in target size 3
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(130): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(273): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(275): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(277): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(283): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(285): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(287): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(314): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(317): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(348): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(395): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(405): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(479): expression size 32 truncated to fit in target size 7
[INFO (VERI-8001)] aqed_top.v(526): Creating netbus grp_workload_fu_107.local_key_1_U.workload_local_key_0_rom_U.ram [0:0]
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][7] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
WARNING (WNL021): aqed_top.v(526): external reference "grp_workload_fu_107.local_key_1_U.workload_local_key_0_rom_U.ram" remains unresolved and will be treated as a free net.
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (IVS027): Removed Visualize window "visualize:1".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule default_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF031): Settings used for this proof:
    time_limit                    = 2400s
    per_property_time_limit       = 3s * 9 ^ scan
    engine_mode                   = Hp Ht L I N 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht L I N, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 4 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 588 of 2382 design flops, 0 of 0 design latches, 44 of 50 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.017s
Performing Proof Simplification...
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
1.0.Hp: Proof Simplification Iteration 2	[0.01 s]
1.0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.03 s
1.0.Hp: Property reordering done in  0.006s
1.0.Hp: Identified and disabled 1 duplicated target.
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 4294967295
ProofGrid is starting event handling
1.0.L: Proofgrid shell started at 12007@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_2
1.0.I: Proofgrid shell started at 12008@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_2
1.0.L: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proofgrid shell started at 12009@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_2
1.0.Hp: Proofgrid shell started at 12005@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_2
1.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: Proofgrid shell started at 12006@rsg20.stanford.edu(local) jg_7905_rsg20.stanford.edu_2
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.L: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 1.0.L: The cover property "aqed_top.assume_stable_orig_idx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.L: The cover property "aqed_top.assume_stable_dup_idx:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "aqed_top.assume_stable_orig_idx:precondition1".
1.0.I: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
1.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.L: Using trace diversification with seed 1 (0.05)
1.0.L: Using LRU state removal heuristic
1.0.L: Using states from traces to { (reset) }
1.0.N: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.I: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  1	[0.00 s]
1.0.I: Trace Attempt  1	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  2	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.L: Trace Attempt  1	[0.02 s]
1.0.I: Trace Attempt  2	[0.02 s]
1.0.Ht: Trace Attempt  1	[0.03 s]
1.0.Ht: Trace Attempt  2	[0.03 s]
1.0.Ht: Trace Attempt  3	[0.03 s]
1.0.Ht: Trace Attempt  4	[0.03 s]
1.0.Ht: Trace Attempt  5	[0.03 s]
1.0.I: Trace Attempt  2	[0.03 s]
1.0.I: Trace Attempt  3	[0.03 s]
1.0.I: Trace Attempt  4	[0.03 s]
1.0.N: Trace Attempt  3	[0.03 s]
1.0.L: Trace Attempt  2	[0.05 s]
1.0.N: Trace Attempt  3	[0.04 s]
1.0.N: Trace Attempt  4	[0.04 s]
1.0.I: Trace Attempt  3	[0.04 s]
1.0.L: Trace Attempt  3	[0.07 s]
1.0.I: Trace Attempt  4	[0.07 s]
1.0.L: Trace Attempt  4	[0.09 s]
1.0.I: Trace Attempt  2	[0.09 s]
1.0.I: Trace Attempt  3	[0.09 s]
1.0.I: Trace Attempt  4	[0.09 s]
1.0.N: Trace Attempt  3	[0.10 s]
1.0.N: Trace Attempt  4	[0.11 s]
1.0.L: Trace Attempt  5	[0.12 s]
1.0.I: Trace Attempt  5	[0.12 s]
1.0.I: Trace Attempt  2	[0.21 s]
1.0.I: Trace Attempt  3	[0.21 s]
1.0.I: Trace Attempt  4	[0.21 s]
1.0.N: Trace Attempt  3	[0.26 s]
1.0.N: Trace Attempt  4	[0.27 s]
1.0.N: Trace Attempt  3	[0.43 s]
1.0.N: Trace Attempt  4	[0.44 s]
1.0.I: Trace Attempt  2	[0.44 s]
1.0.I: Trace Attempt  3	[0.44 s]
1.0.I: Trace Attempt  4	[0.44 s]
1.0.N: Trace Attempt  3	[0.63 s]
1.0.N: Trace Attempt  4	[0.63 s]
1.0.I: Trace Attempt  2	[0.65 s]
1.0.I: Trace Attempt  3	[0.66 s]
1.0.I: Trace Attempt  4	[0.66 s]
1.0.N: Trace Attempt  3	[0.84 s]
1.0.N: Trace Attempt  4	[0.84 s]
1.0.I: Trace Attempt  2	[0.85 s]
1.0.I: Trace Attempt  3	[0.85 s]
1.0.I: Trace Attempt  4	[0.85 s]
1.0.N: Trace Attempt  3	[1.05 s]
1.0.N: Trace Attempt  4	[1.05 s]
1.0.I: Trace Attempt  2	[1.06 s]
1.0.I: Trace Attempt  3	[1.06 s]
1.0.I: Trace Attempt  4	[1.06 s]
1.0.I: Trace Attempt  2	[1.27 s]
1.0.I: Trace Attempt  3	[1.27 s]
1.0.I: Trace Attempt  4	[1.27 s]
1.0.N: Trace Attempt  3	[1.29 s]
1.0.N: Trace Attempt  4	[1.29 s]
1.0.N: Trace Attempt  3	[1.64 s]
1.0.N: Trace Attempt  4	[1.64 s]
1.0.I: Trace Attempt  2	[1.65 s]
1.0.I: Trace Attempt  3	[1.65 s]
1.0.I: Trace Attempt  4	[1.65 s]
1.0.I: Trace Attempt  2	[2.16 s]
1.0.I: Trace Attempt  3	[2.16 s]
1.0.I: Trace Attempt  4	[2.16 s]
1.0.N: Trace Attempt  3	[2.25 s]
1.0.N: Trace Attempt  4	[2.25 s]
1.0.I: Trace Attempt  2	[2.84 s]
1.0.I: Trace Attempt  3	[2.85 s]
1.0.I: Trace Attempt  4	[2.85 s]
1.0.N: Trace Attempt  3	[2.86 s]
1.0.N: Trace Attempt  4	[2.86 s]
1.0.I: Trace Attempt 17	[2.92 s]
1.0.I: Per property time limit expired (3.00 s) [3.00 s]
1.0.I: Stopped processing property "aqed_top.assert_qed_match"	[2.96 s].
1.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.N: Trace Attempt 28	[2.94 s]
1.0.N: Per property time limit expired (3.00 s) [3.00 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[2.96 s].
1.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.I: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Trace Attempt  3	[0.00 s]
1.0.I: Trace Attempt  1	[0.00 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  4	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.N: Trace Attempt  3	[0.02 s]
1.0.N: Trace Attempt  4	[0.02 s]
1.0.I: Trace Attempt  3	[0.02 s]
1.0.I: Trace Attempt  4	[0.04 s]
1.0.I: Trace Attempt  2	[0.05 s]
1.0.I: Trace Attempt  3	[0.05 s]
1.0.I: Trace Attempt  4	[0.05 s]
1.0.N: Trace Attempt  3	[0.08 s]
1.0.N: Trace Attempt  4	[0.08 s]
1.0.I: Trace Attempt  5	[0.09 s]
1.0.I: Trace Attempt  2	[0.19 s]
1.0.I: Trace Attempt  3	[0.20 s]
1.0.I: Trace Attempt  4	[0.20 s]
1.0.N: Trace Attempt  3	[0.21 s]
1.0.N: Trace Attempt  4	[0.21 s]
1.0.I: Trace Attempt  2	[0.44 s]
1.0.I: Trace Attempt  3	[0.44 s]
1.0.I: Trace Attempt  4	[0.44 s]
1.0.N: Trace Attempt  3	[0.45 s]
1.0.N: Trace Attempt  4	[0.45 s]
1.0.I: Trace Attempt  2	[0.67 s]
1.0.I: Trace Attempt  3	[0.67 s]
1.0.I: Trace Attempt  4	[0.67 s]
1.0.N: Trace Attempt  3	[0.70 s]
1.0.N: Trace Attempt  4	[0.70 s]
1.0.I: Trace Attempt  2	[0.90 s]
1.0.I: Trace Attempt  3	[0.90 s]
1.0.I: Trace Attempt  4	[0.90 s]
1.0.N: Trace Attempt  3	[1.00 s]
1.0.N: Trace Attempt  4	[1.00 s]
1.0.L: Trace Attempt 61	[4.13 s]
1.0.Ht: Trace Attempt 70	[4.13 s]
1.0.N: Trace Attempt  3	[1.32 s]
1.0.N: Trace Attempt  4	[1.32 s]
1.0.I: Trace Attempt  2	[1.32 s]
1.0.I: Trace Attempt  3	[1.32 s]
1.0.I: Trace Attempt  4	[1.33 s]
1.0.N: Trace Attempt  3	[1.62 s]
1.0.I: Trace Attempt  2	[1.63 s]
1.0.N: Trace Attempt  4	[1.63 s]
1.0.I: Trace Attempt  3	[1.63 s]
1.0.I: Trace Attempt  4	[1.63 s]
1.0.N: Trace Attempt  3	[1.87 s]
1.0.N: Trace Attempt  4	[1.87 s]
1.0.I: Trace Attempt  2	[1.90 s]
1.0.I: Trace Attempt  3	[1.90 s]
1.0.I: Trace Attempt  4	[1.91 s]
1.0.I: Trace Attempt  2	[2.26 s]
1.0.I: Trace Attempt  3	[2.27 s]
1.0.I: Trace Attempt  4	[2.27 s]
1.0.N: Trace Attempt  3	[2.70 s]
1.0.N: Trace Attempt  4	[2.70 s]
1.0.I: Trace Attempt 29	[2.94 s]
1.0.I: Per property time limit expired (3.00 s) [3.03 s]
1.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[3.03 s].
1.0.I: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
1.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Trace Attempt 29	[2.94 s]
1.0.N: Per property time limit expired (3.00 s) [3.03 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[3.03 s].
1.0.N: Next scan (1) will use per property time limit: 3s * 9 ^ 1 = 27s
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.I: Trace Attempt 29	[0.15 s]
1.0.N: Trace Attempt 29	[0.16 s]
1.0.I: Trace Attempt  2	[0.49 s]
1.0.I: Trace Attempt  3	[0.49 s]
1.0.N: Trace Attempt  3	[0.49 s]
1.0.N: Trace Attempt  4	[0.49 s]
1.0.I: Trace Attempt  4	[0.50 s]
1.0.N: Trace Attempt  3	[1.11 s]
1.0.N: Trace Attempt  4	[1.11 s]
1.0.I: Trace Attempt  2	[1.13 s]
1.0.I: Trace Attempt  3	[1.13 s]
1.0.I: Trace Attempt  4	[1.13 s]
1.0.N: Trace Attempt  3	[1.82 s]
1.0.I: Trace Attempt  2	[1.82 s]
1.0.N: Trace Attempt  4	[1.82 s]
1.0.I: Trace Attempt  3	[1.82 s]
1.0.I: Trace Attempt  4	[1.82 s]
1.0.L: Trace Attempt 87	[8.25 s]
1.0.Ht: Trace Attempt 82	[8.43 s]
1.0.I: Trace Attempt  2	[2.59 s]
1.0.I: Trace Attempt  3	[2.60 s]
1.0.N: Trace Attempt  3	[2.60 s]
1.0.I: Trace Attempt  4	[2.60 s]
1.0.N: Trace Attempt  4	[2.60 s]
1.0.I: Trace Attempt  2	[3.21 s]
1.0.I: Trace Attempt  3	[3.21 s]
1.0.I: Trace Attempt  4	[3.21 s]
1.0.N: Trace Attempt  3	[3.80 s]
1.0.N: Trace Attempt  4	[3.80 s]
1.0.N: Trace Attempt  3	[5.01 s]
1.0.N: Trace Attempt  4	[5.01 s]
1.0.I: Trace Attempt  2	[5.05 s]
1.0.I: Trace Attempt  3	[5.06 s]
1.0.I: Trace Attempt  4	[5.06 s]
1.0.L: Trace Attempt 98	[12.61 s]
1.0.Ht: Trace Attempt 88	[12.80 s]
1.0.N: Trace Attempt  3	[6.81 s]
1.0.N: Trace Attempt  4	[6.81 s]
1.0.I: Trace Attempt  2	[6.84 s]
1.0.I: Trace Attempt  3	[6.84 s]
1.0.I: Trace Attempt  4	[6.84 s]
1.0.I: Trace Attempt  2	[8.52 s]
1.0.I: Trace Attempt  3	[8.53 s]
1.0.I: Trace Attempt  4	[8.53 s]
1.0.N: Trace Attempt  3	[8.54 s]
1.0.N: Trace Attempt  4	[8.54 s]
1.0.N: Trace Attempt  3	[10.47 s]
1.0.N: Trace Attempt  4	[10.47 s]
1.0.I: Trace Attempt  2	[10.50 s]
1.0.I: Trace Attempt  3	[10.50 s]
1.0.I: Trace Attempt  4	[10.50 s]
1.0.L: Trace Attempt 105	[16.64 s]
1.0.Ht: Trace Attempt 94	[17.35 s]
1.0.I: Trace Attempt  2	[12.36 s]
1.0.I: Trace Attempt  3	[12.36 s]
1.0.I: Trace Attempt  4	[12.37 s]
1.0.N: Trace Attempt  3	[12.38 s]
1.0.N: Trace Attempt  4	[12.38 s]
1.0.N: Trace Attempt  3	[13.86 s]
1.0.N: Trace Attempt  4	[13.86 s]
1.0.I: Trace Attempt  2	[13.87 s]
1.0.I: Trace Attempt  3	[13.87 s]
1.0.I: Trace Attempt  4	[13.87 s]
1.0.L: Trace Attempt 111	[21.68 s]
1.0.I: Trace Attempt  2	[15.64 s]
1.0.I: Trace Attempt  3	[15.65 s]
1.0.I: Trace Attempt  4	[15.65 s]
1.0.N: Trace Attempt  3	[15.67 s]
1.0.N: Trace Attempt  4	[15.67 s]
1.0.Ht: Trace Attempt 97	[22.47 s]
1.0.I: Trace Attempt  2	[18.07 s]
1.0.I: Trace Attempt  3	[18.07 s]
1.0.I: Trace Attempt  4	[18.07 s]
1.0.N: Trace Attempt  3	[18.10 s]
1.0.N: Trace Attempt  4	[18.10 s]
1.0.L: Trace Attempt 113	[22.85 s]
1.0.L: A trace with 113 cycles was found. [24.43 s]
INFO (IPF055): 1.0.L: A counterexample (cex) with 113 cycles was found for the property "aqed_top.assert_qed_match" in 24.42 s.
INFO (IPF047): 1.0.L: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 113 cycles in 24.42 s by the incidental trace "aqed_top.assert_qed_match".
1.0.L: All properties determined. [24.43 s]
1.0.L: Exited with Success (@ 24.45 s)
1.0.Hp: Interrupted (multi)
1.0.Hp: Interrupted. [24.44 s]
1.0.Ht: Interrupted (multi)
1.0.Ht: Trace Attempt 99	[24.19 s]
1.0.Ht: Interrupted. [24.44 s]
1.0.Hp: Exited with Success (@ 24.46 s)
ProofGrid usable level: 0
1.0.I: Stopped processing property "aqed_top.assert_qed_match"	[18.43 s].
1.0.I: Trace Attempt 13	[18.11 s]
1.0.I: All properties either determined or skipped. [24.46 s]
1.0.Ht: Exited with Success (@ 24.46 s)
1.0.I: Exited with Success (@ 24.46 s)
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[18.43 s].
1.0.N: Trace Attempt 21	[18.15 s]
1.0.N: All properties either determined or skipped. [24.46 s]
1.0.N: Exited with Success (@ 24.47 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
	Properties Considered : 4
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
determined
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
