#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Aug 26 16:12:05 2016
# Process ID: 19238
# Current directory: /home/gabriel/project_2/project_2.runs/synth_1
# Command line: vivado -log Correlacion.vds -mode batch -messageDb vivado.pb -notrace -source Correlacion.tcl
# Log file: /home/gabriel/project_2/project_2.runs/synth_1/Correlacion.vds
# Journal file: /home/gabriel/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Correlacion.tcl -notrace
Command: synth_design -top Correlacion -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19246 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.812 ; gain = 186.723 ; free physical = 188 ; free virtual = 5475
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Correlacion' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:23]
	Parameter OSF bound to: 32 - type: integer 
	Parameter NM bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Signal_Register' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Signal_Register.v:22]
	Parameter SAMPLES bound to: 128 - type: integer 
	Parameter OSF bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Signal_Register' (1#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/Signal_Register.v:22]
INFO: [Synth 8-638] synthesizing module 'Maquina_Estados' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Maquina_Estados.v:23]
	Parameter T0 bound to: 3'b000 
	Parameter T1 bound to: 3'b001 
	Parameter T2 bound to: 3'b010 
	Parameter T3 bound to: 3'b011 
	Parameter T4 bound to: 3'b100 
	Parameter T5 bound to: 3'b101 
	Parameter T6 bound to: 3'b110 
	Parameter T7 bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'Maquina_Estados' (2#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/Maquina_Estados.v:23]
INFO: [Synth 8-638] synthesizing module 'BitsCounter' [/home/gabriel/project_2/project_2.srcs/sources_1/new/BitsCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'BitsCounter' (3#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/BitsCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'Pattern_Counter' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Pattern_Counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'Pattern_Counter' (4#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/Pattern_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'FlagCounter' [/home/gabriel/project_2/project_2.srcs/sources_1/new/FlagCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'FlagCounter' (5#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/FlagCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'FF_JK' [/home/gabriel/project_2/project_2.srcs/sources_1/new/FF_JK.v:23]
INFO: [Synth 8-256] done synthesizing module 'FF_JK' (6#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/FF_JK.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplicador' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Multiplicador.v:23]
INFO: [Synth 8-256] done synthesizing module 'Multiplicador' (7#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/Multiplicador.v:23]
WARNING: [Synth 8-689] width (4096) of port connection 'A' does not match port width (1024) of module 'Multiplicador' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:74]
WARNING: [Synth 8-689] width (4096) of port connection 'B' does not match port width (1024) of module 'Multiplicador' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:74]
WARNING: [Synth 8-689] width (4096) of port connection 'C' does not match port width (1024) of module 'Multiplicador' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:74]
INFO: [Synth 8-638] synthesizing module 'DecosSuma' [/home/gabriel/project_2/project_2.srcs/sources_1/imports/new/DecosSuma.v:23]
INFO: [Synth 8-638] synthesizing module 'Deco_Sum' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Deco_Sum.v:23]
INFO: [Synth 8-256] done synthesizing module 'Deco_Sum' (8#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/Deco_Sum.v:23]
INFO: [Synth 8-256] done synthesizing module 'DecosSuma' (9#1) [/home/gabriel/project_2/project_2.srcs/sources_1/imports/new/DecosSuma.v:23]
WARNING: [Synth 8-689] width (4096) of port connection 'Input' does not match port width (1024) of module 'DecosSuma' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:76]
INFO: [Synth 8-638] synthesizing module 'Sumatoria' [/home/gabriel/project_2/project_2.srcs/sources_1/new/Sumatoria.v:23]
INFO: [Synth 8-256] done synthesizing module 'Sumatoria' (10#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/Sumatoria.v:23]
INFO: [Synth 8-638] synthesizing module 'RegistroCorrelacion' [/home/gabriel/project_2/project_2.srcs/sources_1/new/RegistroCorrelacion.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegistroCorrelacion' (11#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/RegistroCorrelacion.v:23]
INFO: [Synth 8-256] done synthesizing module 'Correlacion' (12#1) [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.188 ; gain = 226.098 ; free physical = 145 ; free virtual = 5433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.188 ; gain = 226.098 ; free physical = 145 ; free virtual = 5433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1081.191 ; gain = 234.102 ; free physical = 145 ; free virtual = 5433
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PRE_reg' in module 'Maquina_Estados'
INFO: [Synth 8-5544] ROM "EFC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Shift_SR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Shift_PR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FUT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      T0 |                              000 |                              000
                      T1 |                              001 |                              001
                      T2 |                              010 |                              010
                      T3 |                              011 |                              011
                      T4 |                              100 |                              100
                      T5 |                              101 |                              101
                      T6 |                              110 |                              110
                      T7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PRE_reg' using encoding 'sequential' in module 'Maquina_Estados'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.637 ; gain = 259.547 ; free physical = 118 ; free virtual = 5408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register Data_Out_reg [/home/gabriel/project_2/project_2.srcs/sources_1/new/Signal_Register.v:44]
INFO: [Synth 8-3538] Detected potentially large (wide) register Data_Out_reg [/home/gabriel/project_2/project_2.srcs/sources_1/new/Signal_Register.v:44]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	 128 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input   1024 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register Data_Out_reg [/home/gabriel/project_2/project_2.srcs/sources_1/new/Signal_Register.v:44]
Hierarchical RTL Component report 
Module Signal_Register 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module Maquina_Estados 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module BitsCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module Pattern_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module FlagCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module FF_JK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Multiplicador 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input   1024 Bit         XORs := 1     
Module Sumatoria 
Detailed RTL Component Info : 
+---Adders : 
	 128 Input     11 Bit       Adders := 1     
Module RegistroCorrelacion 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.652 ; gain = 336.562 ; free physical = 120 ; free virtual = 5319
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1317.285 ; gain = 470.195 ; free physical = 129 ; free virtual = 5177
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1317.285 ; gain = 470.195 ; free physical = 129 ; free virtual = 5177

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Deco_Sum    | rom        | 256x4         | LUT            | 
|Correlacion | rom        | 256x4         | LUT            | 
|Correlacion | rom__128   | 256x4         | LUT            | 
|Correlacion | rom__129   | 256x4         | LUT            | 
|Correlacion | rom__130   | 256x4         | LUT            | 
|Correlacion | rom__131   | 256x4         | LUT            | 
|Correlacion | rom__132   | 256x4         | LUT            | 
|Correlacion | rom__133   | 256x4         | LUT            | 
|Correlacion | rom__134   | 256x4         | LUT            | 
|Correlacion | rom__135   | 256x4         | LUT            | 
|Correlacion | rom__136   | 256x4         | LUT            | 
|Correlacion | rom__137   | 256x4         | LUT            | 
|Correlacion | rom__138   | 256x4         | LUT            | 
|Correlacion | rom__139   | 256x4         | LUT            | 
|Correlacion | rom__140   | 256x4         | LUT            | 
|Correlacion | rom__141   | 256x4         | LUT            | 
|Correlacion | rom__142   | 256x4         | LUT            | 
|Correlacion | rom__143   | 256x4         | LUT            | 
|Correlacion | rom__144   | 256x4         | LUT            | 
|Correlacion | rom__145   | 256x4         | LUT            | 
|Correlacion | rom__146   | 256x4         | LUT            | 
|Correlacion | rom__147   | 256x4         | LUT            | 
|Correlacion | rom__148   | 256x4         | LUT            | 
|Correlacion | rom__149   | 256x4         | LUT            | 
|Correlacion | rom__150   | 256x4         | LUT            | 
|Correlacion | rom__151   | 256x4         | LUT            | 
|Correlacion | rom__152   | 256x4         | LUT            | 
|Correlacion | rom__153   | 256x4         | LUT            | 
|Correlacion | rom__154   | 256x4         | LUT            | 
|Correlacion | rom__155   | 256x4         | LUT            | 
|Correlacion | rom__156   | 256x4         | LUT            | 
|Correlacion | rom__157   | 256x4         | LUT            | 
|Correlacion | rom__158   | 256x4         | LUT            | 
|Correlacion | rom__159   | 256x4         | LUT            | 
|Correlacion | rom__160   | 256x4         | LUT            | 
|Correlacion | rom__161   | 256x4         | LUT            | 
|Correlacion | rom__162   | 256x4         | LUT            | 
|Correlacion | rom__163   | 256x4         | LUT            | 
|Correlacion | rom__164   | 256x4         | LUT            | 
|Correlacion | rom__165   | 256x4         | LUT            | 
|Correlacion | rom__166   | 256x4         | LUT            | 
|Correlacion | rom__167   | 256x4         | LUT            | 
|Correlacion | rom__168   | 256x4         | LUT            | 
|Correlacion | rom__169   | 256x4         | LUT            | 
|Correlacion | rom__170   | 256x4         | LUT            | 
|Correlacion | rom__171   | 256x4         | LUT            | 
|Correlacion | rom__172   | 256x4         | LUT            | 
|Correlacion | rom__173   | 256x4         | LUT            | 
|Correlacion | rom__174   | 256x4         | LUT            | 
|Correlacion | rom__175   | 256x4         | LUT            | 
|Correlacion | rom__176   | 256x4         | LUT            | 
|Correlacion | rom__177   | 256x4         | LUT            | 
|Correlacion | rom__178   | 256x4         | LUT            | 
|Correlacion | rom__179   | 256x4         | LUT            | 
|Correlacion | rom__180   | 256x4         | LUT            | 
|Correlacion | rom__181   | 256x4         | LUT            | 
|Correlacion | rom__182   | 256x4         | LUT            | 
|Correlacion | rom__183   | 256x4         | LUT            | 
|Correlacion | rom__184   | 256x4         | LUT            | 
|Correlacion | rom__185   | 256x4         | LUT            | 
|Correlacion | rom__186   | 256x4         | LUT            | 
|Correlacion | rom__187   | 256x4         | LUT            | 
|Correlacion | rom__188   | 256x4         | LUT            | 
|Correlacion | rom__189   | 256x4         | LUT            | 
|Correlacion | rom__190   | 256x4         | LUT            | 
|Correlacion | rom__191   | 256x4         | LUT            | 
|Correlacion | rom__192   | 256x4         | LUT            | 
|Correlacion | rom__193   | 256x4         | LUT            | 
|Correlacion | rom__194   | 256x4         | LUT            | 
|Correlacion | rom__195   | 256x4         | LUT            | 
|Correlacion | rom__196   | 256x4         | LUT            | 
|Correlacion | rom__197   | 256x4         | LUT            | 
|Correlacion | rom__198   | 256x4         | LUT            | 
|Correlacion | rom__199   | 256x4         | LUT            | 
|Correlacion | rom__200   | 256x4         | LUT            | 
|Correlacion | rom__201   | 256x4         | LUT            | 
|Correlacion | rom__202   | 256x4         | LUT            | 
|Correlacion | rom__203   | 256x4         | LUT            | 
|Correlacion | rom__204   | 256x4         | LUT            | 
|Correlacion | rom__205   | 256x4         | LUT            | 
|Correlacion | rom__206   | 256x4         | LUT            | 
|Correlacion | rom__207   | 256x4         | LUT            | 
|Correlacion | rom__208   | 256x4         | LUT            | 
|Correlacion | rom__209   | 256x4         | LUT            | 
|Correlacion | rom__210   | 256x4         | LUT            | 
|Correlacion | rom__211   | 256x4         | LUT            | 
|Correlacion | rom__212   | 256x4         | LUT            | 
|Correlacion | rom__213   | 256x4         | LUT            | 
|Correlacion | rom__214   | 256x4         | LUT            | 
|Correlacion | rom__215   | 256x4         | LUT            | 
|Correlacion | rom__216   | 256x4         | LUT            | 
|Correlacion | rom__217   | 256x4         | LUT            | 
|Correlacion | rom__218   | 256x4         | LUT            | 
|Correlacion | rom__219   | 256x4         | LUT            | 
|Correlacion | rom__220   | 256x4         | LUT            | 
|Correlacion | rom__221   | 256x4         | LUT            | 
|Correlacion | rom__222   | 256x4         | LUT            | 
|Correlacion | rom__223   | 256x4         | LUT            | 
|Correlacion | rom__224   | 256x4         | LUT            | 
|Correlacion | rom__225   | 256x4         | LUT            | 
|Correlacion | rom__226   | 256x4         | LUT            | 
|Correlacion | rom__227   | 256x4         | LUT            | 
|Correlacion | rom__228   | 256x4         | LUT            | 
|Correlacion | rom__229   | 256x4         | LUT            | 
|Correlacion | rom__230   | 256x4         | LUT            | 
|Correlacion | rom__231   | 256x4         | LUT            | 
|Correlacion | rom__232   | 256x4         | LUT            | 
|Correlacion | rom__233   | 256x4         | LUT            | 
|Correlacion | rom__234   | 256x4         | LUT            | 
|Correlacion | rom__235   | 256x4         | LUT            | 
|Correlacion | rom__236   | 256x4         | LUT            | 
|Correlacion | rom__237   | 256x4         | LUT            | 
|Correlacion | rom__238   | 256x4         | LUT            | 
|Correlacion | rom__239   | 256x4         | LUT            | 
|Correlacion | rom__240   | 256x4         | LUT            | 
|Correlacion | rom__241   | 256x4         | LUT            | 
|Correlacion | rom__242   | 256x4         | LUT            | 
|Correlacion | rom__243   | 256x4         | LUT            | 
|Correlacion | rom__244   | 256x4         | LUT            | 
|Correlacion | rom__245   | 256x4         | LUT            | 
|Correlacion | rom__246   | 256x4         | LUT            | 
|Correlacion | rom__247   | 256x4         | LUT            | 
|Correlacion | rom__248   | 256x4         | LUT            | 
|Correlacion | rom__249   | 256x4         | LUT            | 
|Correlacion | rom__250   | 256x4         | LUT            | 
|Correlacion | rom__251   | 256x4         | LUT            | 
|Correlacion | rom__252   | 256x4         | LUT            | 
|Correlacion | rom__253   | 256x4         | LUT            | 
|Correlacion | rom__254   | 256x4         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 146 ; free virtual = 5142
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 146 ; free virtual = 5142

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 146 ; free virtual = 5142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 143 ; free virtual = 5142
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 143 ; free virtual = 5142

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 143 ; free virtual = 5142
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 140 ; free virtual = 5140
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 140 ; free virtual = 5140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 141 ; free virtual = 5141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 141 ; free virtual = 5141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 141 ; free virtual = 5141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 141 ; free virtual = 5141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Correlacion | RPatron/Data_Out_reg[1023]   | 3073   | 1     | YES          | NO                 | NO                | 0      | 96      | 
|Correlacion | RMuestra/Data_Out_reg[1023]  | 3073   | 1     | YES          | NO                 | NO                | 0      | 96      | 
|Correlacion | RPatron/Data_Out_reg_r_3070  | 3072   | 1     | YES          | NO                 | NO                | 0      | 96      | 
|Correlacion | RMuestra/Data_Out_reg_r_6141 | 3072   | 1     | YES          | NO                 | NO                | 0      | 96      | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     3|
|3     |LUT1    |     4|
|4     |LUT2    |   905|
|5     |LUT3    |   303|
|6     |LUT4    |   256|
|7     |LUT5    |   652|
|8     |LUT6    |  1316|
|9     |SRLC32E |   384|
|10    |FDCE    |     3|
|11    |FDRE    |  8228|
|12    |IBUF    |     4|
|13    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    | 12071|
|2     |  CBits           |BitsCounter         |    11|
|3     |  ContadorBandera |FlagCounter         |    10|
|4     |  ContadorPatron  |Pattern_Counter     |    26|
|5     |  Control         |Maquina_Estados     |     9|
|6     |  FFA             |FF_JK               |     1|
|7     |  FFB             |FF_JK_0             |     1|
|8     |  RMuestra        |Signal_Register     |  4292|
|9     |  RPatron         |Signal_Register_1   |  7687|
|10    |  Resultado       |RegistroCorrelacion |    11|
|11    |  Sum             |Sumatoria           |     6|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 141 ; free virtual = 5141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1350.285 ; gain = 377.473 ; free physical = 141 ; free virtual = 5141
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1350.285 ; gain = 503.195 ; free physical = 141 ; free virtual = 5141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1374.297 ; gain = 455.875 ; free physical = 127 ; free virtual = 5141
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1406.312 ; gain = 0.000 ; free physical = 136 ; free virtual = 5152
INFO: [Common 17-206] Exiting Vivado at Fri Aug 26 16:12:57 2016...
