.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH checkWhatIfTiming  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBcheckWhatIfTiming\fR \-  Checks that at least one timing arc is defined for every port of a blackbox or blackblob
.SH Syntax  \fBcheckWhatIfTiming\fR  <blackBoxCellName>  [-outfile <fileName>] 
.P Checks that at least one timing arc is defined for every port of a blackbox or blackblob. You use this command to output the status of the timing arcs for all ports to complete the blackbox or blackblob timing arc specifications for the remaining ports.
.P You can use this command after the module definition of the blackbox or the blackblob is available with the I/O's in the Verilog netlist. 
.SH Parameters    "\fB<blackBoxCellName>\fR" Specifies the name of the blackbox or blackblob cell.  "\fB-outfile <fileName>\fR" Specifies the name of the file to save the information. 
.SH Related Information
.RS  "*" 2 What-If Timing Analysis chapter in the Innovus User Guide
.RE
.RS
.RS  "*" 2 PerformingWhat-IfTimingAnalysis
.RE 
.RE
.RS
.RS  "*" 2 UsingtheWhat-IfTimingCommands
.RE 
.RE
