{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621990218566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621990218572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:50:18 2021 " "Processing started: Tue May 25 19:50:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621990218572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621990218572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_NN -c NN_AND " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_NN -c NN_AND" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621990218572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621990219122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621990219122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "modules/sigmoid.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621990227522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621990227522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/nn_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/nn_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NN_AND " "Found entity 1: NN_AND" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621990227527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621990227527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "modules/neuron.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/neuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621990227531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621990227531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NN_AND " "Elaborating entity \"NN_AND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621990227579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:n0 " "Elaborating entity \"neuron\" for hierarchy \"neuron:n0\"" {  } { { "modules/NN_AND.sv" "n0" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621990227606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid sigmoid:s0 " "Elaborating entity \"sigmoid\" for hierarchy \"sigmoid:s0\"" {  } { { "modules/NN_AND.sv" "s0" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621990227614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out VCC " "Pin \"out\" is stuck at VCC" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621990228010 "|NN_AND|out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621990228010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621990228223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621990228223 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1 " "No output dependent on input pin \"x1\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|x1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[7\] " "No output dependent on input pin \"w1\[7\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[6\] " "No output dependent on input pin \"w1\[6\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[5\] " "No output dependent on input pin \"w1\[5\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[4\] " "No output dependent on input pin \"w1\[4\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[3\] " "No output dependent on input pin \"w1\[3\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[2\] " "No output dependent on input pin \"w1\[2\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[1\] " "No output dependent on input pin \"w1\[1\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w1\[0\] " "No output dependent on input pin \"w1\[0\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x0 " "No output dependent on input pin \"x0\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|x0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[7\] " "No output dependent on input pin \"w0\[7\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[6\] " "No output dependent on input pin \"w0\[6\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[5\] " "No output dependent on input pin \"w0\[5\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[4\] " "No output dependent on input pin \"w0\[4\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[3\] " "No output dependent on input pin \"w0\[3\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[2\] " "No output dependent on input pin \"w0\[2\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[1\] " "No output dependent on input pin \"w0\[1\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w0\[0\] " "No output dependent on input pin \"w0\[0\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|w0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[0\] " "No output dependent on input pin \"bias\[0\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[1\] " "No output dependent on input pin \"bias\[1\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[2\] " "No output dependent on input pin \"bias\[2\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[3\] " "No output dependent on input pin \"bias\[3\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[4\] " "No output dependent on input pin \"bias\[4\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[5\] " "No output dependent on input pin \"bias\[5\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[6\] " "No output dependent on input pin \"bias\[6\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bias\[7\] " "No output dependent on input pin \"bias\[7\]\"" {  } { { "modules/NN_AND.sv" "" { Text "C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/NN_AND.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621990228349 "|NN_AND|bias[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621990228349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621990228351 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621990228351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621990228351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621990228366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 19:50:28 2021 " "Processing ended: Tue May 25 19:50:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621990228366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621990228366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621990228366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621990228366 ""}
