

================================================================
== Vivado HLS Report for 'td_dense'
================================================================
* Date:           Mon Aug 30 20:47:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.268 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      314|      314| 1.570 us | 1.570 us |  314|  314|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      288|      288|        36|          -|          -|     8|    no    |
        | + Loop 1.1  |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2     |       24|       24|         3|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 
22 --> 23 
23 --> 24 
24 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_127_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_127_V_read)"   --->   Operation 25 'read' 'input_127_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_126_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_126_V_read)"   --->   Operation 26 'read' 'input_126_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_125_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_125_V_read)"   --->   Operation 27 'read' 'input_125_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_124_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_124_V_read)"   --->   Operation 28 'read' 'input_124_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_123_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_123_V_read)"   --->   Operation 29 'read' 'input_123_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_122_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_122_V_read)"   --->   Operation 30 'read' 'input_122_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_121_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_121_V_read)"   --->   Operation 31 'read' 'input_121_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_120_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_120_V_read)"   --->   Operation 32 'read' 'input_120_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_119_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_119_V_read)"   --->   Operation 33 'read' 'input_119_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_118_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_118_V_read)"   --->   Operation 34 'read' 'input_118_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_117_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_117_V_read)"   --->   Operation 35 'read' 'input_117_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_116_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_116_V_read)"   --->   Operation 36 'read' 'input_116_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_115_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_115_V_read)"   --->   Operation 37 'read' 'input_115_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_114_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_114_V_read)"   --->   Operation 38 'read' 'input_114_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_113_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_113_V_read)"   --->   Operation 39 'read' 'input_113_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_112_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_112_V_read)"   --->   Operation 40 'read' 'input_112_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_111_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_111_V_read)"   --->   Operation 41 'read' 'input_111_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_110_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_110_V_read)"   --->   Operation 42 'read' 'input_110_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_109_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_109_V_read)"   --->   Operation 43 'read' 'input_109_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_108_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_108_V_read)"   --->   Operation 44 'read' 'input_108_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_107_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_107_V_read)"   --->   Operation 45 'read' 'input_107_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_106_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_106_V_read)"   --->   Operation 46 'read' 'input_106_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_105_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_105_V_read)"   --->   Operation 47 'read' 'input_105_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_104_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_104_V_read)"   --->   Operation 48 'read' 'input_104_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_103_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_103_V_read)"   --->   Operation 49 'read' 'input_103_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_102_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_102_V_read)"   --->   Operation 50 'read' 'input_102_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_101_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_101_V_read)"   --->   Operation 51 'read' 'input_101_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_100_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_100_V_read)"   --->   Operation 52 'read' 'input_100_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_99_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_99_V_read)"   --->   Operation 53 'read' 'input_99_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_98_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_98_V_read)"   --->   Operation 54 'read' 'input_98_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_97_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_97_V_read)"   --->   Operation 55 'read' 'input_97_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%input_96_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_96_V_read)"   --->   Operation 56 'read' 'input_96_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%input_95_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_95_V_read)"   --->   Operation 57 'read' 'input_95_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%input_94_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_94_V_read)"   --->   Operation 58 'read' 'input_94_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%input_93_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_93_V_read)"   --->   Operation 59 'read' 'input_93_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%input_92_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_92_V_read)"   --->   Operation 60 'read' 'input_92_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%input_91_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_91_V_read)"   --->   Operation 61 'read' 'input_91_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_90_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_90_V_read)"   --->   Operation 62 'read' 'input_90_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_89_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_89_V_read)"   --->   Operation 63 'read' 'input_89_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_88_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_88_V_read)"   --->   Operation 64 'read' 'input_88_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%input_87_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_87_V_read)"   --->   Operation 65 'read' 'input_87_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%input_86_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_86_V_read)"   --->   Operation 66 'read' 'input_86_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%input_85_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_85_V_read)"   --->   Operation 67 'read' 'input_85_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_84_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_84_V_read)"   --->   Operation 68 'read' 'input_84_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_83_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_83_V_read)"   --->   Operation 69 'read' 'input_83_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%input_82_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_82_V_read)"   --->   Operation 70 'read' 'input_82_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_81_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_81_V_read)"   --->   Operation 71 'read' 'input_81_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_80_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_80_V_read)"   --->   Operation 72 'read' 'input_80_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%input_79_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_79_V_read)"   --->   Operation 73 'read' 'input_79_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_78_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_78_V_read)"   --->   Operation 74 'read' 'input_78_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%input_77_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_77_V_read)"   --->   Operation 75 'read' 'input_77_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_76_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_76_V_read)"   --->   Operation 76 'read' 'input_76_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%input_75_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_75_V_read)"   --->   Operation 77 'read' 'input_75_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%input_74_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_74_V_read)"   --->   Operation 78 'read' 'input_74_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%input_73_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_73_V_read)"   --->   Operation 79 'read' 'input_73_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%input_72_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_72_V_read)"   --->   Operation 80 'read' 'input_72_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%input_71_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_71_V_read)"   --->   Operation 81 'read' 'input_71_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_70_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_70_V_read)"   --->   Operation 82 'read' 'input_70_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_69_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_69_V_read)"   --->   Operation 83 'read' 'input_69_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%input_68_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_68_V_read)"   --->   Operation 84 'read' 'input_68_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_67_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_67_V_read)"   --->   Operation 85 'read' 'input_67_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_66_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_66_V_read)"   --->   Operation 86 'read' 'input_66_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%input_65_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_65_V_read)"   --->   Operation 87 'read' 'input_65_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%input_64_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_64_V_read)"   --->   Operation 88 'read' 'input_64_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%input_63_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_63_V_read)"   --->   Operation 89 'read' 'input_63_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%input_62_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_62_V_read)"   --->   Operation 90 'read' 'input_62_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%input_61_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_61_V_read)"   --->   Operation 91 'read' 'input_61_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%input_60_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_60_V_read)"   --->   Operation 92 'read' 'input_60_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%input_59_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_59_V_read)"   --->   Operation 93 'read' 'input_59_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%input_58_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_58_V_read)"   --->   Operation 94 'read' 'input_58_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%input_57_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_57_V_read)"   --->   Operation 95 'read' 'input_57_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%input_56_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_56_V_read)"   --->   Operation 96 'read' 'input_56_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%input_55_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_55_V_read)"   --->   Operation 97 'read' 'input_55_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%input_54_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_54_V_read)"   --->   Operation 98 'read' 'input_54_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%input_53_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_53_V_read)"   --->   Operation 99 'read' 'input_53_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%input_52_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_52_V_read)"   --->   Operation 100 'read' 'input_52_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%input_51_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_51_V_read)"   --->   Operation 101 'read' 'input_51_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%input_50_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_50_V_read)"   --->   Operation 102 'read' 'input_50_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%input_49_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_49_V_read)"   --->   Operation 103 'read' 'input_49_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_48_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_48_V_read)"   --->   Operation 104 'read' 'input_48_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_47_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_47_V_read)"   --->   Operation 105 'read' 'input_47_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%input_46_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_46_V_read)"   --->   Operation 106 'read' 'input_46_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%input_45_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_45_V_read)"   --->   Operation 107 'read' 'input_45_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%input_44_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_44_V_read)"   --->   Operation 108 'read' 'input_44_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%input_43_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_43_V_read)"   --->   Operation 109 'read' 'input_43_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%input_42_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_42_V_read)"   --->   Operation 110 'read' 'input_42_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%input_41_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_41_V_read)"   --->   Operation 111 'read' 'input_41_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%input_40_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_40_V_read)"   --->   Operation 112 'read' 'input_40_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%input_39_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_39_V_read)"   --->   Operation 113 'read' 'input_39_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%input_38_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_38_V_read)"   --->   Operation 114 'read' 'input_38_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%input_37_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_37_V_read)"   --->   Operation 115 'read' 'input_37_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%input_36_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_36_V_read)"   --->   Operation 116 'read' 'input_36_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%input_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_35_V_read)"   --->   Operation 117 'read' 'input_35_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%input_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_34_V_read)"   --->   Operation 118 'read' 'input_34_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%input_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_33_V_read)"   --->   Operation 119 'read' 'input_33_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%input_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_32_V_read)"   --->   Operation 120 'read' 'input_32_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%input_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_31_V_read)"   --->   Operation 121 'read' 'input_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%input_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_30_V_read)"   --->   Operation 122 'read' 'input_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%input_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_29_V_read)"   --->   Operation 123 'read' 'input_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%input_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_28_V_read)"   --->   Operation 124 'read' 'input_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%input_27_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_27_V_read)"   --->   Operation 125 'read' 'input_27_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%input_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_26_V_read)"   --->   Operation 126 'read' 'input_26_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%input_25_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_25_V_read)"   --->   Operation 127 'read' 'input_25_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%input_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_24_V_read)"   --->   Operation 128 'read' 'input_24_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%input_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_23_V_read)"   --->   Operation 129 'read' 'input_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%input_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_22_V_read)"   --->   Operation 130 'read' 'input_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%input_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_21_V_read)"   --->   Operation 131 'read' 'input_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%input_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_20_V_read)"   --->   Operation 132 'read' 'input_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%input_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_19_V_read)"   --->   Operation 133 'read' 'input_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%input_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_18_V_read)"   --->   Operation 134 'read' 'input_18_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%input_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_17_V_read)"   --->   Operation 135 'read' 'input_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%input_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_16_V_read)"   --->   Operation 136 'read' 'input_16_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%input_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_15_V_read)"   --->   Operation 137 'read' 'input_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%input_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_14_V_read)"   --->   Operation 138 'read' 'input_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%input_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_13_V_read)"   --->   Operation 139 'read' 'input_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%input_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_12_V_read)"   --->   Operation 140 'read' 'input_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%input_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_11_V_read)"   --->   Operation 141 'read' 'input_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%input_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_10_V_read)"   --->   Operation 142 'read' 'input_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%input_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_9_V_read)"   --->   Operation 143 'read' 'input_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%input_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_8_V_read)"   --->   Operation 144 'read' 'input_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%input_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_7_V_read)"   --->   Operation 145 'read' 'input_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%input_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_6_V_read)"   --->   Operation 146 'read' 'input_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%input_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_5_V_read)"   --->   Operation 147 'read' 'input_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%input_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_4_V_read)"   --->   Operation 148 'read' 'input_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%input_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_3_V_read)"   --->   Operation 149 'read' 'input_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%input_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_2_V_read)"   --->   Operation 150 'read' 'input_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%input_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_1_V_read)"   --->   Operation 151 'read' 'input_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%input_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_0_V_read)"   --->   Operation 152 'read' 'input_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%acc_V = alloca [8 x i11], align 2" [firmware/nnet_utils/nnet_time_distributed_dense.h:33]   --->   Operation 153 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%dense_input_V = alloca [16 x i16], align 2" [firmware/nnet_utils/nnet_time_distributed_dense.h:37]   --->   Operation 154 'alloca' 'dense_input_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_1 : Operation 155 [1/1] (0.83ns)   --->   "br label %.preheader24" [firmware/nnet_utils/nnet_time_distributed_dense.h:35]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%index = phi i4 [ 0, %.preheader24.preheader ], [ %ii, %.critedge ]"   --->   Operation 156 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.90ns)   --->   "%icmp_ln35 = icmp eq i4 %index, -8" [firmware/nnet_utils/nnet_time_distributed_dense.h:35]   --->   Operation 157 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 158 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.94ns)   --->   "%ii = add i4 %index, 1" [firmware/nnet_utils/nnet_time_distributed_dense.h:35]   --->   Operation 159 'add' 'ii' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.preheader.preheader, label %.preheader23.preheader" [firmware/nnet_utils/nnet_time_distributed_dense.h:35]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %index to i3" [firmware/nnet_utils/nnet_time_distributed_dense.h:40]   --->   Operation 161 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln40, i4 0)" [firmware/nnet_utils/nnet_time_distributed_dense.h:40]   --->   Operation 162 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.83ns)   --->   "br label %.preheader23" [firmware/nnet_utils/nnet_time_distributed_dense.h:39]   --->   Operation 163 'br' <Predicate = (!icmp_ln35)> <Delay = 0.83>
ST_2 : Operation 164 [1/1] (0.83ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_time_distributed_dense.h:58]   --->   Operation 164 'br' <Predicate = (icmp_ln35)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 3.39>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%jj_0 = phi i5 [ %jj, %0 ], [ 0, %.preheader23.preheader ]"   --->   Operation 165 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.87ns)   --->   "%icmp_ln39 = icmp eq i5 %jj_0, -16" [firmware/nnet_utils/nnet_time_distributed_dense.h:39]   --->   Operation 166 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 167 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.03ns)   --->   "%jj = add i5 %jj_0, 1" [firmware/nnet_utils/nnet_time_distributed_dense.h:39]   --->   Operation 168 'add' 'jj' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.critedge, label %0" [firmware/nnet_utils/nnet_time_distributed_dense.h:39]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %jj_0 to i7" [firmware/nnet_utils/nnet_time_distributed_dense.h:40]   --->   Operation 170 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %jj_0 to i64" [firmware/nnet_utils/nnet_time_distributed_dense.h:42]   --->   Operation 171 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.20ns)   --->   "%add_ln203 = add i7 %shl_ln, %zext_ln40" [firmware/nnet_utils/nnet_time_distributed_dense.h:42]   --->   Operation 172 'add' 'add_ln203' <Predicate = (!icmp_ln39)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (1.49ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %input_0_V_read_1, i16 %input_1_V_read_1, i16 %input_2_V_read_1, i16 %input_3_V_read_1, i16 %input_4_V_read_1, i16 %input_5_V_read_1, i16 %input_6_V_read_1, i16 %input_7_V_read_1, i16 %input_8_V_read_1, i16 %input_9_V_read_1, i16 %input_10_V_read_1, i16 %input_11_V_read_1, i16 %input_12_V_read_1, i16 %input_13_V_read_1, i16 %input_14_V_read_1, i16 %input_15_V_read_1, i16 %input_16_V_read_1, i16 %input_17_V_read_1, i16 %input_18_V_read_1, i16 %input_19_V_read_1, i16 %input_20_V_read_1, i16 %input_21_V_read_1, i16 %input_22_V_read_1, i16 %input_23_V_read_1, i16 %input_24_V_read_1, i16 %input_25_V_read_1, i16 %input_26_V_read_1, i16 %input_27_V_read_1, i16 %input_28_V_read_1, i16 %input_29_V_read_1, i16 %input_30_V_read_1, i16 %input_31_V_read_1, i16 %input_32_V_read_1, i16 %input_33_V_read_1, i16 %input_34_V_read_1, i16 %input_35_V_read_1, i16 %input_36_V_read_1, i16 %input_37_V_read_1, i16 %input_38_V_read_1, i16 %input_39_V_read_1, i16 %input_40_V_read_1, i16 %input_41_V_read_1, i16 %input_42_V_read_1, i16 %input_43_V_read_1, i16 %input_44_V_read_1, i16 %input_45_V_read_1, i16 %input_46_V_read_1, i16 %input_47_V_read_1, i16 %input_48_V_read_1, i16 %input_49_V_read_1, i16 %input_50_V_read_1, i16 %input_51_V_read_1, i16 %input_52_V_read_1, i16 %input_53_V_read_1, i16 %input_54_V_read_1, i16 %input_55_V_read_1, i16 %input_56_V_read_1, i16 %input_57_V_read_1, i16 %input_58_V_read_1, i16 %input_59_V_read_1, i16 %input_60_V_read_1, i16 %input_61_V_read_1, i16 %input_62_V_read_1, i16 %input_63_V_read_1, i16 %input_64_V_read_1, i16 %input_65_V_read_1, i16 %input_66_V_read_1, i16 %input_67_V_read_1, i16 %input_68_V_read_1, i16 %input_69_V_read_1, i16 %input_70_V_read_1, i16 %input_71_V_read_1, i16 %input_72_V_read_1, i16 %input_73_V_read_1, i16 %input_74_V_read_1, i16 %input_75_V_read_1, i16 %input_76_V_read_1, i16 %input_77_V_read_1, i16 %input_78_V_read_1, i16 %input_79_V_read_1, i16 %input_80_V_read_1, i16 %input_81_V_read_1, i16 %input_82_V_read_1, i16 %input_83_V_read_1, i16 %input_84_V_read_1, i16 %input_85_V_read_1, i16 %input_86_V_read_1, i16 %input_87_V_read_1, i16 %input_88_V_read_1, i16 %input_89_V_read_1, i16 %input_90_V_read_1, i16 %input_91_V_read_1, i16 %input_92_V_read_1, i16 %input_93_V_read_1, i16 %input_94_V_read_1, i16 %input_95_V_read_1, i16 %input_96_V_read_1, i16 %input_97_V_read_1, i16 %input_98_V_read_1, i16 %input_99_V_read_1, i16 %input_100_V_read_1, i16 %input_101_V_read_1, i16 %input_102_V_read_1, i16 %input_103_V_read_1, i16 %input_104_V_read_1, i16 %input_105_V_read_1, i16 %input_106_V_read_1, i16 %input_107_V_read_1, i16 %input_108_V_read_1, i16 %input_109_V_read_1, i16 %input_110_V_read_1, i16 %input_111_V_read_1, i16 %input_112_V_read_1, i16 %input_113_V_read_1, i16 %input_114_V_read_1, i16 %input_115_V_read_1, i16 %input_116_V_read_1, i16 %input_117_V_read_1, i16 %input_118_V_read_1, i16 %input_119_V_read_1, i16 %input_120_V_read_1, i16 %input_121_V_read_1, i16 %input_122_V_read_1, i16 %input_123_V_read_1, i16 %input_124_V_read_1, i16 %input_125_V_read_1, i16 %input_126_V_read_1, i16 %input_127_V_read_1, i7 %add_ln203)" [firmware/nnet_utils/nnet_time_distributed_dense.h:42]   --->   Operation 173 'mux' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 1.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%dense_input_V_addr = getelementptr [16 x i16]* %dense_input_V, i64 0, i64 %zext_ln42" [firmware/nnet_utils/nnet_time_distributed_dense.h:42]   --->   Operation 174 'getelementptr' 'dense_input_V_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.69ns)   --->   "store i16 %tmp, i16* %dense_input_V_addr, align 2" [firmware/nnet_utils/nnet_time_distributed_dense.h:42]   --->   Operation 175 'store' <Predicate = (!icmp_ln39)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader23" [firmware/nnet_utils/nnet_time_distributed_dense.h:39]   --->   Operation 176 'br' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 177 [10/10] (0.00ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 177 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.26>
ST_10 : Operation 178 [9/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 178 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.26>
ST_11 : Operation 179 [8/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 179 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.26>
ST_12 : Operation 180 [7/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 180 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.26>
ST_13 : Operation 181 [6/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 181 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.26>
ST_14 : Operation 182 [5/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 182 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.26>
ST_15 : Operation 183 [4/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 183 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.26>
ST_16 : Operation 184 [3/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 184 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.26>
ST_17 : Operation 185 [2/10] (4.26ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 185 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.41>
ST_18 : Operation 186 [1/10] (3.41ns)   --->   "%dense_acc_0_V = call fastcc i16 @dense_simple.0.0.2([16 x i16]* %dense_input_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:48]   --->   Operation 186 'call' 'dense_acc_0_V' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.25>
ST_19 : Operation 187 [3/3] (4.25ns)   --->   "%tanh_acc_0_V = call fastcc i11 @tanh(i16 %dense_acc_0_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:49]   --->   Operation 187 'call' 'tanh_acc_0_V' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.25>
ST_20 : Operation 188 [2/3] (4.25ns)   --->   "%tanh_acc_0_V = call fastcc i11 @tanh(i16 %dense_acc_0_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:49]   --->   Operation 188 'call' 'tanh_acc_0_V' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.46>
ST_21 : Operation 189 [1/3] (1.77ns)   --->   "%tanh_acc_0_V = call fastcc i11 @tanh(i16 %dense_acc_0_V)" [firmware/nnet_utils/nnet_time_distributed_dense.h:49]   --->   Operation 189 'call' 'tanh_acc_0_V' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %index to i64" [firmware/nnet_utils/nnet_time_distributed_dense.h:54]   --->   Operation 190 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%acc_V_addr_1 = getelementptr [8 x i11]* %acc_V, i64 0, i64 %zext_ln54" [firmware/nnet_utils/nnet_time_distributed_dense.h:54]   --->   Operation 191 'getelementptr' 'acc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.69ns)   --->   "store i11 %tanh_acc_0_V, i11* %acc_V_addr_1, align 2" [firmware/nnet_utils/nnet_time_distributed_dense.h:54]   --->   Operation 192 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader24" [firmware/nnet_utils/nnet_time_distributed_dense.h:35]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 2> <Delay = 0.94>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%ii6_0 = phi i4 [ %ii_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 194 'phi' 'ii6_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.90ns)   --->   "%icmp_ln58 = icmp eq i4 %ii6_0, -8" [firmware/nnet_utils/nnet_time_distributed_dense.h:58]   --->   Operation 195 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 196 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (0.94ns)   --->   "%ii_1 = add i4 %ii6_0, 1" [firmware/nnet_utils/nnet_time_distributed_dense.h:58]   --->   Operation 197 'add' 'ii_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %3, label %1" [firmware/nnet_utils/nnet_time_distributed_dense.h:58]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %ii6_0 to i64" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 199 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [8 x i11]* %acc_V, i64 0, i64 %zext_ln59" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 200 'getelementptr' 'acc_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 201 [2/2] (0.69ns)   --->   "%acc_V_load = load i11* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 201 'load' 'acc_V_load' <Predicate = (!icmp_ln58)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i4 %ii6_0 to i3" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 202 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_time_distributed_dense.h:61]   --->   Operation 203 'ret' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.87>
ST_23 : Operation 204 [1/2] (0.69ns)   --->   "%acc_V_load = load i11* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 204 'load' 'acc_V_load' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 8> <RAM>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i11 %acc_V_load to i16" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 205 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.87ns)   --->   "switch i3 %trunc_ln203, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 206 'switch' <Predicate = true> <Delay = 0.87>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_6_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 207 'write' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 208 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_5_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 209 'write' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 210 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_4_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 211 'write' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 212 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_3_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 213 'write' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 214 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_2_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 215 'write' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 216 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_1_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 217 'write' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 218 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_0_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 219 'write' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 220 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_7_V, i16 %sext_ln59)" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 221 'write' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_time_distributed_dense.h:59]   --->   Operation 222 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.00>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_time_distributed_dense.h:58]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_time_distributed_dense.h:35) [271]  (0.835 ns)

 <State 2>: 0.946ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_time_distributed_dense.h:35) [271]  (0 ns)
	'add' operation ('ii', firmware/nnet_utils/nnet_time_distributed_dense.h:35) [274]  (0.946 ns)

 <State 3>: 3.39ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_time_distributed_dense.h:39) [281]  (0 ns)
	'add' operation ('add_ln203', firmware/nnet_utils/nnet_time_distributed_dense.h:42) [289]  (1.2 ns)
	'mux' operation ('tmp', firmware/nnet_utils/nnet_time_distributed_dense.h:42) [290]  (1.49 ns)
	'store' operation ('store_ln42', firmware/nnet_utils/nnet_time_distributed_dense.h:42) of variable 'tmp', firmware/nnet_utils/nnet_time_distributed_dense.h:42 on array 'dense_input.V', firmware/nnet_utils/nnet_time_distributed_dense.h:37 [292]  (0.698 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 11>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 12>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 13>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 14>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 15>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 16>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 17>: 4.27ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (4.27 ns)

 <State 18>: 3.42ns
The critical path consists of the following:
	'call' operation ('dense_acc[0].V', firmware/nnet_utils/nnet_time_distributed_dense.h:48) to 'dense_simple.0.0.2' [295]  (3.42 ns)

 <State 19>: 4.26ns
The critical path consists of the following:
	'call' operation ('tanh_acc_0_V', firmware/nnet_utils/nnet_time_distributed_dense.h:49) to 'tanh' [296]  (4.26 ns)

 <State 20>: 4.26ns
The critical path consists of the following:
	'call' operation ('tanh_acc_0_V', firmware/nnet_utils/nnet_time_distributed_dense.h:49) to 'tanh' [296]  (4.26 ns)

 <State 21>: 2.47ns
The critical path consists of the following:
	'call' operation ('tanh_acc_0_V', firmware/nnet_utils/nnet_time_distributed_dense.h:49) to 'tanh' [296]  (1.77 ns)
	'store' operation ('store_ln54', firmware/nnet_utils/nnet_time_distributed_dense.h:54) of variable 'tanh_acc_0_V', firmware/nnet_utils/nnet_time_distributed_dense.h:49 on array 'acc.V', firmware/nnet_utils/nnet_time_distributed_dense.h:33 [299]  (0.698 ns)

 <State 22>: 0.946ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_time_distributed_dense.h:58) [304]  (0 ns)
	'add' operation ('ii', firmware/nnet_utils/nnet_time_distributed_dense.h:58) [307]  (0.946 ns)

 <State 23>: 0.877ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
