Analysis & Synthesis report for DE0_CV_Default
Tue Mar 26 23:07:46 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 26 23:07:46 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE0_CV_Default                              ;
; Top-level Entity Name           ; Ram512                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 128                                         ;
; Total pins                      ; 43                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Ram512             ; DE0_CV_Default     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+---------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                               ; Library ;
+---------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ;         ;
; ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd   ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd   ;         ;
; ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd  ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd  ;         ;
; ../src/rtl/Register16.vhd                         ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd   ;         ;
; ../src/rtl/Register8.vhd                          ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd    ;         ;
; ../src/rtl/Ram512.vhd                             ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd       ;         ;
; ../src/rtl/Ram64.vhd                              ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd        ;         ;
; ../src/rtl/Ram8.vhd                               ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd         ;         ;
; ../src/rtl/FlipFlopD.vhd                          ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd    ;         ;
; ../src/rtl/BinaryDigit.vhd                        ; yes             ; User VHDL File  ; /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd  ;         ;
+---------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 127         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 184         ;
;     -- 7 input functions                    ; 16          ;
;     -- 6 input functions                    ; 16          ;
;     -- 5 input functions                    ; 0           ;
;     -- 4 input functions                    ; 8           ;
;     -- <=3 input functions                  ; 144         ;
;                                             ;             ;
; Dedicated logic registers                   ; 128         ;
;                                             ;             ;
; I/O pins                                    ; 43          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 128         ;
; Total fan-out                               ; 1115        ;
; Average fan-out                             ; 2.80        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Entity Name ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+-------------+--------------+
; |Ram512                           ; 184 (0)             ; 128 (0)                   ; 0                 ; 0          ; 43   ; 0            ; |Ram512                                                                                          ; Ram512      ; work         ;
;    |DMux8Way:DMux|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|DMux8Way:DMux                                                                            ; DMux8Way    ; work         ;
;    |Mux8Way16:Mux|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Mux8Way16:Mux                                                                            ; Mux8Way16   ; work         ;
;    |Ram64:ram0|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0                                                                               ; Ram64       ; work         ;
;       |Ram8:ram0|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;    |Ram64:ram1|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1                                                                               ; Ram64       ; work         ;
;       |Ram8:ram1|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram1|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;    |Ram64:ram2|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2                                                                               ; Ram64       ; work         ;
;       |Ram8:ram2|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram2|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;    |Ram64:ram3|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3                                                                               ; Ram64       ; work         ;
;       |Ram8:ram3|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram3|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;    |Ram64:ram4|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4                                                                               ; Ram64       ; work         ;
;       |Ram8:ram4|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram4|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;    |Ram64:ram5|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5                                                                               ; Ram64       ; work         ;
;       |Ram8:ram5|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram5|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;    |Ram64:ram6|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6                                                                               ; Ram64       ; work         ;
;       |Ram8:ram6|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram6|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;    |Ram64:ram7|                   ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7                                                                               ; Ram64       ; work         ;
;       |Ram8:ram7|                 ; 16 (16)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7                                                                     ; Ram8        ; work         ;
;          |Register16:Reg16|       ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16                                                    ; Register16  ; work         ;
;             |Register8:Register1| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;             |Register8:Register2| ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2                                ; Register8   ; work         ;
;                |BinaryDigit:out1| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out2| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out3| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out4| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out5| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out6| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out7| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd ; FlipFlopD   ; work         ;
;                |BinaryDigit:out8| ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8               ; BinaryDigit ; work         ;
;                   |FlipFlopD:ffd| ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Ram512|Ram64:ram7|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd ; FlipFlopD   ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; Ram64:ram0|Ram8:ram0|OL0[0]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[0]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[0]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[0]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[0]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[0]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[0]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[0]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[1]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[1]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[1]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[1]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[1]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[1]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[1]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[1]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[2]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[2]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[2]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[2]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[2]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[2]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[2]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[2]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[3]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[3]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[3]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[3]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[3]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[3]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[3]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[3]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[4]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[4]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[4]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[4]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[4]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[4]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[4]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[4]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[5]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[5]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[5]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[5]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[5]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[5]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[5]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[5]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[6]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[6]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[6]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[6]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[6]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[6]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[6]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[6]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[7]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[7]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[7]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[7]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[7]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[7]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[7]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[7]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[8]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[8]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[8]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[8]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[8]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[8]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[8]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[8]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[9]                          ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[9]                          ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[9]                          ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[9]                          ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[9]                          ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[9]                          ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[9]                          ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[9]                          ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[10]                         ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[10]                         ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[10]                         ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[10]                         ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[10]                         ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[10]                         ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[10]                         ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[10]                         ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[11]                         ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[11]                         ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[11]                         ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[11]                         ; DMux8Way:DMux|q2    ; yes                    ;
; Ram64:ram4|Ram8:ram4|OL4[11]                         ; DMux8Way:DMux|q4    ; yes                    ;
; Ram64:ram5|Ram8:ram5|OL5[11]                         ; DMux8Way:DMux|q5    ; yes                    ;
; Ram64:ram6|Ram8:ram6|OL6[11]                         ; DMux8Way:DMux|q6    ; yes                    ;
; Ram64:ram7|Ram8:ram7|OL7[11]                         ; DMux8Way:DMux|q7    ; yes                    ;
; Ram64:ram0|Ram8:ram0|OL0[12]                         ; DMux8Way:DMux|q0    ; yes                    ;
; Ram64:ram1|Ram8:ram1|OL1[12]                         ; DMux8Way:DMux|q1    ; yes                    ;
; Ram64:ram3|Ram8:ram3|OL3[12]                         ; DMux8Way:DMux|q3    ; yes                    ;
; Ram64:ram2|Ram8:ram2|OL2[12]                         ; DMux8Way:DMux|q2    ; yes                    ;
; Number of user-specified and inferred latches = 128  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                              ; Reason for Removal                          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram2|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram0|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram1|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out1|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out2|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out3|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out4|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out5|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out6|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out7|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram4|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram5|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram6|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram7|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register2|BinaryDigit:out8|FlipFlopD:ffd|q ; Stuck at GND due to stuck port clock_enable ;
; Ram64:ram3|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram3|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram3|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram1|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram4|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram5|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram6|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram2|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram3|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram4|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram5|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram7|Ram8:ram6|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Ram64:ram2|Ram8:ram1|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd|q ; Lost fanout                                 ;
; Total Number of Removed Registers = 896                                                    ;                                             ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 512:1              ; 16 bits   ; 5456 LEs      ; 5456 LEs             ; 0 LEs                  ; No         ; |Ram512|Mux8Way16:Mux|Mux15 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd" ;
+--------+-------+----------+------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------+
; clear  ; Input ; Info     ; Stuck at GND                                                                             ;
; preset ; Input ; Info     ; Stuck at GND                                                                             ;
+--------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 128                         ;
;     ENA               ; 128                         ;
; arriav_lcell_comb     ; 184                         ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 168                         ;
;         3 data inputs ; 144                         ;
;         4 data inputs ; 8                           ;
;         6 data inputs ; 16                          ;
; boundary_port         ; 43                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 26 23:07:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd
    Info (12022): Found design unit 1: PC-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 16
    Info (12023): Found entity 1: PC File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd
    Info (12022): Found design unit 1: Or16-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 11
    Info (12023): Found entity 1: Or16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd
    Info (12022): Found design unit 1: Or8Way-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 17
    Info (12023): Found entity 1: Or8Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd
    Info (12022): Found design unit 1: Not16-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 10
    Info (12023): Found entity 1: Not16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd
    Info (12022): Found design unit 1: Nor8Way-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 17
    Info (12023): Found entity 1: Nor8Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd
    Info (12022): Found design unit 1: nand_z01-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 12
    Info (12023): Found entity 1: nand_z01 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd
    Info (12022): Found design unit 1: Mux16-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 12
    Info (12023): Found entity 1: Mux16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd
    Info (12022): Found design unit 1: Mux8Way16-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd
    Info (12022): Found design unit 1: Mux8Way-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd
    Info (12022): Found design unit 1: Mux4Way16-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 14
    Info (12023): Found entity 1: Mux4Way16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd
    Info (12022): Found design unit 1: Mux4Way-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 14
    Info (12023): Found entity 1: Mux4Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd
    Info (12022): Found design unit 1: Mux2Way-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 12
    Info (12023): Found entity 1: Mux2Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 4
Warning (12019): Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd
    Info (12022): Found design unit 1: DMux8Way-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 18
    Info (12023): Found entity 1: DMux8Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd
    Info (12022): Found design unit 1: DMux4Way-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 14
    Info (12023): Found entity 1: DMux4Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
    Info (12022): Found design unit 1: DMux2Way-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 12
    Info (12023): Found entity 1: DMux2Way File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd
    Info (12022): Found design unit 1: BarrelShifter16-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 12
    Info (12023): Found entity 1: BarrelShifter16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 4
Warning (12019): Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd
    Info (12022): Found design unit 1: And16-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 11
    Info (12023): Found entity 1: And16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd
    Info (12022): Found design unit 1: zerador16-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 13
    Info (12023): Found entity 1: zerador16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd
    Info (12022): Found design unit 1: inversor16-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 16
    Info (12023): Found entity 1: inversor16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd
    Info (12022): Found design unit 1: Inc16-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 13
    Info (12023): Found entity 1: Inc16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd
    Info (12022): Found design unit 1: HalfAdder-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 11
    Info (12023): Found entity 1: HalfAdder File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd
    Info (12022): Found design unit 1: FullAdder-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 17
    Info (12023): Found entity 1: FullAdder File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd
    Info (12022): Found design unit 1: comparador16-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 16
    Info (12023): Found entity 1: comparador16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd
    Info (12022): Found design unit 1: alu-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 20
    Info (12023): Found entity 1: ALU File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd
    Info (12022): Found design unit 1: Add16-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 14
    Info (12023): Found entity 1: Add16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd
    Info (12022): Found design unit 1: Register64-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 18
    Info (12023): Found entity 1: Register64 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd
    Info (12022): Found design unit 1: Register32-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 17
    Info (12023): Found entity 1: Register32 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd
    Info (12022): Found design unit 1: Register16-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 18
    Info (12023): Found entity 1: Register16 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd
    Info (12022): Found design unit 1: Register8-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 17
    Info (12023): Found entity 1: Register8 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd
    Info (12022): Found design unit 1: Ram512-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 18
    Info (12023): Found entity 1: Ram512 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd
    Info (12022): Found design unit 1: Ram64-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 18
    Info (12023): Found entity 1: Ram64 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd
    Info (12022): Found design unit 1: ram8-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 15
    Info (12023): Found entity 1: Ram8 File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd
    Info (12022): Found design unit 1: Ram4k-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 19
    Info (12023): Found entity 1: Ram4K File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd
    Info (12022): Found design unit 1: FlipFlopD-arch File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 14
    Info (12023): Found entity 1: FlipFlopD File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd
    Info (12022): Found design unit 1: BinaryDigit-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 17
    Info (12023): Found entity 1: BinaryDigit File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/TopLevel.vhd
    Info (12022): Found design unit 1: TopLevel-rtl File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 31
    Info (12023): Found entity 1: TopLevel File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/TopLevel.vhd Line: 20
Info (12127): Elaborating entity "Ram512" for the top level hierarchy
Info (12128): Elaborating entity "DMux8Way" for hierarchy "DMux8Way:DMux" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 69
Info (12128): Elaborating entity "Ram64" for hierarchy "Ram64:ram0" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 71
Info (12128): Elaborating entity "Ram8" for hierarchy "Ram64:ram0|Ram8:ram0" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 71
Info (10041): Inferred latch for "OL7[0]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[1]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[2]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[3]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[4]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[5]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[6]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[7]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[8]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[9]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[10]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[11]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[12]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[13]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[14]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL7[15]" at Ram8.vhd(71) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Info (10041): Inferred latch for "OL6[0]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[1]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[2]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[3]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[4]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[5]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[6]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[7]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[8]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[9]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[10]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[11]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[12]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[13]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[14]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL6[15]" at Ram8.vhd(70) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Info (10041): Inferred latch for "OL5[0]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[1]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[2]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[3]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[4]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[5]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[6]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[7]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[8]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[9]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[10]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[11]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[12]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[13]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[14]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL5[15]" at Ram8.vhd(69) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Info (10041): Inferred latch for "OL4[0]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[1]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[2]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[3]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[4]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[5]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[6]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[7]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[8]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[9]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[10]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[11]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[12]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[13]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[14]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL4[15]" at Ram8.vhd(68) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Info (10041): Inferred latch for "OL3[0]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[1]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[2]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[3]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[4]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[5]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[6]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[7]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[8]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[9]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[10]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[11]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[12]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[13]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[14]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL3[15]" at Ram8.vhd(67) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Info (10041): Inferred latch for "OL2[0]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[1]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[2]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[3]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[4]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[5]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[6]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[7]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[8]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[9]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[10]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[11]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[12]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[13]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[14]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL2[15]" at Ram8.vhd(66) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Info (10041): Inferred latch for "OL1[0]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[1]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[2]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[3]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[4]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[5]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[6]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[7]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[8]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[9]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[10]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[11]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[12]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[13]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[14]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL1[15]" at Ram8.vhd(65) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Info (10041): Inferred latch for "OL0[0]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[1]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[2]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[3]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[4]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[5]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[6]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[7]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[8]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[9]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[10]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[11]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[12]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[13]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[14]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (10041): Inferred latch for "OL0[15]" at Ram8.vhd(64) File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (12128): Elaborating entity "Register16" for hierarchy "Ram64:ram0|Ram8:ram0|Register16:Reg16" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 62
Info (12128): Elaborating entity "Register8" for hierarchy "Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 34
Info (12128): Elaborating entity "BinaryDigit" for hierarchy "Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 34
Info (12128): Elaborating entity "Mux2Way" for hierarchy "Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|Mux2Way:mux" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 42
Info (12128): Elaborating entity "FlipFlopD" for hierarchy "Ram64:ram0|Ram8:ram0|Register16:Reg16|Register8:Register1|BinaryDigit:out1|FlipFlopD:ffd" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 43
Info (12128): Elaborating entity "Mux8Way16" for hierarchy "Ram64:ram0|Ram8:ram0|Mux8Way16:Mux" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 73
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram1|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram2|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram1|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram2|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram3|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram1|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram2|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram3|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram4|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram1|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram2|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram3|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram4|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram5|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram1|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram2|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram3|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram4|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram5|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram6|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram0|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL2[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram1|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL0[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL1[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL3[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL4[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL5[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL6[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL7[0]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL1[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL2[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL3[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL4[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL5[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL6[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL7[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL0[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL1[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL2[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL4[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL5[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL6[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL7[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL0[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL2[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL3[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL4[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL5[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL6[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL7[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL0[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL1[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL2[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL3[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL5[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL6[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL7[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL0[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL1[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL2[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL3[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL4[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL6[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL7[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL0[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL1[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL2[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL3[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL4[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL5[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL7[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL0[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL1[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL2[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL3[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL4[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL5[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL6[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL0[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL1[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL3[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL4[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL5[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL6[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL7[1]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL1[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL2[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL3[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL4[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL5[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL6[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL7[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL0[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL1[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL2[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL4[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL5[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL6[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL7[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL0[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL2[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL3[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL4[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL5[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL6[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL7[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL0[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL1[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL2[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL3[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL5[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL6[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL7[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL0[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL1[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL2[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL3[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL4[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL6[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL7[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL0[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL1[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL2[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL3[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL4[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL5[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL7[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL0[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL1[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL2[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL3[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL4[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL5[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL6[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL0[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL1[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL3[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL4[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL5[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL6[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL7[2]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL1[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL2[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL3[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL4[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL5[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL6[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL7[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL0[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL1[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL2[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL4[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL5[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL6[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL7[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL0[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL2[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL3[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL4[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL5[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL6[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL7[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL0[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL1[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL2[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL3[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL5[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL6[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL7[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL0[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL1[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL2[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL3[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL4[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL6[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL7[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL0[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL1[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL2[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL3[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL4[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL5[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL7[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL0[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL1[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL2[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL3[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL4[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL5[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL6[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL0[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL1[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL3[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL4[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL5[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL6[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL7[3]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL1[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL2[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL3[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL4[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL5[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL6[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL7[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL0[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL1[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL2[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL4[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL5[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL6[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL7[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL0[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL2[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL3[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL4[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL5[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL6[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL7[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL0[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL1[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL2[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL3[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL5[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL6[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL7[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL0[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL1[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL2[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL3[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL4[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL6[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL7[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL0[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL1[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL2[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL3[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL4[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL5[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL7[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL0[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL1[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL2[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL3[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL4[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL5[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL6[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL0[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL1[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL3[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL4[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL5[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL6[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL7[4]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL1[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL2[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL3[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL4[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL5[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL6[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL7[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL0[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL1[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL2[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL4[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL5[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL6[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL7[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL0[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL2[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL3[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL4[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL5[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL6[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL7[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL0[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL1[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL2[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL3[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL5[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL6[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL7[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL0[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL1[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL2[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL3[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL4[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL6[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram5|Ram8:ram5|OL7[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL0[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL1[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL2[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL3[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL4[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL5[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram6|Ram8:ram6|OL7[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL0[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL1[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL2[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL3[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL4[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL5[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram7|Ram8:ram7|OL6[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL0[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL1[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL3[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL4[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL5[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL6[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram2|Ram8:ram2|OL7[5]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL1[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL2[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL3[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL4[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL5[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL6[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram0|Ram8:ram0|OL7[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL0[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL1[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 65
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL2[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL4[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL5[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL6[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram3|Ram8:ram3|OL7[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL0[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL2[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 66
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL3[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 67
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL4[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 68
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL5[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 69
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL6[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 70
Warning (14025): LATCH primitive "Ram64:ram1|Ram8:ram1|OL7[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 71
Warning (14025): LATCH primitive "Ram64:ram4|Ram8:ram4|OL0[6]" is permanently disabled File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 64
Info (286030): Timing-Driven Synthesis is running
Info (17049): 457 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "address[3]" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 13
    Warning (15610): No output dependent on input pin "address[4]" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 13
    Warning (15610): No output dependent on input pin "address[5]" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 13
    Warning (15610): No output dependent on input pin "address[6]" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 13
    Warning (15610): No output dependent on input pin "address[7]" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 13
    Warning (15610): No output dependent on input pin "address[8]" File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 13
Info (21057): Implemented 355 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 312 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 592 warnings
    Info: Peak virtual memory: 1198 megabytes
    Info: Processing ended: Tue Mar 26 23:07:46 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:38


