<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Young_08_CPU_R.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_R_M.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_R_M.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_R_M.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_R_M.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_R_M.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_R_M.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_R_M.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_R_M.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_R_M_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_R_M_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_R_M_Test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_R_M_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_R_M_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_R_M_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_R_M_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DecodingController_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DecodingController_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DecodingController_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultifunctionalALU_32bit_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultifunctionalALU_32bit_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MultifunctionalALU_32bit_M.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultifunctionalALU_32bit_M_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_32x32bit_M.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile_32x32bit_M.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile_32x32bit_M.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_32x32bit_M_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CPU_R_M_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CPU_R_M_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1623815662" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1623815662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623866610" xil_pn:in_ck="-8177343269559187615" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1623866610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_R_M.v"/>
      <outfile xil_pn:name="CPU_R_M_Test.v"/>
      <outfile xil_pn:name="DecodingController_M.v"/>
      <outfile xil_pn:name="Fetch_Inst_M.v"/>
      <outfile xil_pn:name="Inst_ROM_64x32bit_M.v"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M.v"/>
      <outfile xil_pn:name="RegisterFile_32x32bit_M.v"/>
    </transform>
    <transform xil_pn:end_ts="1623863849" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6884020527695957275" xil_pn:start_ts="1623863849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623863849" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6398395779344603065" xil_pn:start_ts="1623863849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623815714" xil_pn:in_ck="2892870336298136601" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2349886175132107262" xil_pn:start_ts="1623815714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Inst_ROM_64x32bit_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Inst_ROM_64x32bit_C.v"/>
    </transform>
    <transform xil_pn:end_ts="1623866614" xil_pn:in_ck="-8177343269559187615" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623866614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_R_M.v"/>
      <outfile xil_pn:name="CPU_R_M_Test.v"/>
      <outfile xil_pn:name="DecodingController_M.v"/>
      <outfile xil_pn:name="Fetch_Inst_M.v"/>
      <outfile xil_pn:name="Inst_ROM_64x32bit_M.v"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M.v"/>
      <outfile xil_pn:name="RegisterFile_32x32bit_M.v"/>
    </transform>
    <transform xil_pn:end_ts="1623866617" xil_pn:in_ck="3177210685861350534" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6977511842211006597" xil_pn:start_ts="1623866614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_R_M_Test_beh.prj"/>
      <outfile xil_pn:name="CPU_R_M_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623908618" xil_pn:in_ck="1052890125219327793" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4845700691629115256" xil_pn:start_ts="1623908618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CPU_R_M_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1624084158" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624084158" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5406057992241872314" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624084158" xil_pn:in_ck="2892870336298136601" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2349886175132107262" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Inst_ROM_64x32bit_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Inst_ROM_64x32bit_C.v"/>
    </transform>
    <transform xil_pn:end_ts="1624084158" xil_pn:in_ck="3231000729290756520" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624084158" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9104095135851548572" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624084158" xil_pn:in_ck="3231000729290756520" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624084158" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8431685902178477900" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624084179" xil_pn:in_ck="5713002124552195742" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8724646852921593855" xil_pn:start_ts="1624084158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_R_M.lso"/>
      <outfile xil_pn:name="CPU_R_M.ngc"/>
      <outfile xil_pn:name="CPU_R_M.ngr"/>
      <outfile xil_pn:name="CPU_R_M.prj"/>
      <outfile xil_pn:name="CPU_R_M.stx"/>
      <outfile xil_pn:name="CPU_R_M.syr"/>
      <outfile xil_pn:name="CPU_R_M.xst"/>
      <outfile xil_pn:name="CPU_R_M_Test_beh.prj"/>
      <outfile xil_pn:name="CPU_R_M_Test_stx_beh.prj"/>
      <outfile xil_pn:name="CPU_R_M_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1624084179" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981219708628551" xil_pn:start_ts="1624084179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624084184" xil_pn:in_ck="3624496748105832274" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="7482557643949839449" xil_pn:start_ts="1624084179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/CPU_R_M_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/CPU_R_M_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
