# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 0.000256 512 5 1010 74112 1.54304 1.77046 52.9059 52.675 108.976 109.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 0.000256 512 5 1010 74304 1.55475 1.77606 64.3209 52.7291 120.463 120.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 0.000256 512 5 1010 74080 1.53814 1.77091 67.3383 52.5003 123.23 123.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 0.000256 512 5 1010 74112 1.53805 1.77357 62.0913 52.5144 118.004 118.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 0.000256 512 5 1010 74200 1.55747 1.77686 63.0413 52.7334 119.193 119.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 0.000256 512 5 1010 74144 1.53859 1.76947 64.374 52.5483 120.315 120.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 0.000256 512 5 1010 74160 1.55443 1.77562 65.3803 52.5805 121.373 121.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 0.000256 512 5 1010 73984 1.5401 1.77152 63.6498 52.4692 119.514 119.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 0.000256 512 5 1010 73728 1.53958 1.76538 63.0023 52.3448 118.734 118.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 0.000256 512 5 1010 73600 1.54198 1.77152 68.4671 52.3678 124.232 124.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 0.000256 512 5 1010 73728 1.54586 1.7704 77.6127 52.5074 133.518 133.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1860 0.000256 512 5 1020 74304 1.5401 1.77085 53.9594 52.5241 109.877 109.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 0.000256 512 5 1020 74320 1.54688 1.77562 54.759 52.5901 110.752 110.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 0.000256 512 5 1020 74208 1.5401 1.76947 54.8818 52.5594 110.836 110.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 0.000256 512 5 1020 74256 1.55331 1.7735 55.407 52.5611 111.379 111.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 0.000256 512 5 1020 74112 1.5463 1.77357 56.9959 52.4498 112.852 112.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 0.000256 512 5 1020 74160 1.55232 1.77558 65.4998 52.5721 121.483 121.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 0.000256 512 5 1020 74080 1.54352 1.77238 64.4002 52.5096 120.309 120.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 0.000256 512 5 1020 74112 1.5392 1.77027 68.3972 52.6632 124.452 124.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 0.000256 512 5 1020 74200 1.56022 1.77766 69.6304 52.5195 125.572 125.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 0.000256 512 5 1020 74144 1.54115 1.77194 68.5213 52.5411 124.462 124.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 0.000256 512 5 1020 74160 1.55347 1.77376 68.4189 52.7544 124.584 124.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 0.000256 512 5 1020 73984 1.54538 1.77088 64.9032 52.6266 120.931 121.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 0.000256 512 5 1020 73728 1.54214 1.76538 71.344 52.3447 127.078 127.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 0.000256 512 5 1020 73600 1.54829 1.76768 76.0928 52.4933 131.989 132.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 0.000256 512 5 1020 73728 1.54282 1.77357 69.6528 52.5622 125.612 125.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 0.000256 512 5 1020 74240 1.53968 1.77152 51.2841 52.5815 107.261 107.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 0.000256 512 5 1020 74240 1.55126 1.77747 57.8163 52.5866 113.813 113.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 0.000256 512 5 1020 74208 1.54419 1.77507 54.5744 52.5683 110.548 110.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 0.000256 512 5 1020 74256 1.55062 1.77766 55.5546 52.5881 111.553 111.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 0.000256 512 5 1020 74112 1.54429 1.76864 54.5364 52.5193 110.454 110.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 0.000256 512 5 1020 74160 1.54848 1.77946 69.8944 52.5887 125.893 125.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 0.000256 512 5 1020 73728 1.53715 1.7688 49.409 52.4351 105.233 105.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 0.000256 512 5 1020 74080 1.53859 1.77254 69.1897 52.501 125.083 125.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 0.000256 512 5 1020 73920 1.53805 1.77309 48.0542 52.4039 103.854 103.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 0.000256 512 5 1020 74112 1.54099 1.77357 63.7959 52.5266 119.719 119.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 0.000256 512 5 1020 73728 1.54419 1.76742 45.159 52.4668 101.018 101.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 0.000256 512 5 1020 74200 1.55702 1.7785 65.4438 52.6938 121.557 121.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 0.000256 512 5 1020 73600 1.54829 1.76982 46.3788 52.31 102.089 102.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 0.000256 512 5 1020 74144 1.5401 1.77264 82.3026 52.4858 138.187 138.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 0.000256 512 5 1020 73472 1.53418 1.76352 52.8391 52.4466 108.664 108.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 0.000256 512 5 1020 74160 1.5495 1.77469 79.8335 52.5792 135.819 135.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 0.000256 512 5 1020 73920 1.53965 1.76954 54.1596 52.6621 110.217 110.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 0.000256 512 5 1020 73984 1.5416 1.77021 77.5233 52.471 133.392 133.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 0.000256 512 5 1020 73728 1.54531 1.7689 52.702 52.6846 108.784 108.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 0.000256 512 5 1020 73728 1.53792 1.76538 68.4442 52.5012 124.332 124.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 0.000256 512 5 1020 73728 1.54538 1.77354 47.5733 52.5994 103.575 103.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 0.000256 512 5 1020 73600 1.54736 1.77002 71.7204 52.3091 127.429 127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 0.000256 512 5 1020 73600 1.54211 1.77274 52.336 52.6319 108.367 108.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 0.000256 512 5 1032 74240 1.54419 1.77334 52.0719 52.562 108.034 108.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 0.000256 512 5 1032 74240 1.55245 1.77562 55.0561 52.581 111.05 111.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 0.000256 512 5 1032 74208 1.54317 1.77357 54.4621 52.7331 110.593 110.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 0.000256 512 5 1032 74112 1.53629 1.77091 36.4011 52.6966 92.4867 92.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 0.000256 512 5 1032 74144 1.55242 1.77562 62.2203 52.7202 118.355 118.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 0.000256 512 5 1032 73920 1.53894 1.76979 41.0813 52.5362 97.0116 97.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 0.000256 512 5 1032 74112 1.54214 1.77152 59.885 52.5155 115.802 115.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 0.000256 512 5 1032 73984 1.54371 1.77187 39.5752 52.6337 95.6108 95.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 0.000256 512 5 1032 74160 1.55642 1.77562 67.6084 52.7464 123.771 123.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 0.000256 512 5 1032 73728 1.53648 1.76912 48.5117 52.5695 104.471 104.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 0.000256 512 5 1032 74080 1.53907 1.77357 64.983 52.5121 120.888 120.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 0.000256 512 5 1032 73920 1.5376 1.76944 46.0351 52.5769 102.002 102.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 0.000256 512 5 1032 74112 1.53805 1.77152 80.0581 52.5312 135.981 136.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 0.000256 512 5 1032 73728 1.53814 1.7711 51.8189 52.2952 107.507 107.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 0.000256 512 5 1032 74000 1.55507 1.77766 80.1608 52.5812 136.156 136.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 0.000256 512 5 1032 73600 1.54726 1.76861 53.8574 52.3579 109.615 109.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 0.000256 512 5 1032 73920 1.54166 1.77357 76.6868 52.5017 132.587 132.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 0.000256 512 5 1032 73472 1.53395 1.7656 51.1921 52.48 107.057 107.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 0.000256 512 5 1032 74160 1.55597 1.77424 72.4299 52.5877 128.43 128.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 0.000256 512 5 1032 73920 1.54086 1.76934 50.658 52.506 106.558 106.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 0.000256 512 5 1032 73984 1.54541 1.76989 70.7327 52.6337 126.765 126.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 0.000256 512 5 1032 73728 1.54454 1.77152 49.5859 52.6804 105.667 105.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 0.000256 512 5 1025 74304 1.54214 1.77146 57.8102 52.5715 113.782 113.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 0.000256 512 5 1025 74240 1.55264 1.77731 52.4636 52.5282 108.408 108.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 0.000256 512 5 1025 74080 1.53997 1.77123 34.4464 52.5089 90.3514 90.4233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 0.000256 512 5 1025 74208 1.54144 1.77469 56.1352 52.5145 112.048 112.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 0.000256 512 5 1025 74112 1.5383 1.77491 37.418 52.5249 93.3366 93.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 0.000256 512 5 1025 74256 1.55475 1.77558 59.4637 52.532 115.409 115.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 0.000256 512 5 1025 74144 1.54419 1.77357 39.2385 52.5419 95.1811 95.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 0.000256 512 5 1025 74112 1.54099 1.77171 60.2204 52.6738 116.29 116.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 0.000256 512 5 1025 73984 1.54419 1.76749 40.4327 52.4074 96.2348 96.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 0.000256 512 5 1025 74160 1.55402 1.77702 68.3271 52.5844 124.325 124.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 0.000256 512 5 1025 73728 1.53958 1.77123 48.2128 52.606 104.214 104.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 0.000256 512 5 1025 74080 1.54144 1.76973 64.7961 52.5081 120.694 120.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 0.000256 512 5 1025 73920 1.5401 1.76762 46.0462 52.4538 101.889 101.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 0.000256 512 5 1025 74112 1.5401 1.7713 78.2111 52.5384 134.146 134.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 0.000256 512 5 1025 73728 1.54131 1.76541 51.6769 52.339 107.403 107.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 0.000256 512 5 1025 74200 1.55939 1.77562 79.0242 52.575 135.014 135.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 0.000256 512 5 1025 73600 1.54605 1.77424 53.8092 52.4916 109.702 109.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 0.000256 512 5 1025 74144 1.54429 1.77027 73.5714 52.6713 129.642 129.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 0.000256 512 5 1025 73472 1.53706 1.76333 49.53 52.2585 105.173 105.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 0.000256 512 5 1025 74160 1.55206 1.77395 71.3832 52.7096 127.501 127.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 0.000256 512 5 1025 73920 1.53942 1.76867 49.9861 52.668 106.045 106.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 0.000256 512 5 1025 73984 1.54026 1.76966 71.9148 52.4171 127.725 127.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 0.000256 512 5 1025 73728 1.54627 1.76947 49.2144 52.5521 105.169 105.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 0.000256 512 5 1024 74240 1.5401 1.7713 51.2014 52.5142 107.111 107.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1860 0.000256 512 5 1024 74112 1.5441 1.7681 33.626 52.4606 89.4813 89.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 0.000256 512 5 1024 74240 1.55238 1.77562 52.8118 52.5731 108.798 108.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 0.000256 512 5 1024 74080 1.53792 1.77062 35.1049 52.4979 90.9961 91.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 0.000256 512 5 1024 74208 1.5385 1.77357 58.5797 52.5022 114.478 114.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 0.000256 512 5 1024 74112 1.5417 1.77094 36.9981 52.701 93.0937 93.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 0.000256 512 5 1024 74144 1.55149 1.77248 55.3083 52.5278 111.243 111.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 0.000256 512 5 1024 73920 1.54176 1.77152 36.1843 52.5509 92.1326 92.2059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 0.000256 512 5 1024 73920 1.55302 1.77232 30.6161 52.7106 86.7381 86.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 0.000256 512 5 1024 74112 1.54624 1.77152 55.8961 52.6411 111.936 112.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 0.000256 512 5 1024 73984 1.54819 1.77152 37.5034 52.4754 93.3825 93.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 0.000256 512 5 1024 73728 1.53757 1.76502 31.2044 52.2872 86.8785 86.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 0.000256 512 5 1024 74160 1.55622 1.77562 79.6085 52.7101 135.736 135.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 0.000256 512 5 1024 73728 1.53565 1.77082 51.3648 52.3965 107.149 107.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 0.000256 512 5 1024 73872 1.5464 1.7728 43.4831 52.6504 99.5334 99.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 0.000256 512 5 1024 74080 1.53776 1.77149 75.3012 52.6648 131.36 131.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 0.000256 512 5 1024 73920 1.53578 1.76531 52.1444 52.61 108.139 108.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 0.000256 512 5 1024 73920 1.53658 1.76918 42.3778 52.4903 98.2574 98.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 0.000256 512 5 1024 74112 1.54214 1.77072 68.5471 52.5301 124.473 124.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 0.000256 512 5 1024 73728 1.54157 1.76589 48.0391 52.3403 103.77 103.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 0.000256 512 5 1024 73728 1.54134 1.77011 42.5993 52.5348 98.5309 98.6045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 0.000256 512 5 1024 74000 1.56093 1.77562 71.9013 52.7322 128.055 128.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 0.000256 512 5 1024 73600 1.54525 1.77274 49.2521 52.3142 104.966 105.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 0.000256 512 5 1024 73200 1.5585 1.77149 42.5897 52.307 98.3067 98.3804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 0.000256 512 5 1024 73920 1.54026 1.77171 67.8489 52.6819 123.926 124.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 0.000256 512 5 1024 73472 1.53475 1.76128 47.8801 52.3214 103.581 103.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 0.000256 512 5 1024 73248 1.5319 1.75952 40.7654 52.2392 96.3827 96.4559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 0.000256 512 5 1024 74160 1.55459 1.77357 69.6607 52.5903 125.663 125.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 0.000256 512 5 1024 73920 1.5401 1.77315 48.7875 52.6649 104.848 104.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 0.000256 512 5 1024 73440 1.55456 1.77626 41.3981 52.5821 97.3947 97.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 0.000256 512 5 1024 73984 1.54214 1.76723 67.1716 52.4749 123.04 123.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 0.000256 512 5 1024 73728 1.54557 1.77043 49.3747 52.5463 105.32 105.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 0.000256 512 5 1024 73728 1.5463 1.76989 41.6031 52.4264 97.4289 97.5065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 0.000256 512 5 1040 74112 1.54419 1.77466 53.5772 52.5771 109.558 109.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1860 0.000256 512 5 1040 73984 1.54624 1.76947 35.6036 52.6766 91.6788 91.7565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 0.000256 512 5 1040 74160 1.55274 1.77648 59.4597 52.745 115.617 115.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 0.000256 512 5 1040 73920 1.5401 1.77152 39.4199 52.4946 95.3115 95.3902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 0.000256 512 5 1040 73920 1.5536 1.77331 33.1509 52.7122 89.2708 89.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 0.000256 512 5 1040 74112 1.5401 1.77376 56.3916 52.5713 112.358 112.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 0.000256 512 5 1040 73920 1.54038 1.77469 36.673 52.6981 92.7694 92.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 0.000256 512 5 1040 73728 1.53952 1.76928 30.8348 52.3936 86.6188 86.6939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 0.000256 512 5 1040 74144 1.5527 1.77645 75.4198 52.7444 131.581 131.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 0.000256 512 5 1040 73920 1.53805 1.77747 48.678 52.5004 104.577 104.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 0.000256 512 5 1040 73920 1.55331 1.77562 41.5538 52.5754 97.5401 97.6138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 0.000256 512 5 1040 73984 1.54624 1.77146 71.501 52.6406 127.547 127.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 0.000256 512 5 1040 73728 1.54214 1.77075 46.5981 52.5964 102.592 102.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 0.000256 512 5 1040 73344 1.54067 1.76742 37.816 52.4881 93.6954 93.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 0.000256 512 5 1040 74016 1.55389 1.77722 73.0891 52.7069 129.211 129.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 0.000256 512 5 1040 73728 1.53811 1.76957 50.907 52.4407 106.738 106.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 0.000256 512 5 1040 73440 1.54854 1.7705 44.4211 52.4868 100.311 100.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 0.000256 512 5 1040 73728 1.53958 1.77117 40.1979 52.664 96.2534 96.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 0.000256 512 5 1040 73920 1.54106 1.7752 72.0266 52.6662 128.094 128.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 0.000256 512 5 1040 73600 1.53606 1.77165 49.5481 52.5755 105.52 105.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 0.000256 512 5 1040 73440 1.5401 1.76899 43.475 52.4493 99.3174 99.3917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 0.000256 512 5 1040 72960 1.54189 1.76173 39.03 52.4667 94.8824 94.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 0.000256 512 5 1040 73920 1.54515 1.77357 69.0752 52.6949 125.175 125.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 0.000256 512 5 1040 73344 1.54032 1.77053 48.1392 52.32 103.857 103.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 0.000256 512 5 1040 73728 1.5401 1.76947 41.3739 52.662 97.428 97.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 0.000256 512 5 1040 72960 1.5463 1.76742 37.6986 52.4769 93.5693 93.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 0.000256 512 5 1040 74000 1.55853 1.77821 70.0115 52.5769 126.008 126.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 0.000256 512 5 1040 73600 1.54454 1.77296 51.3417 52.3512 107.091 107.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 0.000256 512 5 1040 73200 1.56262 1.76976 42.3807 52.3039 98.1023 98.1751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 0.000256 512 5 1040 73600 1.54019 1.768 40.159 52.63 96.1803 96.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 0.000256 512 5 1056 74176 1.53942 1.77152 59.4438 52.5726 115.412 115.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 0.000256 512 5 1056 73984 1.54822 1.76947 37.5951 52.5073 93.5056 93.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1860 0.000256 512 5 1056 73920 1.53421 1.76995 31.2037 52.6643 87.2528 87.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 0.000256 512 5 1056 74160 1.55421 1.77766 56.6441 52.5284 112.588 112.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 0.000256 512 5 1056 73920 1.54211 1.77152 37.0389 52.6304 93.0633 93.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 0.000256 512 5 1056 73920 1.54787 1.77763 30.9084 52.7481 87.0637 87.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 0.000256 512 5 1056 74112 1.5401 1.77405 73.6958 52.7306 129.824 129.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 0.000256 512 5 1056 73920 1.53805 1.76944 47.5544 52.5406 103.489 103.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 0.000256 512 5 1056 73728 1.53888 1.7697 40.4005 52.6022 96.3978 96.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 0.000256 512 5 1056 73344 1.5337 1.76525 34.2549 52.3299 89.9643 90.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 0.000256 512 5 1056 74144 1.5511 1.77357 70.5992 52.7454 126.751 126.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 0.000256 512 5 1056 73920 1.54182 1.77309 46.3663 52.5498 102.314 102.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 0.000256 512 5 1056 73920 1.55238 1.77501 38.5828 52.5749 94.5676 94.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 0.000256 512 5 1056 73472 1.53805 1.76595 34.2483 52.4782 90.1169 90.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 0.000256 512 5 1056 73984 1.54467 1.76784 67.4345 52.5197 123.35 123.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 0.000256 512 5 1056 73728 1.54038 1.76611 45.1194 52.4243 100.932 101.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 0.000256 512 5 1056 73344 1.53658 1.76352 37.2265 52.4664 93.0784 93.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 0.000256 512 5 1056 73728 1.54419 1.77427 33.9374 52.549 89.8874 89.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 0.000256 512 5 1056 74160 1.55136 1.77811 70.2147 52.5774 126.209 126.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 0.000256 512 5 1056 73728 1.53802 1.77766 49.3265 52.3939 105.12 105.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 0.000256 512 5 1056 73872 1.55062 1.76947 42.3604 52.6487 98.4152 98.4871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 0.000256 512 5 1056 73728 1.5416 1.77338 39.9786 52.6939 96.0692 96.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 0.000256 512 5 1056 73920 1.54173 1.77152 69.727 52.5065 125.634 125.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 0.000256 512 5 1056 73600 1.53805 1.76816 49.0741 52.5751 105.038 105.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 0.000256 512 5 1056 73440 1.54048 1.76931 41.6977 52.6645 97.7547 97.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 0.000256 512 5 1056 72960 1.54218 1.76534 38.6089 52.3336 94.3303 94.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 0.000256 512 5 1050 74112 1.54198 1.77274 59.6721 52.5814 115.653 115.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 0.000256 512 5 1050 73984 1.54419 1.77334 39.7657 52.641 95.807 95.8814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1860 0.000256 512 5 1050 73920 1.54205 1.77462 33.0609 52.5325 88.9915 89.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 0.000256 512 5 1050 74080 1.55152 1.77629 56.2972 52.5913 112.297 112.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 0.000256 512 5 1050 73920 1.54214 1.77152 36.9769 52.6304 93.0032 93.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 0.000256 512 5 1050 73920 1.55427 1.77562 31.1697 52.5895 87.1745 87.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 0.000256 512 5 1050 73600 1.53126 1.76538 27.3418 52.4536 83.1763 83.2553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 0.000256 512 5 1050 74016 1.54275 1.77357 72.3818 52.5738 128.354 128.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 0.000256 512 5 1050 73920 1.53453 1.77971 46.9067 52.6651 102.968 103.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 0.000256 512 5 1050 73728 1.53744 1.77152 39.3548 52.5982 95.3477 95.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 0.000256 512 5 1050 73344 1.54016 1.76557 34.1403 52.3477 89.8751 89.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 0.000256 512 5 1050 74032 1.55322 1.7768 68.7845 52.5876 124.785 124.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 0.000256 512 5 1050 73920 1.54048 1.76803 45.7468 52.5488 101.687 101.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 0.000256 512 5 1050 73920 1.5552 1.77562 38.0266 52.59 94.031 94.1058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 0.000256 512 5 1050 73472 1.53808 1.76346 33.5673 52.3224 89.2764 89.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 0.000256 512 5 1050 73984 1.5449 1.76973 67.1219 52.6777 123.198 123.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 0.000256 512 5 1050 73728 1.54371 1.77152 45.2131 52.4733 101.084 101.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 0.000256 512 5 1050 73344 1.54246 1.76554 38.4789 52.4711 94.3417 94.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 0.000256 512 5 1050 73728 1.5415 1.77085 34.2345 52.6915 90.3211 90.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 0.000256 512 5 1050 74016 1.55245 1.77917 72.8759 52.7447 129.039 129.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 0.000256 512 5 1050 73728 1.536 1.77072 50.956 52.4348 106.781 106.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 0.000256 512 5 1050 73440 1.55062 1.77366 43.6499 52.4404 99.498 99.5738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 0.000256 512 5 1050 73728 1.5424 1.77517 40.3822 52.4797 96.2645 96.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 0.000256 512 5 1050 73440 1.55437 1.77712 38.5726 52.7193 94.7068 94.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 0.000256 512 5 1050 73920 1.53981 1.77219 70.052 52.6305 126.077 126.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 0.000256 512 5 1050 73600 1.5408 1.76611 50.1243 52.575 106.089 106.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 0.000256 512 5 1050 73440 1.54339 1.76934 42.1499 52.4364 97.9831 98.0555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 0.000256 512 5 1050 72960 1.54038 1.76742 39.2589 52.468 95.1179 95.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 0.000256 512 5 1050 73600 1.53872 1.76922 40.2405 52.4975 96.1267 96.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 0.000256 512 5 1020 74048 1.54586 1.77552 55.2616 52.5863 111.249 111.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 0.000256 512 5 1020 73856 1.54544 1.76947 36.3197 52.6389 92.3557 92.4307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1860 0.000256 512 5 1020 73920 1.54128 1.76707 30.3424 52.5405 86.2716 86.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1860 0.000256 512 5 1020 73728 1.54672 1.7712 26.5751 52.6188 82.5972 82.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 0.000256 512 5 1020 74080 1.55402 1.77574 71.0939 52.7104 127.215 127.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 0.000256 512 5 1020 73920 1.54259 1.77357 46.3725 52.5157 102.289 102.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 0.000256 512 5 1020 73920 1.55443 1.77488 38.5963 52.5882 94.5968 94.6707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 0.000256 512 5 1020 73600 1.54445 1.76694 33.6364 52.4485 89.4785 89.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 0.000256 512 5 1020 74016 1.54214 1.76624 67.5305 52.7065 123.631 123.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 0.000256 512 5 1020 73920 1.5384 1.77562 44.6149 52.534 100.545 100.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 0.000256 512 5 1020 73728 1.53824 1.76752 37.0276 52.4481 92.8641 92.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 0.000256 512 5 1020 73344 1.5401 1.76451 32.6888 52.466 88.5441 88.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 0.000256 512 5 1020 73440 1.53805 1.77104 28.9597 52.5034 84.8569 84.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 0.000256 512 5 1020 74032 1.55648 1.77549 63.809 52.7442 119.97 120.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 0.000256 512 5 1020 73920 1.53699 1.7697 42.9488 52.701 99.0425 99.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 0.000256 512 5 1020 73920 1.55363 1.77776 36.5191 52.531 92.4692 92.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 0.000256 512 5 1020 73472 1.53779 1.76256 31.8158 52.4464 87.6468 87.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 0.000256 512 5 1020 73360 1.55034 1.78067 28.7009 52.5742 84.6889 84.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 0.000256 512 5 1020 73856 1.54784 1.76947 62.2773 52.5035 118.182 118.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 0.000256 512 5 1020 73728 1.54474 1.76886 42.8728 52.4662 98.7374 98.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 0.000256 512 5 1020 73344 1.53667 1.76 36.0777 52.3453 91.8011 91.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 0.000256 512 5 1020 73728 1.5383 1.77078 32.4978 52.7187 88.6117 88.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 0.000256 512 5 1020 72960 1.54202 1.76742 29.7962 52.286 85.4751 85.5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 0.000256 512 5 1024 74240 1.54214 1.77152 53.5238 52.7393 109.659 109.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 0.000256 512 5 1024 74112 1.5401 1.76947 35.1109 52.6397 91.1444 91.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1860 0.000256 512 5 1024 74112 1.54358 1.77322 29.5296 52.4743 85.4013 85.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1860 0.000256 512 5 1024 73984 1.54461 1.77101 25.9659 52.6393 82.0021 82.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 0.000256 512 5 1024 74240 1.5544 1.77382 68.5124 52.5403 124.464 124.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 0.000256 512 5 1024 74080 1.54029 1.77184 44.5665 52.6315 100.596 100.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 0.000256 512 5 1024 74160 1.55238 1.77334 36.3213 52.578 92.3114 92.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 0.000256 512 5 1024 73920 1.5328 1.76819 32.2867 52.3905 88.0649 88.1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 0.000256 512 5 1024 73600 1.55034 1.77363 28.9043 52.3611 84.6742 84.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 0.000256 512 5 1024 74208 1.54195 1.77357 65.0627 52.7292 121.189 121.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 0.000256 512 5 1024 74112 1.53661 1.77437 43.3731 52.5383 99.3032 99.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 0.000256 512 5 1024 73728 1.53184 1.76947 35.1889 52.4418 91.0152 91.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 0.000256 512 5 1024 73728 1.53888 1.76544 31.3979 52.341 87.1292 87.2038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 0.000256 512 5 1024 73920 1.54147 1.77152 27.5799 52.5088 83.4862 83.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 0.000256 512 5 1024 74144 1.55443 1.77414 61.1032 52.736 117.25 117.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 0.000256 512 5 1024 73920 1.54096 1.77046 40.8316 52.5427 96.7693 96.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 0.000256 512 5 1024 73920 1.5545 1.77334 34.5556 52.7261 90.6921 90.7693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 0.000256 512 5 1024 73472 1.53286 1.76301 30.4431 52.4428 86.2635 86.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 0.000256 512 5 1024 73920 1.55027 1.78032 27.4136 52.528 83.3558 83.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 0.000256 512 5 1024 74112 1.54624 1.76989 61.0092 52.5183 116.93 117.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 0.000256 512 5 1024 73984 1.54438 1.76774 41.6133 52.4584 97.4652 97.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 0.000256 512 5 1024 73728 1.5368 1.76554 34.5435 52.3457 90.2738 90.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 0.000256 512 5 1024 73728 1.536 1.7712 31.1739 52.6825 87.2474 87.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 0.000256 512 5 1024 73600 1.5425 1.77098 29.2054 52.4671 85.0719 85.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 0.000256 512 5 1024 73728 1.54432 1.77152 27.8785 52.5967 83.8743 83.9472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1860 0.000256 512 5 1024 74240 1.54406 1.77309 53.0549 52.5749 109.027 109.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 0.000256 512 5 1024 74240 1.54624 1.76947 58.1208 52.5636 114.086 114.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 0.000256 512 5 1024 74112 1.54982 1.77152 40.0619 52.6395 96.1077 96.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1860 0.000256 512 5 1024 74112 1.54307 1.77136 33.4996 52.666 89.5641 89.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1860 0.000256 512 5 1024 73984 1.54032 1.7689 29.5142 52.6299 85.5336 85.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1860 0.000256 512 5 1024 73920 1.53366 1.76742 27.0303 52.5759 82.9891 83.0626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1860 0.000256 512 5 1024 73728 1.54214 1.76742 25.5248 52.4693 81.3856 81.4613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1860 0.000256 512 5 1024 73472 1.53693 1.76336 23.6769 52.4439 79.5029 79.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1860 0.000256 512 5 1024 73728 1.54115 1.77152 22.5036 52.6804 78.5793 78.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1860 0.000256 512 5 1020 73472 1.536 1.76509 22.3627 52.4442 78.1896 78.2648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1860 0.000256 512 5 1024 73472 1.53581 1.76522 21.7866 52.3237 77.4927 77.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1860 0.000256 512 5 1050 73360 1.55462 1.77197 23.0213 52.5804 79.0104 79.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1860 0.000256 512 5 1056 73920 1.55395 1.77357 22.8304 52.5921 78.829 78.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1860 0.000256 512 5 1024 73984 1.54275 1.76806 25.0819 52.4742 80.9509 81.0267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1860 0.000256 512 5 1024 72960 1.52579 1.7544 35.5389 52.0063 90.9085 90.9824
