{"Babak Falsafi": [0, ["Distributed Logless Atomic Durability with Persistent Memory", ["Siddharth Gupta", "Alexandros Daglis", "Babak Falsafi"], "https://doi.org/10.1145/3352460.3358321", 13, "micro", 2019]], "Franz Franchetti": [0, ["Efficient SpMV Operation for Large and Highly Sparse Matrices using Scalable Multi-way Merge Parallelization", ["Fazle Sadi", "Joe Sweeney", "Tze Meng Low", "James C. Hoe", "Larry T. Pileggi", "Franz Franchetti"], "https://doi.org/10.1145/3352460.3358330", 12, "micro", 2019]], "Tushar Krishna": [0, ["Understanding Reuse, Performance, and Hardware Cost of DNN Dataflow: A Data-Centric Approach", ["Hyoukjun Kwon", "Prasanth Chatarasi", "Michael Pellauer", "Angshuman Parashar", "Vivek Sarkar", "Tushar Krishna"], "https://doi.org/10.1145/3352460.3358252", 15, "micro", 2019], ["SWAP: Synchronized Weaving of Adjacent Packets for Network Deadlock Resolution", ["Mayank Parasar", "Natalie D. Enright Jerger", "Paul V. Gratz", "Joshua San Miguel", "Tushar Krishna"], "https://doi.org/10.1145/3352460.3358255", 13, "micro", 2019]], "Krste Asanovic": [0, ["Simmani: Runtime Power Modeling for Arbitrary RTL with Automatic Signal Selection", ["Donggyu Kim", "Jerry Zhao", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1145/3352460.3358322", 13, "micro", 2019]], "Anand Raghunathan": [0, ["Manna: An Accelerator for Memory-Augmented Neural Networks", ["Jacob R. Stevens", "Ashish Ranjan", "Dipankar Das", "Bharat Kaul", "Anand Raghunathan"], "https://doi.org/10.1145/3352460.3358304", 13, "micro", 2019]], "Daniel Sanchez": [0, ["Leveraging Caches to Accelerate Hash Tables and Memoization", ["Guowei Zhang", "Daniel Sanchez"], "https://doi.org/10.1145/3352460.3358272", 13, "micro", 2019], ["PHI: Architectural Support for Synchronization- and Bandwidth-Efficient Commutative Scatter Updates", ["Anurag Mukkara", "Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1145/3352460.3358254", 14, "micro", 2019]], "Simha Sethumadhavan": [0, ["Practical Byte-Granular Memory Blacklisting using Califorms", ["Hiroshi Sasaki", "Miguel A. Arroyo", "M. Tarek Ibn Ziad", "Koustubha Bhat", "Kanad Sinha", "Simha Sethumadhavan"], "https://doi.org/10.1145/3352460.3358299", 14, "micro", 2019]], "Alaa R. Alameldeen": [0, ["ZCOMP: Reducing DNN Cross-Layer Memory Footprint Using Vector Extensions", ["Berkin Akin", "Zeshan A. Chishti", "Alaa R. Alameldeen"], "https://doi.org/10.1145/3352460.3358305", 13, "micro", 2019]], "Yuval Tamir": [0, ["PUSh: Data Race Detection Based on Hardware-Supported Prevention of Unintended Sharing", ["Diyu Zhou", "Yuval Tamir"], "https://doi.org/10.1145/3352460.3358317", 13, "micro", 2019]], "Christopher W. Fletcher": [0, ["ExTensor: An Accelerator for Sparse Tensor Algebra", ["Kartik Hegde", "Hadi Asghari Moghaddam", "Michael Pellauer", "Neal Clayton Crago", "Aamer Jaleel", "Edgar Solomonik", "Joel S. Emer", "Christopher W. Fletcher"], "https://doi.org/10.1145/3352460.3358275", 15, "micro", 2019], ["Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data", ["Jiyong Yu", "Mengjia Yan", "Artem Khyzha", "Adam Morrison", "Josep Torrellas", "Christopher W. Fletcher"], "https://doi.org/10.1145/3352460.3358274", 15, "micro", 2019]], "G. Edward Suh": [4.7297046487648764e-11, ["Boosting the Performance of CNN Accelerators with Dynamic Fine-Grained Channel Gating", ["Weizhe Hua", "Yuan Zhou", "Christopher De Sa", "Zhiru Zhang", "G. Edward Suh"], "https://doi.org/10.1145/3352460.3358283", 12, "micro", 2019]], "Prashant J. Nair": [0, ["Touch\u00e9: Towards Ideal and Efficient Cache Compression By Mitigating Tag Area Overheads", ["Seokin Hong", "Bulent Abali", "Alper Buyuktosunoglu", "Michael B. Healy", "Prashant J. Nair"], "https://doi.org/10.1145/3352460.3358281", 13, "micro", 2019]], "Yuan Xie": [0, ["Sparse Tensor Core: Algorithm and Hardware Co-Design for Vector-wise Sparse Neural Networks on Modern GPUs", ["Maohua Zhu", "Tao Zhang", "Zhenyu Gu", "Yuan Xie"], "https://doi.org/10.1145/3352460.3358269", 13, "micro", 2019], ["SuperMem: Enabling Application-transparent Secure Persistent Memory with Low Overheads", ["Pengfei Zuo", "Yu Hua", "Yuan Xie"], "https://doi.org/10.1145/3352460.3358290", 14, "micro", 2019], ["MEDAL: Scalable DIMM based Near Data Processing Accelerator for DNA Seeding Algorithm", ["Wenqin Huangfu", "Xueqi Li", "Shuangchen Li", "Xing Hu", "Peng Gu", "Yuan Xie"], "https://doi.org/10.1145/3352460.3358329", 13, "micro", 2019], ["Alleviating Irregularity in Graph Analytics Acceleration: a Hardware/Software Co-Design Approach", ["Mingyu Yan", "Xing Hu", "Shuangchen Li", "Abanti Basak", "Han Li", "Xin Ma", "Itir Akgun", "Yujing Feng", "Peng Gu", "Lei Deng", "Xiaochun Ye", "Zhimin Zhang", "Dongrui Fan", "Yuan Xie"], "https://doi.org/10.1145/3352460.3358318", 14, "micro", 2019]], "Pierre-Emmanuel Gaillardon": [0, ["Wire-Aware Architecture and Dataflow for CNN Accelerators", ["Sumanth Gudaparthi", "Surya Narayanan", "Rajeev Balasubramonian", "Edouard Giacomin", "Hari Kambalasubramanyam", "Pierre-Emmanuel Gaillardon"], "https://doi.org/10.1145/3352460.3358316", 13, "micro", 2019], ["GenCache: Leveraging In-Cache Operators for Efficient Sequence Alignment", ["Anirban Nag", "C. N. Ramachandra", "Rajeev Balasubramonian", "Ryan Stutsman", "Edouard Giacomin", "Hari Kambalasubramanyam", "Pierre-Emmanuel Gaillardon"], "https://doi.org/10.1145/3352460.3358308", 13, "micro", 2019]], "Minsoo Rhu": [1, ["TensorDIMM: A Practical Near-Memory Processing Architecture for Embeddings and Tensor Operations in Deep Learning", ["Youngeun Kwon", "Yunjae Lee", "Minsoo Rhu"], "https://doi.org/10.1145/3352460.3358284", 14, "micro", 2019]], "Yuhao Zhu": [0, ["Tigris: Architecture and Algorithms for 3D Perception in Point Clouds", ["Tiancheng Xu", "Boyuan Tian", "Yuhao Zhu"], "https://doi.org/10.1145/3352460.3358259", 14, "micro", 2019], ["ASV: Accelerated Stereo Vision System", ["Yu Feng", "Paul N. Whatmough", "Yuhao Zhu"], "https://doi.org/10.1145/3352460.3358253", 14, "micro", 2019]], "Ethan L. Miller": [0, ["SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging", ["Yuanjiang Ni", "Jishen Zhao", "Heiner Litz", "Daniel Bittman", "Ethan L. Miller"], "https://doi.org/10.1145/3352460.3358326", 13, "micro", 2019]], "Andreas Moshovos": [0, ["ShapeShifter: Enabling Fine-Grain Data Width Adaptation in Deep Learning", ["Alberto Delmas Lascorz", "Sayeh Sharify", "Isak Edo Vivancos", "Dylan Malone Stuart", "Omar Mohamed Awad", "Patrick Judd", "Mostafa Mahmoud", "Milos Nikolic", "Kevin Siu", "Zissis Poulos", "Andreas Moshovos"], "https://doi.org/10.1145/3352460.3358295", 14, "micro", 2019]], "Shaojun Wei": [0, ["FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory", ["Zhaoshi Li", "Leibo Liu", "Yangdong Deng", "Jiawei Wang", "Zhiwei Liu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/3352460.3358270", 13, "micro", 2019]], "Baris Kasikci": [0, ["NDA: Preventing Speculative Execution Attacks at Their Source", ["Ofir Weisse", "Ian Neal", "Kevin Loughlin", "Thomas F. Wenisch", "Baris Kasikci"], "https://doi.org/10.1145/3352460.3358306", 15, "micro", 2019]], "Hideki Ando": [0, ["SWQUE: A Mode Switching Issue Queue with Priority-Correcting Circular Queue", ["Hideki Ando"], "https://doi.org/10.1145/3352460.3358293", 13, "micro", 2019]], "Tao Li": [0, ["Towards Efficient NVDIMM-based Heterogeneous Storage Hierarchy Management for Big Data Workloads", ["Renhai Chen", "Zili Shao", "Duo Liu", "Zhiyong Feng", "Tao Li"], "https://doi.org/10.1145/3352460.3358266", 12, "micro", 2019]], "David Wentzlaff": [0, ["ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs", ["Fei Gao", "Georgios Tziantzioulis", "David Wentzlaff"], "https://doi.org/10.1145/3352460.3358260", 14, "micro", 2019], ["Architectural Implications of Function-as-a-Service Computing", ["Mohammad Shahrad", "Jonathan Balkind", "David Wentzlaff"], "https://doi.org/10.1145/3352460.3358296", 13, "micro", 2019]], "Nam Sung Kim": [0.9872660338878632, ["NetDIMM: Low-Latency Near-Memory Network Interface Architecture", ["Mohammad Alian", "Nam Sung Kim"], "https://doi.org/10.1145/3352460.3358278", 13, "micro", 2019]], "Kevin Skadron": [0, ["eAP: A Scalable and Efficient In-Memory Accelerator for Automata Processing", ["Elaheh Sadredini", "Reza Rahimi", "Vaibhav Verma", "Mircea Stan", "Kevin Skadron"], "https://doi.org/10.1145/3352460.3358324", 13, "micro", 2019]], "Tony Nowatzki": [0, ["Towards General Purpose Acceleration by Exploiting Common Data-Dependence Forms", ["Vidushi Dadu", "Jian Weng", "Sihao Liu", "Tony Nowatzki"], "https://doi.org/10.1145/3352460.3358276", 16, "micro", 2019]], "Srinivas Devadas": [0, ["MI6: Secure Enclaves in a Speculative Out-of-Order Processor", ["Thomas Bourgeat", "Ilia A. Lebedev", "Andrew Wright", "Sizhuo Zhang", "Arvind", "Srinivas Devadas"], "https://doi.org/10.1145/3352460.3358310", 15, "micro", 2019]], "Frederic T. Chong": [2.5101569928974974e-15, ["Partial Compilation of Variational Algorithms for Noisy Intermediate-Scale Quantum Machines", ["Pranav Gokhale", "Yongshan Ding", "Thomas Propson", "Christopher Winkler", "Nelson Leung", "Yunong Shi", "David I. Schuster", "Henry Hoffmann", "Frederic T. Chong"], "https://doi.org/10.1145/3352460.3358313", 13, "micro", 2019]], "Moinuddin K. Qureshi": [0, ["CleanupSpec: An \"Undo\" Approach to Safe Speculation", ["Gururaj Saileshwar", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3352460.3358314", 14, "micro", 2019], ["Ensemble of Diverse Mappings: Improving Reliability of Quantum Computers by Orchestrating Dissimilar Mistakes", ["Swamit S. Tannu", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3352460.3358257", 13, "micro", 2019], ["Mitigating Measurement Errors in Quantum Computers by Exploiting State-Dependent Bias", ["Swamit S. Tannu", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3352460.3358265", 12, "micro", 2019], ["A Case for Multi-Programming Quantum Computers", ["Poulami Das", "Swamit S. Tannu", "Prashant J. Nair", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/3352460.3358287", 13, "micro", 2019]], "Jun Yang": [0.07243982143700123, ["Constructing Large, Durable and Fast SSD System via Reprogramming 3D TLC Flash Memory", ["Congming Gao", "Min Ye", "Qiao Li", "Chun Jason Xue", "Youtao Zhang", "Liang Shi", "Jun Yang"], "https://doi.org/10.1145/3352460.3358323", 13, "micro", 2019]], "Boris Grot": [0, ["Prefetched Address Translation", ["Artemiy Margaritov", "Dmitrii Ustiugov", "Edouard Bugnion", "Boris Grot"], "https://doi.org/10.1145/3352460.3358294", 14, "micro", 2019]], "Arrvindh Shriraman": [0, ["\u03bcIR -An intermediate representation for transforming and optimizing the microarchitecture of application accelerators", ["Amirali Sharifian", "Reza Hojabr", "Navid Rahimi", "Sihao Liu", "Apala Guha", "Tony Nowatzki", "Arrvindh Shriraman"], "https://doi.org/10.1145/3352460.3358292", 14, "micro", 2019]], "Mohit Tiwari": [0, ["Cyclone: Detecting Contention-Based Cache Information Leaks Through Cyclic Interference", ["Austin Harris", "Shijia Wei", "Prateek Sahu", "Pranav Kumar", "Todd M. Austin", "Mohit Tiwari"], "https://doi.org/10.1145/3352460.3358273", 16, "micro", 2019]], "Hung-Wei Tseng": [0, ["Dynamic Multi-Resolution Data Storage", ["Yu-Ching Hu", "Murtuza Taher Lokhandwala", "Te I", "Hung-Wei Tseng"], "https://doi.org/10.1145/3352460.3358282", 15, "micro", 2019]], "Jae W. Lee": [1, ["Charon: Specialized Near-Memory Processing Architecture for Clearing Dead Objects in Memory", ["Jaeyoung Jang", "Jun Heo", "Yejin Lee", "Jaeyeon Won", "Seonghak Kim", "Sungjun Jung", "Hakbeom Jang", "Tae Jun Ham", "Jae W. Lee"], "https://doi.org/10.1145/3352460.3358297", 14, "micro", 2019]], "Sreenivas Subramoney": [0, ["Towards the adoption of Local Branch Predictors in Modern Out-of-Order Superscalar Processors", ["Niranjan Soundararajan", "Saurabh Gupta", "Ragavendra Natarajan", "Jared Stark", "Rahul Pal", "Franck Sala", "Lihu Rappoport", "Adi Yoaz", "Sreenivas Subramoney"], "https://doi.org/10.1145/3352460.3358315", 12, "micro", 2019], ["DSPatch: Dual Spatial Pattern Prefetcher", ["Rahul Bera", "Anant V. Nori", "Onur Mutlu", "Sreenivas Subramoney"], "https://doi.org/10.1145/3352460.3358325", 14, "micro", 2019]], "Chita R. Das": [0, ["Distilling the Essence of Raw Video to Reduce Memory Usage and Energy at Edge Devices", ["Haibo Zhang", "Shulin Zhao", "Ashutosh Pattnaik", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1145/3352460.3358298", 13, "micro", 2019]], "Timothy M. Jones": [0, ["CHERIvoke: Characterising Pointer Revocation using CHERI Capabilities for Temporal Memory Safety", ["Hongyan Xia", "Jonathan Woodruff", "Sam Ainsworth", "Nathaniel Wesley Filardo", "Michael Roe", "Alexander Richardson", "Peter Rugg", "Peter G. Neumann", "Simon W. Moore", "Robert N. M. Watson", "Timothy M. Jones"], "https://doi.org/10.1145/3352460.3358288", 13, "micro", 2019]], "Brandon Lucia": [0, ["MANIC: A Vector-Dataflow Architecture for Ultra-Low-Power Embedded Systems", ["Graham Gobieski", "Amolak Nagi", "Nathan Serafin", "Mehmet Meric Isgenc", "Nathan Beckmann", "Brandon Lucia"], "https://doi.org/10.1145/3352460.3358277", 15, "micro", 2019]], "Zhengya Zhang": [0, ["CASCADE: Connecting RRAMs to Extend Analog Dataflow In An End-To-End In-Memory Processing Paradigm", ["Teyuh Chou", "Wei Tang", "Jacob Botimer", "Zhengya Zhang"], "https://doi.org/10.1145/3352460.3358328", 12, "micro", 2019]], "Jihong Kim": [1, ["Exploiting Process Similarity of 3D Flash Memory for High Performance SSDs", ["Youngseop Shim", "Myungsuk Kim", "Myoungjun Chun", "Jisung Park", "Yoona Kim", "Jihong Kim"], "https://doi.org/10.1145/3352460.3358311", 13, "micro", 2019]], "Stephen W. Keckler": [0, ["Simba: Scaling Deep-Learning Inference with Multi-Chip-Module-Based Architecture", ["Yakun Sophia Shao", "Jason Clemons", "Rangharajan Venkatesan", "Brian Zimmer", "Matthew Fojtik", "Nan Jiang", "Ben Keller", "Alicia Klinefelter", "Nathaniel Ross Pinckney", "Priyanka Raina", "Stephen G. Tell", "Yanqing Zhang", "William J. Dally", "Joel S. Emer", "C. Thomas Gray", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/3352460.3358302", 14, "micro", 2019], ["NVBit: A Dynamic Binary Instrumentation Framework for NVIDIA GPUs", ["Oreste Villa", "Mark Stephenson", "David W. Nellans", "Stephen W. Keckler"], "https://doi.org/10.1145/3352460.3358307", 12, "micro", 2019]], "Xuehai Qian": [0, ["GraphQ: Scalable PIM-Based Graph Processing", ["Youwei Zhuo", "Chao Wang", "Mingxing Zhang", "Rui Wang", "Dimin Niu", "Yanzhi Wang", "Xuehai Qian"], "https://doi.org/10.1145/3352460.3358256", 14, "micro", 2019]], "Trevor E. Carlson": [0, ["Directed Statistical Warming through Time Traveling", ["Nikos Nikoleris", "Lieven Eeckhout", "Erik Hagersten", "Trevor E. Carlson"], "https://doi.org/10.1145/3352460.3358264", 13, "micro", 2019]], "Onur Mutlu": [0, ["EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM", ["Skanda Koppula", "Lois Orosa", "Abdullah Giray Yaglikci", "Roknoddin Azizi", "Taha Shahroodi", "Konstantinos Kanellopoulos", "Onur Mutlu"], "https://doi.org/10.1145/3352460.3358280", 16, "micro", 2019], ["SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations", ["Konstantinos Kanellopoulos", "Nandita Vijaykumar", "Christina Giannoula", "Roknoddin Azizi", "Skanda Koppula", "Nika Mansouri-Ghiasi", "Taha Shahroodi", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1145/3352460.3358286", 15, "micro", 2019]], "Milos Prvulovic": [0, ["EMMA: Hardware/Software Attestation Framework for Embedded Systems Using Electromagnetic Signals", ["Nader Sehatbakhsh", "Alireza Nazari", "Haider A. Khan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1145/3352460.3358261", 13, "micro", 2019]], "T. N. Vijaykumar": [0, ["SparTen: A Sparse Tensor Accelerator for Convolutional Neural Networks", ["Ashish Gondimalla", "Noah Chesnut", "Mithuna Thottethodi", "T. N. Vijaykumar"], "https://doi.org/10.1145/3352460.3358291", 15, "micro", 2019]], "Antonio Gonzalez": [0, ["Neuron-Level Fuzzy Memoization in RNNs", ["Franyell Silfa", "Gem Dot", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1145/3352460.3358309", 12, "micro", 2019]], "Jose Renau": [0, ["EMI Architectural Model and Core Hopping", ["Daphne I. Gorman", "Rafael Trapani Possignolo", "Jose Renau"], "https://doi.org/10.1145/3352460.3358289", 12, "micro", 2019]], "Wen-Mei Hwu": [0, ["DeepStore: In-Storage Acceleration for Intelligent Queries", ["Vikram Sharma Mailthody", "Zaid Qureshi", "Weixin Liang", "Ziyan Feng", "Simon Garcia De Gonzalo", "Youjie Li", "Hubertus Franke", "Jinjun Xiong", "Jian Huang", "Wen-Mei Hwu"], "https://doi.org/10.1145/3352460.3358320", 15, "micro", 2019]], "Changhee Jung": [0.9231544882059097, ["CoSpec: Compiler Directed Speculative Intermittent Computation", ["Jongouk Choi", "Qingrui Liu", "Changhee Jung"], "https://doi.org/10.1145/3352460.3358279", 14, "micro", 2019]], "Li-De Chen": [0, ["eCNN: A Block-Based and Highly-Parallel CNN Accelerator for Edge Inference", ["Chao-Tsung Huang", "Yu-Chun Ding", "Huan-Ching Wang", "Chi-Wen Weng", "Kai-Ping Lin", "Li-Wei Wang", "Li-De Chen"], "https://doi.org/10.1145/3352460.3358263", 14, "micro", 2019]], "Guido Araujo": [0, ["Adding Tightly-Integrated Task Scheduling Acceleration to a RISC-V Multi-core Processor", ["Lucas Morais", "Vitor Silva", "Alfredo Goldman", "Carlos Alvarez", "Jaume Bosch", "Michael Frank", "Guido Araujo"], "https://doi.org/10.1145/3352460.3358271", 12, "micro", 2019]], "Calvin Lin": [0, ["Applying Deep Learning to the Cache Replacement Problem", ["Zhan Shi", "Xiangru Huang", "Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1145/3352460.3358319", 13, "micro", 2019], ["Temporal Prefetching Without the Off-Chip Metadata", ["Hao Wu", "Krishnendra Nathella", "Joseph Pusdesris", "Dam Sunwoo", "Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1145/3352460.3358300", 13, "micro", 2019]], "Andreas Herkersdorf": [0, ["SOSA: Self-Optimizing Learning with Self-Adaptive Control for Hierarchical System-on-Chip Management", ["Bryan Donyanavard", "Tiago Muck", "Amir M. Rahmani", "Nikil D. Dutt", "Armin Sadighi", "Florian Maurer", "Andreas Herkersdorf"], "https://doi.org/10.1145/3352460.3358312", 14, "micro", 2019]], "Jishen Zhao": [0, ["Binary Star: Coordinated Reliability in Heterogeneous Memory Systems for High Performance and Scalability", ["Xiao Liu", "David Roberts", "Rachata Ausavarungnirun", "Onur Mutlu", "Jishen Zhao"], "https://doi.org/10.1145/3352460.3358262", 14, "micro", 2019]], "Benjamin C. Lee": [4.366597204352729e-05, ["DynaSprint: Microarchitectural Sprints with Dynamic Utility and Thermal Management", ["Ziqiang Huang", "Jose A. Joao", "Alejandro Rico", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1145/3352460.3358301", 14, "micro", 2019]], "Xun Jian": [0, ["Quantifying Memory Underutilization in HPC Systems and Using it to Improve Performance via Architecture Support", ["Gagandeep Panwar", "Da Zhang", "Yihan Pang", "Mai Dahshan", "Nathan DeBardeleben", "Binoy Ravindran", "Xun Jian"], "https://doi.org/10.1145/3352460.3358267", 15, "micro", 2019]], "Lei Yu": [0.001596404705196619, ["LATCH: A Locality-Aware Taint CHecker", ["Daniel Townley", "Khaled N. Khasawneh", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Lei Yu"], "https://doi.org/10.1145/3352460.3358327", 14, "micro", 2019]], "Jangwoo Kim": [1, ["FIDR: A Scalable Storage System for Fine-Grain Inline Data Reduction with Efficient Memory Handling", ["Mohammadamin Ajdari", "Wonsik Lee", "Pyeongsu Park", "Joonsung Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3352460.3358303", 14, "micro", 2019], ["FlexLearn: Fast and Highly Efficient Brain Simulations Using Flexible On-Chip Learning", ["Eunjin Baek", "Hunjun Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1145/3352460.3358268", 15, "micro", 2019]], "Josep Torrellas": [0, ["Tangram: Integrated Control of Heterogeneous Computers", ["Raghavendra Pradyumna Pothukuchi", "Joseph L. Greathouse", "Karthik Rao", "Christopher Erb", "Leonardo Piga", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1145/3352460.3358285", 15, "micro", 2019], ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy (Corrigendum)", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1145/3352460.3361129", 1, "micro", 2019]], "David Brooks": [0, ["MaxNVM: Maximizing DNN Storage Density and Inference Efficiency with Sparse Encoding and Error Mitigation", ["Lillian Pentecost", "Marco Donato", "Brandon Reagen", "Udit Gupta", "Siming Ma", "Gu-Yeon Wei", "David Brooks"], "https://doi.org/10.1145/3352460.3358258", 13, "micro", 2019]]}