Warning (10268): Verilog HDL information at mapping_table.v(16): always construct contains both blocking and non-blocking assignments File: C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v Line: 16
