var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[31.8608, 20.985, 12.9013, 21.9833, 0], "total":[309081, 446040, 2474, 0, 2029], "name":"Kernel System", "max_resources":[1666240, 3457330, 11254, 5760, 83312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[19892, 24000, 104, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"vector_add", "compute_units":1, "type":"function", "total_percent":[11.2288, 7.78801, 4.2466, 16.8918, 0], "total_kernel_resources":[89187.1, 146819, 1901, 0, 2029], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'batch\' (embedding_lookup.cl:43)", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":43}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 18"}, {"type":"brief", "text":"Register,\\n1 reg, 18 width"}]}, {"name":"Private Variable: \\n - \'count\' (embedding_lookup.cl:70)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":70}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'item\' (embedding_lookup.cl:44)", "type":"resource", "data":[92, 76, 2, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":44}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 and depth 132 (depth was increased by a factor of 131 due to a loop initiation interval of 131.)"}, {"type":"text", "text":"1 register of width 32 and depth 131 (depth was increased by a factor of 131 due to a loop initiation interval of 131.)"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 132 depth,\\n1 reg, 32 width by 131 depth"}]}, {"name":"Private Variable: \\n - \'item\' (embedding_lookup.cl:65)", "type":"resource", "data":[16, 76, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":65}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'result\' (embedding_lookup.cl:68)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":68}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"embedding_lookup.cl:39 (output_local)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":39}]], "details":[{"type":"table", "Private memory":"Optimal", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1 (banked on bit 4294967295)", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Optimal,\\n128B requested,\\n128B implemented."}]}, {"name":"embedding_lookup.cl:40 (embedding_local)", "type":"resource", "data":[0, 0, 1640, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":40}]], "details":[{"type":"table", "Private memory":"Potentially inefficient configuration", "Requested size":"3584 bytes", "Implemented size":"4096 bytes", "Number of banks":"2 (banked on bit 11)", "Bank width":"16384 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 3584 bytes, implemented size 4096 bytes, <b>stallable</b>, 1 read and 13 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension."}]}, {"type":"text", "text":"Banked on bit 11 into 2 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Potentially inefficient configuration,\\n3584B requested,\\n4096B implemented."}]}, {"name":"vector_add.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"embedding_lookup.cl:27", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":27}]]}]}]}, {"name":"vector_add.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"embedding_lookup.cl:43", "type":"resource", "data":[25, 9, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":43}]]}, {"name":"embedding_lookup.cl:50", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[25, 32, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"embedding_lookup.cl:43", "type":"resource", "data":[25, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":43}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"18-bit Integer Add", "type":"resource", "count":1, "data":[18, 0, 0, 0, 0]}, {"name":"18-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"vector_add.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[28, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"embedding_lookup.cl:50", "type":"resource", "data":[28, 19, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]]}]}]}, {"name":"vector_add.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1627, 5094, 20, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1627, 5094, 20, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[1864, 1472, 28, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"embedding_lookup.cl:43", "type":"resource", "data":[94, 76, 2, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":43}]]}, {"name":"embedding_lookup.cl:44", "type":"resource", "data":[74, 60, 1, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":44}]]}, {"name":"embedding_lookup.cl:50", "type":"resource", "data":[930.167, 733.5, 13.3333, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]]}, {"name":"embedding_lookup.cl:54", "type":"resource", "data":[416.167, 327.5, 6.33333, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":54}]]}, {"name":"embedding_lookup.cl:58", "type":"resource", "data":[349.667, 275, 5.33333, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":58}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20650, 40093, 27, 0, 1941], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[376, 372, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":867, "data":[374, 372, 0, 0, 0]}]}, {"name":"embedding_lookup.cl:44", "type":"resource", "data":[71, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":44}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[63, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:46", "type":"resource", "data":[14, 7, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":46}]], "children":[{"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":1, "data":[14, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Read from 1024 bit ROM. "}, {"type":"text", "text":"Read from 1024 bit ROM. A copy of the ROM is created for each access."}]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:47", "type":"resource", "data":[31, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":47}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:50", "type":"resource", "data":[32461.6, 28702.5, 7.16667, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "children":[{"name":"1-bit And", "type":"resource", "count":215, "data":[133.833, 20, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":43, "data":[20.3333, 4.83333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":126, "data":[1292, 125, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":11, "data":[31015.3, 28552.7, 7.16667, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:51", "type":"resource", "data":[3052, 4395, 43, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":51}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3052, 4395, 43, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:54", "type":"resource", "data":[8353.02, 23758, 3.16667, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":54}]], "children":[{"name":"1-bit And", "type":"resource", "count":336, "data":[248.833, 34.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":36, "data":[12.8333, 2.83333, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":248, "data":[2728, 248, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":7, "data":[5107.33, 23472.7, 3.16667, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:55", "type":"resource", "data":[3139, 4523, 43, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":55}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3110, 4523, 43, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:58", "type":"resource", "data":[10109.5, 24238.5, 2.66667, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":58}]], "children":[{"name":"1-bit And", "type":"resource", "count":565, "data":[475.333, 65.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":34, "data":[11.8333, 2.33333, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":496, "data":[5456, 496, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":7, "data":[3654.33, 23674.7, 2.66667, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:59", "type":"resource", "data":[3263, 4779, 43, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":59}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[28, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 43, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}]}]}, {"name":"vector_add.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"embedding_lookup.cl:80", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":80}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[614, 1174, 0, 0, 58], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[47, 8, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":47, "data":[47, 8, 0, 0, 0]}]}, {"name":"embedding_lookup.cl:78", "type":"resource", "data":[952, 5053, 16, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":78}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"39"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[430, 4020, 16, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"vector_add.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 72, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 72, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"embedding_lookup.cl:65", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[56, 95, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"embedding_lookup.cl:65", "type":"resource", "data":[71, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[62, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:67", "type":"resource", "data":[30, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":67}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"vector_add.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[41, 156, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[41, 156, 0, 0, 1]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 29, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"embedding_lookup.cl:73", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":73}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"39"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"vector_add.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[65, 479, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 479, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[157, 179, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"embedding_lookup.cl:65", "type":"resource", "data":[71, 114, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":65}]]}, {"name":"embedding_lookup.cl:67", "type":"resource", "data":[28, 48, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":67}]]}, {"name":"embedding_lookup.cl:68", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":68}]]}, {"name":"embedding_lookup.cl:70", "type":"resource", "data":[42, 17, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":70}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[59, 101, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"embedding_lookup.cl:68", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":68}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:70", "type":"resource", "data":[38, 0, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":70}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"embedding_lookup.cl:71", "type":"resource", "data":[218, 137, 0, 0, 0], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":71}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":5, "data":[144, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"40"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[1666240,3457330,11254,5760,83312],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[19892,24000,104,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"vector_add","total_kernel_resources":[89187.1,146819,1901,0,2029],"debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":39}]],"type":"function","total_percent":[11.2288,7.78801,4.2466,16.8918,0],"children":[{"name":"Data control overhead","type":"resource","data":[23553,43224,55,0,2009],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Function overhead","type":"resource","data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}]},{"name":"Private Variable: \\n - \'batch\' (embedding_lookup.cl:43)","type":"resource","data":[8,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 18","type":"text"},{"text":"Register,\\n1 reg, 18 width","type":"brief"}]},{"name":"Private Variable: \\n - \'count\' (embedding_lookup.cl:70)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'item\' (embedding_lookup.cl:44)","type":"resource","data":[92,76,2,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 132 (depth was increased by a factor of 131 due to a loop initiation interval of 131.)","type":"text"},{"text":"1 register of width 32 and depth 131 (depth was increased by a factor of 131 due to a loop initiation interval of 131.)","type":"text"},{"text":"Register,\\n1 reg, 6 width by 132 depth,\\n1 reg, 32 width by 131 depth","type":"brief"}]},{"name":"Private Variable: \\n - \'item\' (embedding_lookup.cl:65)","type":"resource","data":[16,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'result\' (embedding_lookup.cl:68)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"embedding_lookup.cl:39 (output_local)","type":"resource","data":[0,0,26,0,0],"details":[{"Private memory":"Optimal","Total replication":1,"Number of banks":"1 (banked on bit 4294967295)","Bank depth":"1 word","Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"128 bytes","Bank width":"1024 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"128 bytes"},{"text":"Optimal,\\n128B requested,\\n128B implemented.","type":"brief"}]},{"name":"embedding_lookup.cl:40 (embedding_local)","type":"resource","data":[0,0,1640,0,0],"details":[{"Private memory":"Potentially inefficient configuration","Total replication":1,"Number of banks":"2 (banked on bit 11)","Bank depth":"1 word","Additional information":[{"text":"Requested size 3584 bytes, implemented size 4096 bytes, <b>stallable</b>, 1 read and 13 writes. ","type":"text","details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}]},{"text":"Banked on bit 11 into 2 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Implemented size":"4096 bytes","Bank width":"16384 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"3584 bytes"},{"text":"Potentially inefficient configuration,\\n3584B requested,\\n4096B implemented.","type":"brief"}]},{"name":"No Source Line","children":[{"count":7,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1738,5815,20,0,14]},{"count":2,"name":"1-bit And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,0,0,0,0]},{"count":867,"name":"1-bit Xor","debug":[[{"filename":"","line":0}]],"type":"resource","data":[374,372,0,0,0]},{"count":47,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[47,8,0,0,0]}],"type":"resource","data":[2161,6195,20,0,14]},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":43}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:43","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":43}]],"type":"resource","data":[1,0,0,0,0]},{"count":1,"name":"18-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":43}]],"type":"resource","data":[18,0,0,0,0]},{"count":1,"name":"18-bit Integer Compare","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":43}]],"type":"resource","data":[6,0,0,0,0]}],"data":[25,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":44}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:44","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":44}]],"type":"resource","data":[63,0,0,0,0]},{"count":1,"name":"6-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":44}]],"type":"resource","data":[6,0,0,0,0]},{"count":1,"name":"6-bit Integer Compare","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":44}]],"type":"resource","data":[2,0,0,0,0]}],"data":[71,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":46}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:46","children":[{"count":1,"name":"On-chip Read-Only Memory Lookup","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":46}]],"type":"resource","data":[14,7,0,0,0]}],"data":[14,7,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":47}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:47","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":47}]],"type":"resource","data":[31,0,0,0,0]}],"data":[31,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":50}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:50","children":[{"count":215,"name":"1-bit And","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":50}]],"type":"resource","data":[133.833,20,0,0,0]},{"count":43,"name":"1-bit Or","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":50}]],"type":"resource","data":[20.3333,4.83333,0,0,0]},{"count":126,"name":"32-bit Integer Compare","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":50}]],"type":"resource","data":[1292,125,0,0,0]},{"count":11,"name":"Store","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":50}]],"type":"resource","data":[31015.3,28552.7,7.16667,0,0]}],"data":[32461.6,28702.5,7.16667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":51}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:51","children":[{"count":1,"name":"Load","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":51}]],"type":"resource","data":[3052,4395,43,0,0]}],"data":[3052,4395,43,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":54}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:54","children":[{"count":336,"name":"1-bit And","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":54}]],"type":"resource","data":[248.833,34.5,0,0,0]},{"count":36,"name":"1-bit Or","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":54}]],"type":"resource","data":[12.8333,2.83333,0,0,0]},{"count":8,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":54}]],"type":"resource","data":[256,0,0,0,0]},{"count":248,"name":"32-bit Integer Compare","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":54}]],"type":"resource","data":[2728,248,0,0,0]},{"count":7,"name":"Store","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":54}]],"type":"resource","data":[5107.33,23472.7,3.16667,0,0]}],"data":[8353.02,23758,3.16667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":55}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:55","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":55}]],"type":"resource","data":[29,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":55}]],"type":"resource","data":[3110,4523,43,0,0]}],"data":[3139,4523,43,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":58}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:58","children":[{"count":565,"name":"1-bit And","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":58}]],"type":"resource","data":[475.333,65.5,0,0,0]},{"count":34,"name":"1-bit Or","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":58}]],"type":"resource","data":[11.8333,2.33333,0,0,0]},{"count":16,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":58}]],"type":"resource","data":[512,0,0,0,0]},{"count":496,"name":"32-bit Integer Compare","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":58}]],"type":"resource","data":[5456,496,0,0,0]},{"count":7,"name":"Store","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":58}]],"type":"resource","data":[3654.33,23674.7,2.66667,0,0]}],"data":[10109.5,24238.5,2.66667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":59}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:59","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":59}]],"type":"resource","data":[28,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":59}]],"type":"resource","data":[3235,4779,43,0,0]}],"data":[3263,4779,43,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":78}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:78","children":[{"count":1,"name":"Load","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":78}]],"type":"resource","data":[522,1033,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":78}]],"type":"resource","data":[430,4020,16,0,0]}],"data":[952,5053,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":65}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:65","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":65}]],"type":"resource","data":[1,0,0,0,0]},{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":65}]],"type":"resource","data":[62,0,0,0,0]},{"count":1,"name":"6-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":65}]],"type":"resource","data":[6,0,0,0,0]},{"count":1,"name":"6-bit Integer Compare","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":65}]],"type":"resource","data":[2,0,0,0,0]}],"data":[71,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":67}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:67","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":67}]],"type":"resource","data":[30,0,0,0,0]}],"data":[30,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":73}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:73","children":[{"count":1,"name":"Store","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":73}]],"type":"resource","data":[34,24,0,0,0]}],"data":[34,24,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":68}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:68","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":68}]],"type":"resource","data":[16,0,0,0,0]}],"data":[16,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":70}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:70","children":[{"count":1,"name":"1-bit And","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":70}]],"type":"resource","data":[1,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":70}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"4-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":70}]],"type":"resource","data":[4,0,0,0,0]},{"count":1,"name":"4-bit Integer Compare","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":70}]],"type":"resource","data":[1,0,0,0,0]}],"data":[38,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":71}]],"name":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl:71","children":[{"count":5,"name":"32-bit Integer Add","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":71}]],"type":"resource","data":[144,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl","line":71}]],"type":"resource","data":[74,137,0,0,0]}],"data":[218,137,0,0,0],"type":"resource"}],"data":[89187.12,146819,1901.00001,0,2029],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"compute_units":1}],"data":[109081.12,170890,2007.00001,0,2029],"total_percent":[31.8608,20.985,12.9013,21.9833,0],"total":[309081,446040,2474,0,2029],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"vector_add", "children":[{"type":"bb", "id":3, "name":"vector_add.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"vector_add.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"vector_add.B2", "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":6, "name":"vector_add.B3", "details":[{"type":"table", "Latency":"1", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"vector_add.B4", "children":[{"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":51}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"153", "Latency":"196", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":55}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"228", "Latency":"208", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":59}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"205", "Latency":"231", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"356", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"387", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"418", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":54}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":54}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"4096 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"8192 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"16384 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"loop", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":44}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"33"}]}, {"type":"inst", "id":33, "name":"loop end", "details":[{"type":"table", "Start Cycle":"487", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"487", "II":"131", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 131. See Loops Analysis for more information."}]}, {"type":"bb", "id":8, "name":"vector_add.B5", "children":[{"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":78}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"output_local", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":78}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"output_DRAM", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":35, "name":"end", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":9, "name":"vector_add.B6", "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"37"}]}, {"type":"bb", "id":10, "name":"vector_add.B7", "children":[{"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"output_local", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":37, "name":"end", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":11, "name":"vector_add.B8", "children":[{"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":71}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"embedding_local", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"loop", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":70}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"39"}]}, {"type":"inst", "id":39, "name":"loop end", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":40, "name":"Local Memory", "children":[{"type":"memsys", "id":41, "name":"embedding_local", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":40}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"3584B requested\\n4096B implemented"}], "Requested size":"3584 bytes", "Implemented size":"4096 bytes", "Number of banks":"2", "Bank width":"16384 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":52, "name":"output_local", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":39}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":56, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":15, "to":41}, {"from":17, "to":41}, {"from":20, "to":41}, {"from":21, "to":41}, {"from":23, "to":41}, {"from":25, "to":41}, {"from":41, "to":31}, {"from":16, "to":41}, {"from":18, "to":41}, {"from":19, "to":41}, {"from":22, "to":41}, {"from":24, "to":41}, {"from":26, "to":41}, {"from":27, "to":41}, {"from":52, "to":28}, {"from":30, "to":52}, {"from":6, "to":4}, {"from":6, "to":5}, {"from":3, "to":5}, {"from":33, "to":6}, {"from":33, "to":32}, {"from":5, "to":32}, {"from":12, "to":33}, {"from":13, "to":33}, {"from":14, "to":33}, {"from":15, "to":33}, {"from":16, "to":33}, {"from":17, "to":33}, {"from":18, "to":33}, {"from":19, "to":33}, {"from":20, "to":33}, {"from":21, "to":33}, {"from":22, "to":33}, {"from":23, "to":33}, {"from":24, "to":33}, {"from":25, "to":33}, {"from":26, "to":33}, {"from":27, "to":33}, {"from":37, "to":34}, {"from":28, "to":35}, {"from":29, "to":35}, {"from":37, "to":9}, {"from":4, "to":9}, {"from":39, "to":36}, {"from":30, "to":37}, {"from":39, "to":38}, {"from":9, "to":38}, {"from":31, "to":39}, {"from":32, "to":12}, {"from":32, "to":13}, {"from":32, "to":14}, {"from":12, "to":15}, {"from":12, "to":16}, {"from":15, "to":16}, {"from":12, "to":17}, {"from":16, "to":17}, {"from":12, "to":18}, {"from":13, "to":18}, {"from":14, "to":18}, {"from":17, "to":18}, {"from":12, "to":19}, {"from":13, "to":19}, {"from":14, "to":19}, {"from":17, "to":19}, {"from":12, "to":20}, {"from":13, "to":20}, {"from":14, "to":20}, {"from":17, "to":20}, {"from":12, "to":21}, {"from":13, "to":21}, {"from":14, "to":21}, {"from":17, "to":21}, {"from":12, "to":22}, {"from":13, "to":22}, {"from":14, "to":22}, {"from":17, "to":22}, {"from":12, "to":23}, {"from":13, "to":23}, {"from":14, "to":23}, {"from":17, "to":23}, {"from":12, "to":24}, {"from":13, "to":24}, {"from":14, "to":24}, {"from":17, "to":24}, {"from":12, "to":25}, {"from":13, "to":25}, {"from":14, "to":25}, {"from":17, "to":25}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":17, "to":26}, {"from":12, "to":27}, {"from":13, "to":27}, {"from":14, "to":27}, {"from":17, "to":27}, {"from":34, "to":28}, {"from":28, "to":29}, {"from":36, "to":30}, {"from":38, "to":31}, {"from":56, "to":14}, {"from":29, "to":56}, {"from":56, "to":12}, {"from":56, "to":13}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"vector_add", "children":[{"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"356", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"387", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"418", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":54}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":54}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"449", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"4096 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"8192 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":50}]], "details":[{"type":"table", "Width":"16384 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"embedding_local", "Start Cycle":"455", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":78}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"output_local", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":73}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"output_local", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":71}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"embedding_local", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"memtype", "id":40, "name":"Local Memory", "children":[{"type":"memsys", "id":41, "name":"embedding_local", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":40}]], "children":[{"type":"bank", "id":42, "name":"Bank 0", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":40}]], "children":[{"type":"port", "id":44, "name":"RW"}, {"type":"port", "id":48, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n0 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"0", "Number of write ports per bank":"1", "Number of shared ports per bank":"1", "Total replication":"1"}]}, {"type":"bank", "id":43, "name":"Bank 1", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":40}]], "children":[{"type":"port", "id":46, "name":"RW"}, {"type":"port", "id":50, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n0 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"0", "Number of write ports per bank":"1", "Number of shared ports per bank":"1", "Total replication":"1"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"3584B requested\\n4096B implemented"}], "Requested size":"3584 bytes", "Implemented size":"4096 bytes", "Number of banks":"2", "Bank width":"16384 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":52, "name":"output_local", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":39}]], "children":[{"type":"bank", "id":53, "name":"Bank 0", "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":39}]], "children":[{"type":"port", "id":54, "name":"R"}, {"type":"port", "id":55, "name":"W"}], "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\\n1 read ports/bank\\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"1"}]}], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}, {"type":"arb", "id":45, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":47, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":49, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":51, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}]}], "links":[{"from":15, "to":45}, {"from":17, "to":45}, {"from":20, "to":45}, {"from":21, "to":45}, {"from":23, "to":45}, {"from":25, "to":45}, {"from":45, "to":31}, {"from":45, "to":44}, {"from":44, "to":45}, {"from":17, "to":47}, {"from":47, "to":31}, {"from":47, "to":46}, {"from":46, "to":47}, {"from":16, "to":49}, {"from":18, "to":49}, {"from":19, "to":49}, {"from":22, "to":49}, {"from":24, "to":49}, {"from":26, "to":49}, {"from":49, "to":48}, {"from":16, "to":51}, {"from":27, "to":51}, {"from":51, "to":50}, {"from":54, "to":28}, {"from":30, "to":55}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: vector_add", "data":["", "", ""], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":27}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"vector_add.B2", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":43}]], "details":[{"type":"text", "text":"Iteration executed serially across vector_add.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Iteration executed serially across vector_add.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Iteration executed serially across vector_add.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.altera.com/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"vector_add.B4", "data":["Yes", "~131", "II"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":44}]], "details":[{"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}]}, {"type":"text", "text":"The critical path that prevented successful II = 130 scheduling:", "details":[{"type":"text", "text":"31.00 clock cycles Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"31.00 clock cycles Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"31.00 clock cycles Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"31.00 clock cycles Store Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Or Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Extractvalue Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.63 clock cycles llvm.fpga.sfc.entry Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Or Operation (%L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Or Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Extractvalue Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Extractvalue Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Or Operation (%L, %L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"54"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"0.63 clock cycles 1-bit Or Operation (%L, %L)", "links":[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"50"}, {"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":"58"}]}, {"type":"text", "text":"0.63 clock cycles Insertvalue Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Loop orchestration compiler optimization is disabled."}, {"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":49}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":53}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":57}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[]}]}]}, {"name":"vector_add.B6", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":65}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to variable inner loop trip count."}], "children":[{"name":"4X Partially unrolled vector_add.B8", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":70}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":77}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"vector_add", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Stall latency disabled due to loop orchestration compiler optimization is disabled in loop vector_add.B4."}], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":27}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"vector_add", "data":[89187.1, 146819, 1901, 0, 2029], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":27}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[19892, 24000, 104, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[309081, 446040, 2474, 0, 2029], "data_percent":[18.5496, 12.9013, 21.9833, 0, 29.8102]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1666240, 3457330, 11254, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":51}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":55}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "line":59}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["embedding_lookup"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"]},{"name":"AOC Version","data":["18.1.2 Build 277"]},{"name":"Quartus Version","data":["18.1.2 Build 277 Pro"]},{"name":"Command","data":["aoc -I inc -v -W device/embedding_lookup.cl -o bin/vector_add.aocx --board pac_s10_dc -report"]},{"name":"Reports Generated At","data":["Fri May 22 21:20:25 2020"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"name":"Quartus Fit Summary","children":[{"name":"Run Quartus compile to populate this section. See details for more information.","details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}]}]}}';
var fileJSON=[{"path":"inc/constants.hpp", "name":"constants.hpp", "has_active_debug_locs":false, "absName":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/inc/constants.hpp", "content":"#pragma once\012\012#define TABLE_SIZE_0 1000\012#define TABLE_SIZE_1 5000\012#define TABLE_SIZE_2 10000\012\012#define DATA_SIZE_0 4\012#define DATA_SIZE_1 8\012#define DATA_SIZE_2 16\012\012#define VECTOR_START_0 0\012#define VECTOR_START_1 4\012#define VECTOR_START_2 12\012\012#define INPUT_SIZE 28\012\012#define ADDR_START_TABLE_0 0\012#define ADDR_START_TABLE_1 (TABLE_SIZE_0 * DATA_SIZE_0)\012#define ADDR_START_TABLE_2 (ADDR_START_TABLE_1 + TABLE_SIZE_1 * DATA_SIZE_1)\012\012#define BANK_SIZE (TABLE_SIZE_0 * DATA_SIZE_0 + TABLE_SIZE_1 * DATA_SIZE_1 + TABLE_SIZE_2 * DATA_SIZE_2)\012\012#define BATCH_NUM 100000\012#define BATCH_SIZE 32\012\012typedef int D_TYPE;\012"}, {"path":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "name":"embedding_lookup.cl", "has_active_debug_locs":false, "absName":"/export/nycu/lustre/wenqi/Intel-OpenCL-playground/sample_embedding_lookup/device/embedding_lookup.cl", "content":"// Copyright (C) 2013-2018 Altera Corporation, San Jose, California, USA. All rights reserved.\012// Permission is hereby granted, free of charge, to any person obtaining a copy of this\012// software and associated documentation files (the \"Software\"), to deal in the Software\012// without restriction, including without limitation the rights to use, copy, modify, merge,\012// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to\012// whom the Software is furnished to do so, subject to the following conditions:\012// The above copyright notice and this permission notice shall be included in all copies or\012// substantial portions of the Software.\012// \012// THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND,\012// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES\012// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND\012// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT\012// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,\012// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING\012// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\012// OTHER DEALINGS IN THE SOFTWARE.\012// \012// This agreement shall be governed in all respects by the laws of the State of California and\012// by the laws of the United States of America.\012\012#include \"constants.hpp\"\012\012 // ACL kernel for adding two input vectors\012// restrict -> for pointer to an object, gurantee there's no change to the pointer\012// this allows the compiler for better optimizations\012__kernel void vector_add(__global const D_TYPE* restrict table_DRAM, \012                         __global D_TYPE* restrict output_DRAM)\012{\012    // get index of the work item\012    // int index = get_global_id(0);\012\012    // add the vector elements\012    // z[index] = x[index] + y[index];\012\012    const int access_idx[] = {3, 99, 38, 72, 29, 57, 1, 72, 36, 76, 35, 50, 37, 57, \012      13, 66, 26, 70, 41, 93, 48, 82, 44, 78, 25, 52, 3, 92, 36, 56, 46, 88};\012\012    int output_local[BATCH_SIZE];\012    int embedding_local[BATCH_SIZE * INPUT_SIZE];\012\012    // load \012    for (int batch = 0; batch < BATCH_NUM; batch++) {\012        for (int item = 0; item < BATCH_SIZE; item++) {\012\012            int idx = access_idx[item];\012            int local_start_idx = item * INPUT_SIZE;\012            // 3 tables\012            for (int count = 0; count < DATA_SIZE_0; count++) {\012                embedding_local[VECTOR_START_0 + local_start_idx + count] = \012                    table_DRAM[ADDR_START_TABLE_0 + idx * DATA_SIZE_0 + count];\012            }\012            for (int count = 0; count < DATA_SIZE_1; count++) {\012                embedding_local[VECTOR_START_1 + local_start_idx + count] = \012                    table_DRAM[ADDR_START_TABLE_1 + idx * DATA_SIZE_1 + count];\012            }\012            for (int count = 0; count < DATA_SIZE_2; count++) {\012                embedding_local[VECTOR_START_2 + local_start_idx + count] = \012                    table_DRAM[ADDR_START_TABLE_2 + idx * DATA_SIZE_2 + count];\012            }\012        }\012    }\012\012    // compute\012    for (int item = 0; item < BATCH_SIZE; item++) {\012\012        int local_start_idx = item * INPUT_SIZE;\012        D_TYPE result = 0;\012        #pragma unroll 4\012        for (int count = 0; count < INPUT_SIZE; count++) {\012            result += embedding_local[local_start_idx + count];\012        }\012        output_local[item] = result;\012    }\012\012    // write back\012    for (int item = 0; item < BATCH_SIZE; item++) {\012        output_DRAM[item] = output_local[item];\012    }\012}\012\012"}];