{
  "processor": "Fairchild F8",
  "manufacturer": "Fairchild",
  "year": 1975,
  "schema_version": "1.0",
  "source": "F8 Guide to Programming, Fairchild 1977",
  "instruction_count": 72,
  "instructions": [
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "A,KU", "flags_affected": "none", "notes": "Load A from KU (stack upper byte)"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "A,KL", "flags_affected": "none", "notes": "Load A from KL (stack lower byte)"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "A,QU", "flags_affected": "none", "notes": "Load A from QU"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "A,QL", "flags_affected": "none", "notes": "Load A from QL"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "KU,A", "flags_affected": "none", "notes": "Load KU from A"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "KL,A", "flags_affected": "none", "notes": "Load KL from A"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "QU,A", "flags_affected": "none", "notes": "Load QU from A"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "QL,A", "flags_affected": "none", "notes": "Load QL from A"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "A,r", "flags_affected": "none", "notes": "Load A from scratchpad register r"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "r,A", "flags_affected": "none", "notes": "Load scratchpad register r from A"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "A,IS", "flags_affected": "none", "notes": "Load A from ISAR"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "IS,A", "flags_affected": "none", "notes": "Load ISAR from A"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "DC,H", "flags_affected": "none", "notes": "Load DC from H (DC0 from scratch regs 10-11)"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "H,DC", "flags_affected": "none", "notes": "Load H from DC (scratch regs 10-11 from DC0)"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "DC,Q", "flags_affected": "none", "notes": "Load DC from Q register pair"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "Q,DC", "flags_affected": "none", "notes": "Load Q from DC"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "K,P", "flags_affected": "none", "notes": "Load K from PC1 (save return address)"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "P,K", "flags_affected": "none", "notes": "Load PC1 from K (restore return address)"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "P0,Q", "flags_affected": "none", "notes": "Load PC0 from Q register pair"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "W,J", "flags_affected": "none", "notes": "Load W (status) from scratchpad J (reg 9)"},
    {"mnemonic": "LR", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "J,W", "flags_affected": "none", "notes": "Load scratchpad J from W (status)"},
    {"mnemonic": "LI", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load A with immediate value (2.5 machine cycles)"},
    {"mnemonic": "LIS", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "short_immediate", "flags_affected": "none", "notes": "Load A with short immediate (0-15)"},
    {"mnemonic": "LM", "bytes": 1, "cycles": 5, "category": "memory", "addressing_mode": "indirect_DC", "flags_affected": "none", "notes": "Load A from memory at DC, DC incremented"},
    {"mnemonic": "ST", "bytes": 1, "cycles": 5, "category": "memory", "addressing_mode": "indirect_DC", "flags_affected": "none", "notes": "Store A to memory at DC, DC incremented"},
    {"mnemonic": "AM", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "indirect_DC", "flags_affected": "OVF,Z,C,S", "notes": "Add memory at DC to A, DC incremented"},
    {"mnemonic": "AI", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OVF,Z,C,S", "notes": "Add immediate to A"},
    {"mnemonic": "AS", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "scratchpad", "flags_affected": "OVF,Z,C,S", "notes": "Add scratchpad register r to A"},
    {"mnemonic": "ASD", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "scratchpad", "flags_affected": "OVF,Z,C,S", "notes": "Add scratchpad decimal (BCD add)"},
    {"mnemonic": "NM", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "indirect_DC", "flags_affected": "OVF,Z,C,S", "notes": "AND memory at DC to A"},
    {"mnemonic": "NI", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OVF,Z,C,S", "notes": "AND immediate to A"},
    {"mnemonic": "NS", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "scratchpad", "flags_affected": "OVF,Z,C,S", "notes": "AND scratchpad register r to A"},
    {"mnemonic": "OM", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "indirect_DC", "flags_affected": "OVF,Z,C,S", "notes": "OR memory at DC to A"},
    {"mnemonic": "OI", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OVF,Z,C,S", "notes": "OR immediate to A"},
    {"mnemonic": "OS", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "scratchpad", "flags_affected": "OVF,Z,C,S", "notes": "OR scratchpad register r to A"},
    {"mnemonic": "XM", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "indirect_DC", "flags_affected": "OVF,Z,C,S", "notes": "XOR memory at DC to A"},
    {"mnemonic": "XI", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OVF,Z,C,S", "notes": "XOR immediate to A"},
    {"mnemonic": "XS", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "scratchpad", "flags_affected": "OVF,Z,C,S", "notes": "XOR scratchpad register r to A"},
    {"mnemonic": "CM", "bytes": 1, "cycles": 5, "category": "alu", "addressing_mode": "indirect_DC", "flags_affected": "OVF,Z,C,S", "notes": "Compare memory at DC to A"},
    {"mnemonic": "CI", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OVF,Z,C,S", "notes": "Compare immediate to A"},
    {"mnemonic": "INC", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "OVF,Z,C,S", "notes": "Increment A"},
    {"mnemonic": "COM", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "OVF,Z,C,S", "notes": "Complement A (one's complement)"},
    {"mnemonic": "CLR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Clear accumulator"},
    {"mnemonic": "SL", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied_1", "flags_affected": "OVF,Z,C,S", "notes": "Shift left 1 bit"},
    {"mnemonic": "SL", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied_4", "flags_affected": "OVF,Z,C,S", "notes": "Shift left 4 bits"},
    {"mnemonic": "SR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied_1", "flags_affected": "OVF,Z,C,S", "notes": "Shift right 1 bit"},
    {"mnemonic": "SR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied_4", "flags_affected": "OVF,Z,C,S", "notes": "Shift right 4 bits"},
    {"mnemonic": "DS", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "scratchpad", "flags_affected": "OVF,Z,C,S", "notes": "Decrement scratchpad register (1.5 machine cycles)"},
    {"mnemonic": "BR", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch unconditional (3.5 machine cycles)"},
    {"mnemonic": "BT", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if true; 3.5 taken, 3 not taken"},
    {"mnemonic": "BF", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if false; 3.5 taken, 3 not taken"},
    {"mnemonic": "BZ", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if zero"},
    {"mnemonic": "BNZ", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if not zero"},
    {"mnemonic": "BC", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if carry"},
    {"mnemonic": "BNC", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if no carry"},
    {"mnemonic": "BN", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if negative"},
    {"mnemonic": "BNO", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if no overflow"},
    {"mnemonic": "BR7", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative_conditional", "flags_affected": "none", "notes": "Branch if ISAR lower 3 bits not all 1s"},
    {"mnemonic": "JMP", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to absolute address (3.5 machine cycles)"},
    {"mnemonic": "PI", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call subroutine at absolute address (3.5 machine cycles)"},
    {"mnemonic": "PK", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Call subroutine via K stack (2 machine cycles)"},
    {"mnemonic": "POP", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine (2 machine cycles)"},
    {"mnemonic": "IN", "bytes": 2, "cycles": 8, "category": "io", "addressing_mode": "port", "flags_affected": "OVF,Z,C,S", "notes": "Input from port to A (4 machine cycles)"},
    {"mnemonic": "OUT", "bytes": 2, "cycles": 8, "category": "io", "addressing_mode": "port", "flags_affected": "none", "notes": "Output A to port (4 machine cycles)"},
    {"mnemonic": "INS", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "short_port", "flags_affected": "OVF,Z,C,S", "notes": "Input from short port (0-1) to A"},
    {"mnemonic": "OUTS", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "short_port", "flags_affected": "none", "notes": "Output A to short port (0-1)"},
    {"mnemonic": "DI", "bytes": 1, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "ICB", "notes": "Disable interrupts"},
    {"mnemonic": "EI", "bytes": 1, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "ICB", "notes": "Enable interrupts"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "LISU", "bytes": 1, "cycles": 1, "category": "special", "addressing_mode": "short_immediate", "flags_affected": "none", "notes": "Load upper ISAR octal digit (0-7)"},
    {"mnemonic": "LISL", "bytes": 1, "cycles": 1, "category": "special", "addressing_mode": "short_immediate", "flags_affected": "none", "notes": "Load lower ISAR octal digit (0-7)"},
    {"mnemonic": "XDC", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Exchange DC0 and DC1 data counters"}
  ]
}
