$date
	Mon Dec  8 15:55:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module perfect_tb $end
$var wire 1 ! perfect $end
$var reg 16 " num [15:0] $end
$scope module dut $end
$var wire 16 # num [15:0] $end
$var reg 16 $ I [15:0] $end
$var reg 1 ! perfect $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 %
b110 $
b110 #
b110 "
1!
$end
#1
0!
b1000 %
b1001 $
b1111 "
b1111 #
#2
1!
b1111 %
b11100 $
b11100 "
b11100 #
#3
0!
b111110101 %
b10100111100 $
b1111101000 "
b1111101000 #
#4
1!
b111111100001 %
b1111111000000 $
b1111111000000 "
b1111111000000 #
#5
