Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Jun  3 17:42:59 2024
| Host         : agent-32 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu19eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   380 |
|    Minimum number of control sets                        |   380 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   322 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   380 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |    69 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     3 |
| >= 16              |   136 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2806 |          523 |
| No           | No                    | Yes                    |             208 |           58 |
| No           | Yes                   | No                     |             589 |          198 |
| Yes          | No                    | No                     |            1916 |          401 |
| Yes          | No                    | Yes                    |             159 |           32 |
| Yes          | Yes                   | No                     |            1536 |          353 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                                            Enable Signal                                                                                                                                           |                                                                                                                Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                   | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                   | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                   |                1 |              1 |         1.00 |
| ~design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                             |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                             |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                  |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                      | design_1_i/debug_core/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                                                            | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                                                           | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                                                            | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                                                           | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                                                | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                                                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                                     | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                           |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                         |                2 |              2 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                                                | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]        |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]        |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]        |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                                               | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                                                      | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                                                | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                             | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                             | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]        |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                                                                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                                                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                 | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                          | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                       |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                                                                                                                                         | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_5_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                                               | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O                                                                                                                                                                                           | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/debug_core/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel                                                                                                                                                                                                        | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              7 |         1.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                        | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                          |                1 |              7 |         7.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                        | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                  | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                         | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                  | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
| ~design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                           |                2 |              8 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                                                                   | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                  | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                           | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                          |                2 |              9 |         4.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01__6                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                       | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                 |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                           |                2 |             10 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                       | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                9 |             10 |         1.11 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                6 |             10 |         1.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[10]_i_1_n_0                                                                                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                7 |             11 |         1.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                                                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                8 |             12 |         1.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                           |                1 |             12 |        12.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                           |                2 |             12 |         6.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                6 |             12 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                      |                5 |             15 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                       |                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                | design_1_i/debug_core/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                  |                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                                                  | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                     |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                               |                1 |             16 |        16.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                           |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                           |                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                           |                3 |             16 |         5.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                 | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                          |                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                       |                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |               15 |             16 |         1.07 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |               14 |             16 |         1.14 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                      |                                                                                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                3 |             17 |         5.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                           |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                           |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                2 |             18 |         9.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          |                                                                                                                                                                                                                                                |                2 |             20 |        10.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                          |                                                                                                                                                                                                                                                |                2 |             20 |        10.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                                     | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                8 |             21 |         2.62 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                |                8 |             21 |         2.62 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                |                9 |             22 |         2.44 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                4 |             25 |         6.25 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             25 |         6.25 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                4 |             25 |         6.25 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                          |                8 |             27 |         3.38 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                |                3 |             28 |         9.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                2 |             28 |        14.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |                4 |             28 |         7.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                |                3 |             29 |         9.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                |                6 |             29 |         4.83 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               15 |             30 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                 |                6 |             31 |         5.17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               25 |             32 |         1.28 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                                                           | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             32 |         8.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               24 |             32 |         1.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                                                                | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O                                                                                                                                                                                            | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O                                                                                                                                          |                2 |             32 |        16.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               18 |             33 |         1.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[1]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                          |                6 |             34 |         5.67 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                |                3 |             34 |        11.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                |                3 |             34 |        11.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                |               10 |             34 |         3.40 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               15 |             35 |         2.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | design_1_i/debug_core/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               10 |             36 |         3.60 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                |               13 |             36 |         2.77 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                        |               11 |             36 |         3.27 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               11 |             39 |         3.55 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               11 |             39 |         3.55 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                |               12 |             48 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                |               12 |             48 |         4.00 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |                8 |             49 |         6.12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |               11 |             49 |         4.45 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                                |               10 |             57 |         5.70 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                                                                     | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               18 |             64 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |               23 |             65 |         2.83 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                |               23 |             72 |         3.13 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                |               32 |             72 |         2.25 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               30 |             91 |         3.03 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/debug_core/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               33 |             91 |         2.76 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                       |               28 |             98 |         3.50 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               24 |            103 |         4.29 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |              503 |           2961 |         5.89 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


