/* Generated by Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:1.1-264.10" *)
module SodorInternalTile_1stage(clock, reset, io_debug_port_req_valid, io_debug_port_req_bits_addr, io_debug_port_req_bits_data, io_debug_port_req_bits_fcn, io_debug_port_req_bits_typ, io_debug_port_resp_valid, io_debug_port_resp_bits_data, io_master_port_0_req_valid, io_master_port_0_req_bits_addr, io_master_port_0_req_bits_data, io_master_port_0_req_bits_fcn, io_master_port_0_req_bits_typ, io_master_port_0_resp_valid, io_master_port_0_resp_bits_data, io_master_port_1_req_valid, io_master_port_1_req_bits_addr, io_master_port_1_req_bits_data, io_master_port_1_req_bits_fcn, io_master_port_1_req_bits_typ
, io_master_port_1_resp_valid, io_master_port_1_resp_bits_data, io_interrupt_debug, io_interrupt_mtip, io_interrupt_msip, io_interrupt_meip, io_hartid, io_reset_vector);
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0000_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0001_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0002_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0003_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0004_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0005_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0006_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0007_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0008_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0009_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0010_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0011_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0012_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0013_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0014_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0015_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0016_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0017_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0018_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0019_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0020_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0021_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0022_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0023_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0024_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0025_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0026_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0027_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0028_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0029_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0030_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0031_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0032_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0033_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0034_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0035_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0036_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0037_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0038_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0039_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0040_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0041_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0042_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0043_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0044_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [9:0] _0045_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0046_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  wire [7:0] _0047_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:236.27-236.83" *)
  wire _0048_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:240.29-240.81" *)
  wire _0049_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:253.27-253.83" *)
  wire _0050_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:257.29-257.81" *)
  wire _0051_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:270.27-270.83" *)
  wire _0052_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:274.29-274.81" *)
  wire _0053_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:287.27-287.83" *)
  wire _0054_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:291.29-291.81" *)
  wire _0055_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:308.26-308.82" *)
  wire _0056_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:326.27-326.79" *)
  wire _0057_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.9-328.42" *)
  wire _0058_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.9-331.46" *)
  wire _0059_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.9-334.42" *)
  wire _0060_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.9-337.46" *)
  wire _0061_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.9-340.42" *)
  wire _0062_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.9-343.46" *)
  wire _0063_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.9-346.42" *)
  wire _0064_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.9-349.46" *)
  wire _0065_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:226.60-226.67" *)
  wire [7:0] _0066_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:232.58-232.65" *)
  wire [7:0] _0067_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:229.60-229.67" *)
  wire [7:0] _0068_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:243.60-243.67" *)
  wire [7:0] _0069_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:249.58-249.65" *)
  wire [7:0] _0070_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:246.60-246.67" *)
  wire [7:0] _0071_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:260.60-260.67" *)
  wire [7:0] _0072_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:266.58-266.65" *)
  wire [7:0] _0073_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:263.60-263.67" *)
  wire [7:0] _0074_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:277.60-277.67" *)
  wire [7:0] _0075_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:283.58-283.65" *)
  wire [7:0] _0076_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:280.60-280.67" *)
  wire [7:0] _0077_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0078_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0079_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0080_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0081_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0082_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0083_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0084_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0085_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0086_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0087_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0088_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0089_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0090_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0091_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0092_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0093_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0094_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0095_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0096_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0097_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0098_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [9:0] _0099_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0100_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:0.0-0.0" *)
  reg [7:0] _0101_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:300.60-300.99" *)
  wire _0102_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:311.60-311.99" *)
  wire _0103_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:318.58-318.95" *)
  wire _0104_;
  wire [7:0] _0105_;
  wire _0106_;
  wire [7:0] _0107_;
  wire _0108_;
  wire [9:0] _0109_;
  wire _0110_;
  wire [7:0] _0111_;
  wire _0112_;
  wire [7:0] _0113_;
  wire _0114_;
  wire [9:0] _0115_;
  wire _0116_;
  wire [7:0] _0117_;
  wire _0118_;
  wire [7:0] _0119_;
  wire _0120_;
  wire [9:0] _0121_;
  wire _0122_;
  wire [7:0] _0123_;
  wire _0124_;
  wire [7:0] _0125_;
  wire _0126_;
  wire [9:0] _0127_;
  wire _0128_;
  wire [7:0] _0129_;
  wire _0130_;
  wire [7:0] _0131_;
  wire _0132_;
  wire [9:0] _0133_;
  wire _0134_;
  wire [7:0] _0135_;
  wire _0136_;
  wire [7:0] _0137_;
  wire _0138_;
  wire [9:0] _0139_;
  wire _0140_;
  wire [7:0] _0141_;
  wire _0142_;
  wire [7:0] _0143_;
  wire _0144_;
  wire [9:0] _0145_;
  wire _0146_;
  wire [7:0] _0147_;
  wire _0148_;
  wire [7:0] _0149_;
  wire _0150_;
  wire [9:0] _0151_;
  wire _0152_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:158.52-158.87" *)
  wire [2:0] _0153_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:159.52-159.87" *)
  wire [2:0] _0154_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:160.50-160.83" *)
  wire [2:0] _0155_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.31-43.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0156_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0157_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.32-48.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0158_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0159_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.32-53.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0160_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0161_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.32-58.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0162_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0163_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0164_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0165_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0166_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0167_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0168_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire _0169_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.31-41.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0170_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.32-46.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0171_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.32-51.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0172_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.32-56.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0173_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.31-42.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0174_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.32-47.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0175_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.32-52.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0176_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.32-57.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0177_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.31-32.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [10:0] _0178_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.33-15.65|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [31:0] _0179_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.26-27.38|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] _0180_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] _0181_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] _0182_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.57|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] _0183_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.70|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0184_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0185_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0186_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.31-40.53|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0187_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.78|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0188_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.32-45.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0189_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0190_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.32-50.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0191_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0192_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.32-55.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0193_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] _0194_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.31-43.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0195_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0196_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.32-48.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0197_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0198_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.32-53.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0199_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0200_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.32-58.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0201_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0202_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0203_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0204_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0205_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0206_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0207_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire _0208_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.31-41.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0209_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.32-46.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0210_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.32-51.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0211_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.32-56.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0212_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.31-42.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0213_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.32-47.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0214_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.32-52.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0215_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.32-57.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0216_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.31-32.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [10:0] _0217_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.33-15.65|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [31:0] _0218_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.26-27.38|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] _0219_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] _0220_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] _0221_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.57|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] _0222_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.70|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0223_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0224_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0225_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.31-40.53|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0226_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.78|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0227_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.32-45.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0228_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0229_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.32-50.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0230_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0231_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.32-55.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0232_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] _0233_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.31-43.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0234_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0235_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.32-48.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0236_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0237_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.32-53.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0238_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0239_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.32-58.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0240_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0241_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0242_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0243_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0244_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0245_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0246_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire _0247_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.31-41.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0248_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.32-46.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0249_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.32-51.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0250_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.32-56.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0251_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.31-42.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0252_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.32-47.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0253_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.32-52.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0254_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.32-57.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0255_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.31-32.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [10:0] _0256_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.33-15.65|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [31:0] _0257_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.26-27.38|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] _0258_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] _0259_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] _0260_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.57|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] _0261_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.70|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0262_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0263_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0264_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.31-40.53|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0265_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.78|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0266_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.32-45.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0267_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0268_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.32-50.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0269_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0270_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.32-55.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0271_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] _0272_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:45.27-45.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire _0273_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:46.27-46.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire _0274_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:47.27-47.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire _0275_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:48.27-48.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire _0276_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire _0277_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire _0278_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire _0279_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:19.33-19.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [62:0] _0280_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:31.31-31.51|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [10:0] _0281_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:34.40-34.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [6:0] _0282_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] _0283_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] _0284_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] _0285_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:45.27-45.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire _0286_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:46.27-46.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire _0287_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:47.27-47.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire _0288_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:48.27-48.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire _0289_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire _0290_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire _0291_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire _0292_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:19.33-19.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [62:0] _0293_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:31.31-31.51|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [10:0] _0294_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:34.40-34.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [6:0] _0295_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] _0296_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] _0297_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] _0298_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:412.3-420.6|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0299_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:34.29-34.51|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] _0300_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:387.35-387.75|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0301_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:388.27-388.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0302_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.19-391.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0303_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:393.19-393.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0304_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:397.30-397.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0305_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.27-401.74|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0306_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:43.32-43.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] _0307_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:52.32-52.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] _0308_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:56.32-56.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] _0309_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:35.25-35.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0310_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:36.25-36.45|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0311_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:37.25-37.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0312_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:371.42-371.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0313_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:372.42-372.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0314_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:373.42-373.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0315_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:374.42-374.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0316_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:375.42-375.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0317_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:376.42-376.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0318_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:377.42-377.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0319_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:378.42-378.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0320_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:379.42-379.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0321_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:38.25-38.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0322_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:39.25-39.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0323_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.20-391.33|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0324_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.36-391.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0325_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.53-391.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0326_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:40.26-40.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0327_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:41.26-41.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0328_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:42.26-42.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0329_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:44.26-44.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0330_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:45.26-45.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0331_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:46.26-46.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0332_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:47.26-47.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0333_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:48.26-48.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0334_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:49.26-49.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0335_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:50.26-50.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0336_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:51.26-51.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0337_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:53.26-53.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0338_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:54.26-54.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0339_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:55.26-55.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0340_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:57.26-57.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0341_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:58.26-58.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0342_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:59.26-59.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0343_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:60.26-60.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0344_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:61.26-61.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0345_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:62.26-62.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0346_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:63.26-63.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0347_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:64.26-64.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0348_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:65.26-65.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0349_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:66.26-66.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0350_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:67.26-67.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0351_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:68.26-68.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0352_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:69.26-69.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0353_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:70.26-70.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0354_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:71.26-71.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0355_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:72.26-72.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0356_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:73.26-73.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0357_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:74.26-74.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0358_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:75.26-75.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0359_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:76.26-76.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0360_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:77.26-77.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0361_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:78.26-78.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0362_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:79.26-79.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0363_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:80.26-80.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0364_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:81.26-81.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0365_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:82.26-82.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0366_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:83.26-83.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0367_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:84.26-84.51|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0368_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:85.26-85.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0369_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:86.26-86.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0370_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:87.26-87.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0371_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:365.41-365.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0372_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:367.41-367.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0373_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:368.42-368.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0374_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:385.37-385.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [5:0] _0375_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:393.19-393.31|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0376_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:397.39-397.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0377_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.77-401.84|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0378_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.25-401.85|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0379_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.105-289.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0380_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.87-289.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0381_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.69-289.43|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0382_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.51-289.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0383_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:289.9-289.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0384_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.105-299.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0385_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.87-299.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0386_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.69-299.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0387_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.51-299.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0388_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.99-299.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0389_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.81-299.51|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0390_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.63-299.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0391_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.45-299.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0392_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.27-299.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0393_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.9-299.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0394_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.95-299.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0395_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.77-299.45|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0396_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.59-299.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0397_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.41-299.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0398_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.23-299.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0399_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.5-299.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0400_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.95-299.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0401_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.77-299.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0402_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.59-299.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0403_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.41-299.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0404_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.23-299.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0405_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.5-299.43|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0406_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:299.5-299.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0407_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.85-302.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0408_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.68-302.117|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0409_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.51-302.118|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0410_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.34-302.119|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0411_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.17-302.120|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0412_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.102-304.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0413_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.85-304.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0414_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.68-304.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0415_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.51-304.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0416_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.34-304.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0417_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.17-304.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0418_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:304.5-304.36|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0419_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:305.68-305.99|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0420_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:305.50-305.100|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0421_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:389.17-389.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0422_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.20-391.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0423_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:400.25-400.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0424_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.37-401.73|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0425_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.27-401.84|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0426_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:402.26-402.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0427_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:407.26-407.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0428_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:409.29-409.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0429_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:409.29-409.79|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0430_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.99-93.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0431_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.81-93.62|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0432_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.63-93.63|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0433_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.45-93.64|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0434_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.27-93.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0435_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.95-93.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0436_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.77-93.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0437_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.59-93.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0438_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.41-93.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0439_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.23-93.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0440_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.5-93.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0441_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.95-93.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0442_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.77-93.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0443_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.59-93.51|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0444_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.41-93.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0445_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.23-93.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0446_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.5-93.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0447_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.95-93.43|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0448_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.77-93.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0449_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.59-93.45|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0450_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.41-93.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0451_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.23-93.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0452_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.5-93.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0453_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.95-93.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0454_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.77-93.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0455_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.59-93.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0456_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.41-93.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0457_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.23-93.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0458_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.5-93.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0459_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:93.5-93.36|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0460_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.91-97.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0461_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.74-97.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0462_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.57-97.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0463_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.40-97.72|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0464_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.23-97.73|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0465_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.95-97.63|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0466_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.77-97.64|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0467_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.59-97.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0468_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.41-97.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0469_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.23-97.67|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0470_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.5-97.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0471_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.95-97.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0472_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.77-97.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0473_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.59-97.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0474_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.41-97.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0475_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.23-97.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0476_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.5-97.62|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0477_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:97.23-97.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0478_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:97.5-97.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:388.27-388.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0486_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:384.37-384.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [5:0] _0487_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:383.37-383.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0488_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:100.32-100.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0489_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:101.32-101.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0490_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:102.32-102.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0491_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:103.32-103.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0492_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:104.32-104.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0493_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:105.32-105.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0494_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:106.32-106.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0495_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:107.32-107.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0496_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:108.32-108.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0497_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:109.32-109.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0498_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:110.32-110.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0499_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:111.32-111.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0500_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:112.32-112.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0501_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:113.32-113.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0502_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:114.32-114.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0503_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:115.32-115.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0504_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:116.32-116.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0505_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:117.32-117.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0506_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:118.32-118.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0507_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:119.32-119.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0508_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:120.32-120.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0509_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:121.32-121.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0510_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:122.32-122.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0511_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:123.32-123.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0512_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:124.32-124.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0513_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:125.32-125.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0514_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:126.32-126.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0515_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:127.32-127.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0516_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:128.32-128.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0517_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:129.32-129.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0518_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:130.32-130.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0519_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:131.32-131.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0520_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:132.32-132.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0521_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:133.32-133.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0522_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:134.27-134.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0523_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:135.32-135.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0524_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:136.32-136.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0525_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:137.32-137.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0526_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:138.32-138.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0527_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:139.32-139.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0528_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:140.32-140.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0529_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:141.32-141.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0530_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:142.32-142.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0531_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:143.32-143.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0532_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:144.32-144.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0533_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:145.32-145.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0534_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:146.32-146.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0535_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:147.32-147.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0536_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:148.32-148.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0537_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:149.32-149.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0538_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:150.32-150.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0539_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:151.32-151.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0540_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:152.32-152.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0541_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:153.32-153.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0542_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:154.32-154.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0543_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:155.32-155.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0544_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:156.32-156.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0545_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:157.32-157.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0546_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:158.32-158.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0547_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:159.32-159.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0548_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:160.32-160.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0549_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:161.32-161.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0550_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:162.32-162.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0551_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:163.32-163.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0552_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:164.32-164.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0553_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:165.32-165.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0554_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:166.32-166.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0555_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:167.32-167.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0556_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:168.32-168.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0557_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:169.32-169.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0558_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:170.32-170.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0559_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:171.32-171.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0560_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:172.32-172.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0561_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:173.32-173.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0562_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:174.32-174.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0563_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:175.32-175.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0564_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:176.32-176.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0565_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:177.32-177.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0566_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:178.32-178.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0567_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:179.32-179.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0568_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:180.32-180.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0569_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:181.32-181.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0570_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:182.32-182.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0571_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:183.32-183.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0572_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:184.32-184.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0573_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:185.32-185.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0574_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:186.32-186.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0575_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:187.32-187.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0576_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:188.32-188.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0577_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:189.32-189.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0578_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:190.32-190.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0579_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:191.32-191.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0580_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:192.32-192.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0581_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:193.32-193.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0582_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:194.32-194.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0583_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:195.32-195.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0584_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:196.32-196.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0585_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:197.32-197.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0586_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:198.32-198.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0587_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:199.32-199.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0588_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:200.32-200.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0589_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:201.32-201.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0590_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:202.32-202.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0591_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:203.32-203.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0592_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:204.32-204.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0593_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:205.32-205.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0594_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:206.32-206.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0595_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:207.32-207.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0596_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:208.32-208.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0597_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:209.32-209.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0598_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:210.32-210.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0599_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:211.32-211.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0600_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:212.32-212.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0601_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:213.32-213.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0602_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:214.32-214.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0603_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:215.32-215.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0604_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:216.32-216.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0605_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:217.32-217.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0606_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:218.32-218.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0607_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:219.32-219.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0608_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:220.32-220.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0609_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:221.32-221.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0610_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:222.32-222.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0611_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:223.32-223.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0612_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:224.32-224.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0613_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:225.32-225.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0614_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:226.32-226.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0615_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:227.32-227.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0616_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:228.32-228.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0617_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:229.32-229.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0618_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:230.32-230.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0619_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:231.32-231.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0620_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:232.32-232.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0621_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:233.32-233.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0622_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:234.32-234.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0623_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:235.32-235.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0624_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:236.32-236.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0625_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:237.32-237.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0626_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:238.32-238.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0627_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:239.32-239.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0628_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:240.32-240.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0629_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:241.32-241.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0630_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:242.32-242.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0631_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:243.32-243.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0632_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:244.32-244.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0633_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:245.32-245.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0634_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:246.32-246.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0635_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:247.32-247.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0636_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:248.32-248.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0637_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:249.32-249.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0638_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:250.32-250.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0639_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:251.32-251.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0640_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:252.32-252.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0641_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:253.32-253.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0642_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:254.32-254.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0643_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:255.32-255.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0644_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:256.32-256.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0645_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:257.32-257.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0646_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:258.32-258.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0647_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:259.32-259.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0648_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:260.32-260.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0649_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:261.32-261.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0650_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:262.32-262.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0651_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:263.32-263.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0652_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:264.32-264.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0653_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:265.32-265.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0654_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:266.32-266.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0655_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:267.32-267.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0656_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:268.32-268.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0657_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:269.32-269.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0658_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:270.32-270.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0659_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:271.32-271.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0660_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:272.32-272.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0661_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:273.32-273.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0662_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:274.32-274.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0663_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:275.32-275.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0664_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:276.32-276.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0665_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:277.32-277.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0666_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:278.32-278.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0667_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:279.32-279.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0668_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:280.32-280.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0669_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:281.32-281.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0670_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:282.32-282.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0671_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:283.32-283.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0672_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:284.32-284.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0673_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:285.32-285.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0674_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:286.32-286.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0675_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:287.32-287.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0676_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.27-289.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0677_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:290.27-290.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0678_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:291.27-291.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0679_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:292.27-292.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0680_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:293.27-293.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0681_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:294.27-294.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0682_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.27-299.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0683_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:300.27-300.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0684_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:301.27-301.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0685_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:305.27-305.100|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0686_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:306.27-306.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0687_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:307.27-307.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0688_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:308.27-308.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0689_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:309.17-309.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0690_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:310.32-310.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0691_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:311.32-311.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0692_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:312.32-312.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0693_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:313.32-313.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0694_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:314.32-314.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0695_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:315.32-315.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0696_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:316.32-316.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0697_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:317.22-317.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0698_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:318.32-318.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0699_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:319.32-319.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0700_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:320.32-320.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0701_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:321.32-321.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0702_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:322.32-322.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0703_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:323.32-323.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0704_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:324.32-324.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0705_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:325.32-325.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0706_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:326.32-326.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0707_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:327.32-327.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0708_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:328.32-328.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0709_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:329.32-329.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0710_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:330.32-330.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0711_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:331.32-331.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0712_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:332.32-332.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0713_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:333.32-333.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0714_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:334.32-334.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0715_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:335.32-335.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0716_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:336.32-336.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0717_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:337.32-337.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0718_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:338.32-338.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0719_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:339.32-339.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0720_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:340.32-340.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0721_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:341.32-341.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0722_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:342.32-342.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0723_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:343.32-343.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0724_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:344.32-344.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0725_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:345.32-345.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0726_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:346.32-346.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0727_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:347.32-347.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0728_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:348.32-348.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0729_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:349.32-349.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0730_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:350.32-350.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0731_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:351.32-351.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0732_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:352.32-352.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0733_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:353.32-353.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0734_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:354.32-354.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0735_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:355.32-355.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0736_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:356.32-356.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0737_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:357.32-357.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0738_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:358.32-358.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0739_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:359.32-359.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0740_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:360.32-360.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0741_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:361.32-361.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0742_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:362.32-362.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0743_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:363.32-363.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0744_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:364.22-364.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0745_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:365.41-365.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0746_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:366.41-366.67|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0747_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:367.41-367.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0748_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:368.42-368.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0749_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:369.42-369.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0750_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:370.42-370.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0751_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:371.42-371.74|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0752_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:372.42-372.95|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0753_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:373.42-373.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0754_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:374.42-374.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0755_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:375.42-375.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0756_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:376.42-376.115|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0757_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:377.42-377.115|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0758_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:378.42-378.115|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0759_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:379.42-379.95|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0760_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:380.36-380.91|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0761_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:382.18-382.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0762_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:392.24-392.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0763_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:394.42-394.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0764_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:395.44-395.101|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0765_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:396.44-396.88|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0766_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:398.33-398.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0767_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:399.33-399.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0768_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:402.26-402.89|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0769_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:403.27-403.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0770_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:404.27-404.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0771_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:405.27-405.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0772_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:406.26-406.64|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] _0773_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:407.26-407.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire _0774_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:408.27-408.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0775_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:411.34-411.89|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] _0776_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:98.32-98.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0777_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:99.32-99.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] _0778_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] _0779_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0780_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0781_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] _0782_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0783_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0784_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0785_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0786_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0787_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0788_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] _0789_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0790_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0791_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] _0792_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0793_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0794_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:134.26-134.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0795_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:144.38-144.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0796_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:150.28-150.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0797_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:155.27-155.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0798_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:196.30-196.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0799_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:145.33-145.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0800_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:160.39-160.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0801_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.39-161.86|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0802_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:163.40-163.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0803_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:170.26-170.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0804_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.18-171.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0805_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.18-171.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0806_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:200.30-200.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0807_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:330.29-330.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0808_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:340.25-340.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0809_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:345.33-345.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0810_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:365.9-365.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0811_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:368.9-368.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0812_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:127.22-127.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0813_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:128.24-128.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0814_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:129.24-129.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0815_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:130.24-130.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0816_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:131.24-131.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0817_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:158.39-158.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0818_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:159.39-159.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0819_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:160.58-160.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0820_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.57-161.86|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0821_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:162.40-162.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0822_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:163.64-163.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0823_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:173.22-173.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0824_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:174.22-174.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0825_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:175.22-175.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0826_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:176.24-176.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0827_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:179.24-179.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0828_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:184.22-184.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0829_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:186.24-186.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0830_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:187.24-187.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0831_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:188.24-188.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0832_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:197.24-197.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0833_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:199.24-199.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0834_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:201.24-201.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0835_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:203.25-203.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0836_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:205.25-205.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0837_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:209.25-209.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0838_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:211.25-211.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0839_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:215.25-215.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0840_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:217.25-217.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0841_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:219.25-219.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0842_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:231.24-231.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0843_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:232.24-232.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0844_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:233.24-233.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0845_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:238.26-238.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0846_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:239.28-239.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0847_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:240.28-240.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0848_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:241.28-241.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0849_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:249.22-249.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0850_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:250.22-250.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0851_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:251.22-251.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0852_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:252.22-252.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0853_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:253.22-253.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0854_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:341.25-341.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0855_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:208.25-208.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0856_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:210.25-210.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0857_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:342.25-342.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0858_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:343.26-343.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0859_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:320.47-320.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0860_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:323.40-323.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0861_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:326.40-326.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0862_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:0.0-0.0|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [4:0] _0863_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:0.0-0.0|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] _0864_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:0.0-0.0|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] _0865_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:0.0-0.0|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [4:0] _0866_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:0.0-0.0|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] _0867_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:0.0-0.0|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] _0868_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:140.26-140.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0869_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:172.16-172.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0870_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:185.26-185.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0871_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:245.33-245.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0872_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:246.35-246.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0873_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:338.34-338.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0874_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:156.14-156.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0875_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:157.16-157.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0876_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:170.45-170.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0877_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.34-171.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0878_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.54-171.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0879_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:335.30-335.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0880_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:340.45-340.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0881_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:345.52-345.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0882_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:360.26-360.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0883_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.39-161.116|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0884_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:202.30-202.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0885_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:346.35-346.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0886_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:360.28-360.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire [31:0] _0890_;
  wire _0891_;
  wire [31:0] _0892_;
  wire _0893_;
  wire [4:0] _0894_;
  wire _0895_;
  wire [31:0] _0896_;
  wire _0897_;
  wire [31:0] _0898_;
  wire _0899_;
  wire [4:0] _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire [31:0] _0906_;
  wire _0907_;
  wire [31:0] _0908_;
  wire _0909_;
  wire [31:0] _0910_;
  wire _0911_;
  wire [31:0] _0912_;
  wire _0913_;
  wire [31:0] _0914_;
  wire _0915_;
  wire [31:0] _0916_;
  wire _0917_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:160.39-160.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0918_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.39-161.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0919_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:163.40-163.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0920_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:214.31-214.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [62:0] _0921_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:218.31-218.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0922_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:216.31-216.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0923_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:198.30-198.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0924_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:135.30-135.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0925_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:138.22-138.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0926_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:140.26-140.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0927_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:142.33-142.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [19:0] _0928_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:146.30-146.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0929_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:148.33-148.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [10:0] _0930_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:151.30-151.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0931_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:153.33-153.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [18:0] _0932_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:164.35-164.89|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0933_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:165.35-165.95|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0934_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:166.30-166.89|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0935_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:181.30-181.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0936_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:182.30-182.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0937_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:183.25-183.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0938_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:185.26-185.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0939_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:190.33-190.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [19:0] _0940_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:192.30-192.63|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0941_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:193.30-193.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0942_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:194.30-194.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0943_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:195.25-195.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0944_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:206.31-206.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0945_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:207.31-207.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0946_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:220.31-220.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0947_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:221.31-221.76|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0948_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:222.31-222.76|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0949_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:223.31-223.82|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0950_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:224.31-224.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0951_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:225.31-225.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0952_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:226.31-226.76|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0953_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:227.31-227.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0954_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:228.31-228.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0955_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:229.31-229.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0956_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:230.25-230.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0957_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:234.30-234.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0958_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:235.30-235.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0959_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:236.30-236.82|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0960_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:237.25-237.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0961_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:242.34-242.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0962_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:243.34-243.79|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0963_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:244.34-244.84|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0964_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:245.33-245.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0965_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:246.35-246.89|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0966_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:248.21-248.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] _0967_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:249.22-249.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] _0968_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:250.22-250.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] _0969_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:251.22-251.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] _0970_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:252.22-252.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] _0971_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:253.22-253.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] _0972_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:254.22-254.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] _0973_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:327.31-327.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0974_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:337.34-337.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0975_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:338.34-338.88|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0976_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:339.24-339.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0977_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:358.28-358.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0978_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:361.25-361.91|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0979_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:363.24-363.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0980_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:204.31-204.48|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0981_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0982_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:627.3-653.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] _0983_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] _0984_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] _0985_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0986_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0987_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0988_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0989_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0990_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0991_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] _0992_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0993_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0994_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0995_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0996_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0997_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _0998_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _0999_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1000_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1001_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:627.3-653.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1002_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:627.3-653.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [5:0] _1003_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [5:0] _1004_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:110.26-110.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] _1005_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:114.30-114.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] _1006_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:120.28-120.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] _1007_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:124.30-124.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] _1008_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:273.23-273.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] _1009_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:274.23-274.48|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] _1010_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:275.23-275.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] _1011_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:423.31-423.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1012_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:115.24-115.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1013_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:125.24-125.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1014_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:129.26-129.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [15:0] _1015_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:131.36-131.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1016_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:187.28-187.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1017_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:196.30-196.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1018_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:199.31-199.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1019_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:201.31-201.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1020_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:204.31-204.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1021_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:206.31-206.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1022_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:208.31-208.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1023_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:211.31-211.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1024_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:213.31-213.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1025_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:215.31-215.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1026_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:217.31-217.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1027_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:219.31-219.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1028_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:221.31-221.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1029_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:223.31-223.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1030_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:225.32-225.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1031_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:226.32-226.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] _1032_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:233.23-233.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1033_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:236.24-236.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1034_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:238.24-238.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1035_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:240.24-240.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1036_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:242.24-242.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1037_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:244.24-244.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1038_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:246.21-246.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1039_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:247.22-247.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1040_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:248.20-248.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1041_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:249.22-249.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1042_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:250.20-250.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1043_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:256.27-256.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1044_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:258.31-258.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1045_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:261.29-261.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1046_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:261.29-261.94|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1047_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:267.33-267.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1048_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:267.33-267.84|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1049_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:277.19-277.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1050_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:277.19-277.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1051_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:295.20-295.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1052_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:304.26-304.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1053_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:305.20-305.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1054_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:306.20-306.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1055_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:320.29-320.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1056_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:360.28-360.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1057_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:364.31-364.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1058_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:365.40-365.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1059_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:382.26-382.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1060_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.26-422.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1061_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.25-422.109|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1062_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:478.11-478.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1063_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:197.21-197.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1064_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:198.21-198.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1065_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:200.21-200.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1066_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:202.21-202.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1067_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:203.21-203.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1068_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:205.21-205.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1069_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:207.22-207.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1070_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:209.22-209.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1071_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:210.22-210.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1072_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:212.22-212.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1073_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:214.22-214.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1074_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:216.22-216.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1075_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:218.22-218.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1076_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:220.22-220.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1077_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:222.22-222.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1078_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:224.22-224.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1079_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:227.23-227.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1080_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:228.23-228.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1081_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:234.23-234.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1082_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:237.18-237.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1083_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:239.18-239.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1084_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:241.18-241.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1085_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:243.18-243.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1086_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:245.18-245.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1087_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:255.32-255.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1088_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:256.39-256.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1089_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:267.61-267.84|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1090_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:353.18-353.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1091_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:354.18-354.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1092_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:355.18-355.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1093_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:111.17-111.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1094_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:112.23-112.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1095_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:117.15-117.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1096_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:121.17-121.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1097_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:122.23-122.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1098_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:133.35-133.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1099_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:134.35-134.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1100_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:173.27-173.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1101_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:186.33-186.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1102_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:188.23-188.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1103_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:190.23-190.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1104_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:192.23-192.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1105_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:194.23-194.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1106_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:232.28-232.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1107_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:251.42-251.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1108_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:257.36-257.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1109_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:258.31-258.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1110_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:276.18-276.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1111_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:279.24-279.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1112_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:281.21-281.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1113_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:361.29-361.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1114_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:363.31-363.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1115_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.41-422.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1116_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.79-422.109|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1117_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-136.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1118_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-136.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1119_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-136.94|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1120_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-136.112|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1121_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-137.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1122_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-137.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1123_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-137.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1124_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-137.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1125_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-137.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1126_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-137.111|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1127_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-138.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1128_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-138.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1129_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-138.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1130_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-138.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1131_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-138.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1132_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1133_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1134_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.90|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1135_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.109|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1136_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1137_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1138_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1139_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1140_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1141_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.111|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1142_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1143_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1144_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1145_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1146_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1147_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:189.23-189.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1148_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:193.23-193.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1149_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:230.28-230.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1150_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1151_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1152_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.100|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1153_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.112|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1154_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:271.22-271.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1155_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:272.21-272.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1156_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:277.19-277.88|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1157_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:278.19-278.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1158_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:278.19-278.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1159_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:280.26-280.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1160_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:285.19-285.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1161_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:310.20-310.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1162_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:330.36-330.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1163_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:331.36-331.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1164_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:333.36-333.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1165_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:334.36-334.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1166_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:335.36-335.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1167_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:336.36-336.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1168_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:337.36-337.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1169_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:338.36-338.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1170_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:340.36-340.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1171_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:341.36-341.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1172_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:342.36-342.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1173_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:343.36-343.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1174_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:345.36-345.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1175_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:347.36-347.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1176_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:348.36-348.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1177_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:350.36-350.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1178_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:352.36-352.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1179_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:356.19-356.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1180_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:356.19-356.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1181_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:362.31-362.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1182_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:380.25-380.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1183_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:381.20-381.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1184_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:381.20-381.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1185_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:391.25-391.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1186_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:391.25-391.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1187_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.26-422.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1188_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.81-422.108|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1189_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:630.18-630.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1190_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:630.18-630.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1191_;
  wire [57:0] _1192_;
  wire _1193_;
  wire [57:0] _1194_;
  wire _1195_;
  wire [57:0] _1196_;
  wire _1197_;
  wire [57:0] _1198_;
  wire _1199_;
  wire [5:0] _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire [57:0] _1208_;
  wire _1209_;
  wire [57:0] _1210_;
  wire _1211_;
  wire [57:0] _1212_;
  wire _1213_;
  wire [57:0] _1214_;
  wire _1215_;
  wire [5:0] _1216_;
  wire _1217_;
  wire [2:0] _1218_;
  wire _1219_;
  wire [31:0] _1220_;
  wire _1221_;
  wire [31:0] _1222_;
  wire _1223_;
  wire [31:0] _1224_;
  wire _1225_;
  wire [31:0] _1226_;
  wire _1227_;
  wire [31:0] _1228_;
  wire _1229_;
  wire [31:0] _1230_;
  wire _1231_;
  wire [31:0] _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire [31:0] _1236_;
  wire _1237_;
  wire [31:0] _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire [31:0] _1260_;
  wire _1261_;
  wire [31:0] _1262_;
  wire _1263_;
  wire [31:0] _1264_;
  wire _1265_;
  wire [31:0] _1266_;
  wire _1267_;
  wire [31:0] _1268_;
  wire _1269_;
  wire [31:0] _1270_;
  wire _1271_;
  wire [31:0] _1272_;
  wire _1273_;
  wire [31:0] _1274_;
  wire _1275_;
  wire [31:0] _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire [2:0] _1284_;
  wire _1285_;
  wire [2:0] _1286_;
  wire _1287_;
  wire [2:0] _1288_;
  wire _1289_;
  wire [2:0] _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:231.28-231.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1298_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:391.25-391.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1299_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:391.41-391.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1300_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:391.57-391.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1301_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:630.18-630.37|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1302_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:112.23-112.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] _1303_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:115.24-115.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] _1304_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:122.23-122.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] _1305_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:125.24-125.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] _1306_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:135.30-135.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1307_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:142.28-142.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1308_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:143.28-143.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1309_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:144.28-144.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1310_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:145.28-145.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1311_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:146.28-146.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1312_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:147.29-147.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1313_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:148.29-148.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1314_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:149.29-149.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1315_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:150.29-150.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1316_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:151.29-151.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1317_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:152.29-152.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1318_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:153.29-153.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1319_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:154.29-154.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1320_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:155.29-155.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1321_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:156.29-156.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1322_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:157.29-157.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1323_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:158.29-158.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1324_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:159.29-159.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1325_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:160.29-160.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1326_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:161.29-161.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1327_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:162.29-162.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1328_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:163.29-163.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1329_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:164.29-164.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1330_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:165.29-165.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1331_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:166.29-166.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1332_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:167.29-167.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1333_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:168.29-168.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1334_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:169.29-169.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1335_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:170.29-170.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1336_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:171.31-171.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] _1337_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:184.32-184.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] _1338_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:229.28-229.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1339_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:231.28-231.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1340_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:252.28-252.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1341_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:253.23-253.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1342_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:263.30-263.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] _1343_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:264.27-264.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] _1344_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:269.30-269.99|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1345_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:270.22-270.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1346_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:282.34-282.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] _1347_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:283.36-283.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] _1348_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:284.36-284.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] _1349_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:286.25-286.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1350_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:288.20-288.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1351_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:289.26-289.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1352_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:290.25-290.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] _1353_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:291.26-291.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1354_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:292.26-292.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1355_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:293.26-293.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1356_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:294.20-294.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1357_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:296.20-296.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1358_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:297.26-297.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1359_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:298.25-298.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] _1360_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:299.26-299.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1361_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:300.26-300.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1362_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:301.26-301.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1363_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:302.20-302.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1364_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:303.20-303.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1365_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:304.26-304.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1366_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:305.20-305.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1367_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:306.20-306.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1368_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:307.20-307.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1369_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:308.20-308.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire _1370_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:311.34-311.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [30:0] _1371_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:312.34-312.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1372_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:313.34-313.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1373_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:314.34-314.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [15:0] _1374_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:315.34-315.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1375_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:316.34-316.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1376_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:317.35-317.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1377_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:318.35-318.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1378_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:319.35-319.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1379_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:321.35-321.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1380_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:322.35-322.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1381_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:323.35-323.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1382_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:324.34-324.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] _1383_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:325.35-325.63|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1384_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:326.35-326.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1385_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:327.36-327.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1386_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:328.36-328.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1387_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:366.26-366.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1388_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:368.26-368.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1389_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:370.26-370.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1390_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:372.26-372.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1391_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:374.26-374.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1392_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:376.26-376.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1393_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:377.26-377.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1394_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:378.26-378.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] _1395_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:420.20-420.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] _1396_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:27.31-27.67" *)
  wire [32:0] _1397_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:31.36-31.77" *)
  wire [32:0] _1398_;
  wire _1399_;
  wire _1400_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:28.20-28.52" *)
  wire _1401_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:32.25-32.62" *)
  wire _1402_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:25.29-25.69" *)
  wire [31:0] _1403_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:29.34-29.63" *)
  wire [31:0] _1404_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:27.31-27.67" *)
  wire [32:0] _1405_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:31.36-31.77" *)
  wire [32:0] _1406_;
  wire _1407_;
  wire _1408_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:28.20-28.52" *)
  wire _1409_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:32.25-32.62" *)
  wire _1410_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:25.29-25.69" *)
  wire [31:0] _1411_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:29.34-29.63" *)
  wire [31:0] _1412_;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _GEN_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.14-28.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _GEN_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.14-29.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _GEN_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.14-30.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _bytes_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.14-24.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._bytes_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _bytes_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.14-25.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._bytes_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_10" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.14-45.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_10 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.14-46.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_11 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.14-47.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_12 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.14-48.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_15 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.14-50.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_18 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.14-51.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_19 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.14-40.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_20" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.14-52.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_20 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_23" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.14-53.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_23 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_26" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.14-55.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_26 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_27" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.14-56.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_27 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_28" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.14-57.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_28 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.14-41.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_31" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.14-58.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_31 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.14-42.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_4 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _maskedVec_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.14-43.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_7 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _masks_maskWithOffset_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:34.14-34.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._masks_maskWithOffset_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _masks_mask_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.15-32.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [10:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._masks_mask_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _shiftedVec_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:13.15-13.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _shiftedVec_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:14.14-14.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _shiftedVec_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.15-15.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 _sign_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.14-27.23|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0._sign_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 bytes" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.14-26.19|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.bytes ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:2.17-2.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:5.17-5.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_data_hi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:61.15-61.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [15:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data_hi ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_data_lo" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:60.15-60.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [15:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data_lo ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:6.17-6.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:7.17-7.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:8.17-8.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:9.17-9.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:10.17-10.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_signed" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:4.17-4.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_signed ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:3.17-3.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 maskedVec_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.14-44.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 maskedVec_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.14-49.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 maskedVec_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.14-54.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 maskedVec_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.14-59.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:39.9-39.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:38.9-38.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:37.9-37.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:36.9-36.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 masks_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:33.14-33.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 masks_maskWithOffset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:35.14-35.34|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_maskWithOffset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 s_offset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:12.14-12.22|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.s_offset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 shiftedVec_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:16.14-16.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 shiftedVec_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:18.14-18.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 shiftedVec_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:20.14-20.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 shiftedVec_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:22.14-22.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_0 sign" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:31.9-31.13|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_0.sign ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _GEN_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.14-28.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _GEN_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.14-29.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _GEN_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.14-30.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _bytes_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.14-24.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._bytes_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _bytes_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.14-25.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._bytes_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_10" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.14-45.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_10 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.14-46.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_11 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.14-47.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_12 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.14-48.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_15 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.14-50.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_18 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.14-51.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_19 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.14-40.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_20" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.14-52.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_20 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_23" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.14-53.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_23 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_26" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.14-55.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_26 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_27" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.14-56.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_27 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_28" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.14-57.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_28 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.14-41.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_31" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.14-58.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_31 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.14-42.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_4 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _maskedVec_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.14-43.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_7 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _masks_maskWithOffset_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:34.14-34.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._masks_maskWithOffset_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _masks_mask_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.15-32.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [10:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._masks_mask_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _shiftedVec_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:13.15-13.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _shiftedVec_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:14.14-14.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _shiftedVec_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.15-15.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 _sign_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.14-27.23|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1._sign_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 bytes" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.14-26.19|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.bytes ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:2.17-2.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:5.17-5.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_data_hi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:61.15-61.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [15:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data_hi ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_data_lo" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:60.15-60.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [15:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data_lo ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:6.17-6.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:7.17-7.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:8.17-8.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:9.17-9.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:10.17-10.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_signed" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:4.17-4.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_signed ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:3.17-3.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 maskedVec_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.14-44.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 maskedVec_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.14-49.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 maskedVec_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.14-54.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 maskedVec_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.14-59.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:39.9-39.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:38.9-38.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:37.9-37.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:36.9-36.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 masks_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:33.14-33.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 masks_maskWithOffset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:35.14-35.34|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_maskWithOffset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 s_offset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:12.14-12.22|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.s_offset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 shiftedVec_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:16.14-16.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 shiftedVec_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:18.14-18.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 shiftedVec_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:20.14-20.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 shiftedVec_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:22.14-22.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_1 sign" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:31.9-31.13|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_1.sign ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _GEN_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.14-28.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _GEN_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.14-29.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _GEN_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.14-30.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _bytes_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.14-24.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._bytes_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _bytes_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.14-25.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._bytes_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_10" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.14-45.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_10 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.14-46.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_11 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.14-47.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_12 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.14-48.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_15 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.14-50.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_18 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.14-51.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_19 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.14-40.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_20" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.14-52.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_20 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_23" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.14-53.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_23 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_26" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.14-55.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_26 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_27" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.14-56.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_27 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_28" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.14-57.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_28 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.14-41.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_31" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.14-58.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_31 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.14-42.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_4 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _maskedVec_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.14-43.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_7 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _masks_maskWithOffset_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:34.14-34.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._masks_maskWithOffset_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _masks_mask_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.15-32.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [10:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._masks_mask_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _shiftedVec_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:13.15-13.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _shiftedVec_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:14.14-14.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _shiftedVec_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.15-15.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 _sign_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.14-27.23|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2._sign_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 bytes" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.14-26.19|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.bytes ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:2.17-2.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:5.17-5.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_data_hi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:61.15-61.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [15:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data_hi ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_data_lo" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:60.15-60.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [15:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data_lo ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:6.17-6.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:7.17-7.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:8.17-8.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:9.17-9.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:10.17-10.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_signed" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:4.17-4.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_signed ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:3.17-3.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 maskedVec_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.14-44.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 maskedVec_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.14-49.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 maskedVec_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.14-54.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 maskedVec_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.14-59.25|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:39.9-39.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:38.9-38.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:37.9-37.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:36.9-36.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 masks_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:33.14-33.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 masks_maskWithOffset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:35.14-35.34|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_maskWithOffset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 s_offset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:12.14-12.22|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.s_offset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 shiftedVec_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:16.14-16.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 shiftedVec_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:18.14-18.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 shiftedVec_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:20.14-20.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 shiftedVec_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:22.14-22.26|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemReader_1stage_2 sign" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:31.9-31.13|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *)
  wire \AsyncScratchPadMemory_1stage.MemReader_1stage_2.sign ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _GEN_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:18.15-18.21|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [62:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._GEN_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _GEN_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:33.14-33.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [6:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._GEN_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _masks_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.14-28.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _masks_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.14-29.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _masks_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.14-30.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_5 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _masks_maskWithOffset_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:34.14-34.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [6:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_maskWithOffset_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _masks_mask_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:31.15-31.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [10:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_mask_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _shiftedVec_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:17.14-17.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 _shiftedVec_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:19.15-19.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [62:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:2.17-2.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:3.17-3.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:5.17-5.22|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:6.16-6.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:7.17-7.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:8.17-8.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:9.17-9.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:10.17-10.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:11.17-11.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:12.17-12.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:13.17-13.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_mem_masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:14.17-14.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:4.17-4.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:39.9-39.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:38.9-38.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:37.9-37.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:36.9-36.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 masks_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:32.14-32.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 masks_maskWithOffset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:35.14-35.34|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_maskWithOffset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 offset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:16.14-16.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.offset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_hi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:21.14-21.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_hi_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:23.14-23.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_hi_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:25.14-25.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_hi_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:27.14-27.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_lo" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:20.14-20.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_lo_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:22.14-22.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_lo_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:24.14-24.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_0 shiftedVec_lo_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:26.14-26.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _GEN_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:18.15-18.21|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [62:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._GEN_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _GEN_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:33.14-33.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [6:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._GEN_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _masks_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.14-28.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _masks_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.14-29.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _masks_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.14-30.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_5 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _masks_maskWithOffset_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:34.14-34.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [6:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_maskWithOffset_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _masks_mask_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:31.15-31.28|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [10:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_mask_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _shiftedVec_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:17.14-17.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [4:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 _shiftedVec_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:19.15-19.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [62:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:2.17-2.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:3.17-3.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:5.17-5.22|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:6.16-6.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:7.17-7.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:8.17-8.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:9.17-9.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:10.17-10.30|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:11.17-11.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:12.17-12.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:13.17-13.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_mem_masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:14.17-14.31|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:4.17-4.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:39.9-39.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:38.9-38.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:37.9-37.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:36.9-36.16|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 masks_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:32.14-32.24|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 masks_maskWithOffset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:35.14-35.34|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_maskWithOffset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 offset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:16.14-16.20|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.offset ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_hi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:21.14-21.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_hi_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:23.14-23.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_hi_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:25.14-25.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_hi_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:27.14-27.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_lo" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:20.14-20.27|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_lo_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:22.14-22.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_lo_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:24.14-24.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage MemWriter_1stage_1 shiftedVec_lo_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:26.14-26.29|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *)
  wire [3:0] \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage _io_core_ports_0_resp_bits_data_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:158.14-158.49" *)
  wire [2:0] \AsyncScratchPadMemory_1stage._io_core_ports_0_resp_bits_data_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage _io_core_ports_1_resp_bits_data_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:159.14-159.49" *)
  wire [2:0] \AsyncScratchPadMemory_1stage._io_core_ports_1_resp_bits_data_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage _io_debug_port_resp_bits_data_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:160.14-160.47" *)
  wire [2:0] \AsyncScratchPadMemory_1stage._io_debug_port_resp_bits_data_T_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:2.17-2.22" *)
  wire \AsyncScratchPadMemory_1stage.clock ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:4.17-4.46" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:5.17-5.46" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:6.17-6.45" *)
  wire \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_fcn ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:7.17-7.45" *)
  wire [2:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_typ ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:3.17-3.42" *)
  wire \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:9.17-9.47" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:105.15-105.60" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:108.15-108.60" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:109.14-109.63" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:110.14-110.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:111.14-111.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:112.14-112.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:113.14-113.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_signed" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:107.9-107.56" *)
  wire \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_signed ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_bits_data_module_io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:106.14-106.59" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_0_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:8.17-8.43" *)
  wire \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_valid ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:11.17-11.46" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_req_bits_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:12.17-12.45" *)
  wire [2:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_req_bits_typ ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:10.17-10.42" *)
  wire \AsyncScratchPadMemory_1stage.io_core_ports_1_req_valid ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:14.17-14.47" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:127.15-127.60" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:130.15-130.60" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:131.14-131.63" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:132.14-132.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:133.14-133.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:134.14-134.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:135.14-135.65" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_signed" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:129.9-129.56" *)
  wire \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_signed ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_bits_data_module_io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:128.14-128.59" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_core_ports_1_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:13.17-13.43" *)
  wire \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_valid ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:16.17-16.44" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:17.17-17.44" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:18.17-18.43" *)
  wire \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_fcn ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:19.17-19.43" *)
  wire [2:0] \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_typ ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:15.17-15.40" *)
  wire \AsyncScratchPadMemory_1stage.io_debug_port_req_valid ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:21.17-21.45" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:136.15-136.58" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:139.15-139.58" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:140.14-140.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:141.14-141.63" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:142.14-142.63" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:143.14-143.63" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:144.14-144.63" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_signed" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:138.9-138.54" *)
  wire \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_signed ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_bits_data_module_io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:137.14-137.57" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage io_debug_port_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:20.17-20.41" *)
  wire \AsyncScratchPadMemory_1stage.io_debug_port_resp_valid ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_1_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:45.14-45.32" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_1_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:44.14-44.32" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_1_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:47.9-47.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_1_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:46.9-46.27" *)
  wire \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:41.14-41.30" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_0_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:40.14-40.30" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_0_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:43.9-43.23" *)
  wire \AsyncScratchPadMemory_1stage.mem_0_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_MPORT_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:42.9-42.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_0_MPORT_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_core_ports_0_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:32.14-32.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_core_ports_0_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:33.14-33.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_core_ports_0_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:31.9-31.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_core_ports_1_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:35.14-35.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_core_ports_1_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:36.14-36.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_core_ports_1_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:34.9-34.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_debug_port_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:38.14-38.59" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_debug_port_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:39.14-39.59" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_io_debug_port_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:37.9-37.52" *)
  wire \AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_1_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:64.14-64.32" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_1_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:63.14-63.32" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_1_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:66.9-66.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_1_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:65.9-65.27" *)
  wire \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:60.14-60.30" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_1_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:59.14-59.30" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_1_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:62.9-62.23" *)
  wire \AsyncScratchPadMemory_1stage.mem_1_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_MPORT_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:61.9-61.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_1_MPORT_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_core_ports_0_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:51.14-51.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_core_ports_0_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:52.14-52.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_core_ports_0_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:50.9-50.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_core_ports_1_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:54.14-54.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_core_ports_1_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:55.14-55.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_core_ports_1_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:53.9-53.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_debug_port_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:57.14-57.59" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_debug_port_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:58.14-58.59" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_io_debug_port_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:56.9-56.52" *)
  wire \AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_1_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:83.14-83.32" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_1_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:82.14-82.32" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_1_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:85.9-85.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_1_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:84.9-84.27" *)
  wire \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:79.14-79.30" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_2_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:78.14-78.30" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_2_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:81.9-81.23" *)
  wire \AsyncScratchPadMemory_1stage.mem_2_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_MPORT_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:80.9-80.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_2_MPORT_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_core_ports_0_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:70.14-70.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_core_ports_0_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:71.14-71.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_core_ports_0_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:69.9-69.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_core_ports_1_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:73.14-73.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_core_ports_1_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:74.14-74.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_core_ports_1_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:72.9-72.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_debug_port_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:76.14-76.59" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_debug_port_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:77.14-77.59" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_io_debug_port_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:75.9-75.52" *)
  wire \AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_1_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:102.14-102.32" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_1_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:101.14-101.32" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_1_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:104.9-104.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_1_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:103.9-103.27" *)
  wire \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:98.14-98.30" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_3_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:97.14-97.30" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_3_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:100.9-100.23" *)
  wire \AsyncScratchPadMemory_1stage.mem_3_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_MPORT_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:99.9-99.25" *)
  wire \AsyncScratchPadMemory_1stage.mem_3_MPORT_mask ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_core_ports_0_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:89.14-89.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_core_ports_0_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:90.14-90.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_core_ports_0_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:88.9-88.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_core_ports_1_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:92.14-92.61" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_core_ports_1_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:93.14-93.61" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_core_ports_1_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:91.9-91.54" *)
  wire \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_debug_port_resp_bits_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:95.14-95.59" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_debug_port_resp_bits_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:96.14-96.59" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_io_debug_port_resp_bits_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:94.9-94.52" *)
  wire \AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:145.15-145.31" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.module_1_io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:146.15-146.31" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.module_1_io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:148.9-148.23" *)
  wire \AsyncScratchPadMemory_1stage.module_1_io_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:149.14-149.34" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.module_1_io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:150.14-150.36" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module_1_io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:151.14-151.36" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module_1_io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:152.14-152.36" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module_1_io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:153.14-153.36" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module_1_io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:154.9-154.32" *)
  wire \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:155.9-155.32" *)
  wire \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:156.9-156.32" *)
  wire \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_mem_masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:157.9-157.32" *)
  wire \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module_1_io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:147.14-147.30" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.module_1_io_size ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:114.15-114.30" *)
  wire [20:0] \AsyncScratchPadMemory_1stage.module__io_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:115.15-115.30" *)
  wire [31:0] \AsyncScratchPadMemory_1stage.module__io_data ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:117.9-117.22" *)
  wire \AsyncScratchPadMemory_1stage.module__io_en ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:118.14-118.33" *)
  wire [9:0] \AsyncScratchPadMemory_1stage.module__io_mem_addr ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_data_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:119.14-119.35" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module__io_mem_data_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_data_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:120.14-120.35" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module__io_mem_data_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_data_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:121.14-121.35" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module__io_mem_data_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_data_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:122.14-122.35" *)
  wire [7:0] \AsyncScratchPadMemory_1stage.module__io_mem_data_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_masks_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:123.9-123.31" *)
  wire \AsyncScratchPadMemory_1stage.module__io_mem_masks_0 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_masks_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:124.9-124.31" *)
  wire \AsyncScratchPadMemory_1stage.module__io_mem_masks_1 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_masks_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:125.9-125.31" *)
  wire \AsyncScratchPadMemory_1stage.module__io_mem_masks_2 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_mem_masks_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:126.9-126.31" *)
  wire \AsyncScratchPadMemory_1stage.module__io_mem_masks_3 ;
  (* hdlname = "AsyncScratchPadMemory_1stage module__io_size" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:116.14-116.29" *)
  wire [1:0] \AsyncScratchPadMemory_1stage.module__io_size ;
  (* hdlname = "Core_1stage CtlPath_1stage _GEN_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:382.9-382.15|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._GEN_0 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:34.15-34.26|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] \Core_1stage.CtlPath_1stage._csignals_T ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:35.9-35.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_1 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:40.9-40.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_11 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_13" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:41.9-41.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_13 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_130" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.9-88.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_130 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:42.9-42.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_15 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_16" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:43.15-43.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] \Core_1stage.CtlPath_1stage._csignals_T_16 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_162" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:98.14-98.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_162 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_163" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:99.14-99.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_163 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_164" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:100.14-100.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_164 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_165" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:101.14-101.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_165 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_166" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:102.14-102.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_166 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_167" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:103.14-103.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_167 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_168" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:104.14-104.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_168 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_169" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:105.14-105.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_169 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_17" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:44.9-44.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_17 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_170" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:106.14-106.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_170 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_171" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:107.14-107.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_171 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_172" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:108.14-108.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_172 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_173" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:109.14-109.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_173 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_174" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:110.14-110.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_174 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_175" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:111.14-111.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_175 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_176" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:112.14-112.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_176 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_177" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:113.14-113.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_177 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_178" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:114.14-114.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_178 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_179" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:115.14-115.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_179 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_180" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:116.14-116.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_180 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_181" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:117.14-117.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_181 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_182" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:118.14-118.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_182 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_183" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:119.14-119.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_183 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_184" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:120.14-120.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_184 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_185" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:121.14-121.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_185 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_186" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:122.14-122.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_186 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_187" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:123.14-123.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_187 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_188" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:124.14-124.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_188 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_189" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:125.14-125.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_189 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:45.9-45.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_19 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_190" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:126.14-126.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_190 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_191" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:127.14-127.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_191 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_192" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:128.14-128.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_192 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_193" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:129.14-129.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_193 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_194" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:130.14-130.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_194 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_195" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:131.14-131.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_195 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_196" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:132.14-132.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_196 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_197" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:133.14-133.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_197 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_208" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:135.14-135.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_208 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_209" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:136.14-136.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_209 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_21" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:46.9-46.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_21 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_210" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:137.14-137.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_210 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_211" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:138.14-138.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_211 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_212" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:139.14-139.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_212 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_213" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:140.14-140.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_213 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_214" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:141.14-141.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_214 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_215" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:142.14-142.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_215 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_216" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:143.14-143.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_216 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_217" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:144.14-144.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_217 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_218" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:145.14-145.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_218 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_219" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:146.14-146.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_219 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_220" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:147.14-147.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_220 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_221" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:148.14-148.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_221 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_222" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:149.14-149.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_222 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_223" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:150.14-150.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_223 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_224" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:151.14-151.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_224 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_225" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:152.14-152.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_225 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_226" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:153.14-153.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_226 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_227" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:154.14-154.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_227 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_228" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:155.14-155.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_228 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_229" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:156.14-156.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_229 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_23" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:47.9-47.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_23 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_230" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:157.14-157.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_230 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_231" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:158.14-158.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_231 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_232" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:159.14-159.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_232 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_233" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:160.14-160.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_233 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_234" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:161.14-161.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_234 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_235" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:162.14-162.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_235 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_236" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:163.14-163.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_236 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_237" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:164.14-164.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_237 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_238" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:165.14-165.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_238 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_239" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:166.14-166.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_239 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_240" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:167.14-167.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_240 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_241" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:168.14-168.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_241 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_242" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:169.14-169.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_242 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_243" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:170.14-170.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_243 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_244" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:171.14-171.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_244 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_245" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:172.14-172.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_245 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_246" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:173.14-173.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_246 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_25" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:48.9-48.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_25 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_266" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:174.14-174.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_266 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_267" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:175.14-175.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_267 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_268" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:176.14-176.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_268 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_269" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:177.14-177.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_269 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_27" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:49.9-49.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_27 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_270" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:178.14-178.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_270 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_271" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:179.14-179.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_271 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_272" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:180.14-180.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_272 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_273" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:181.14-181.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_273 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_274" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:182.14-182.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_274 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_275" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:183.14-183.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_275 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_276" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:184.14-184.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_276 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_277" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:185.14-185.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_277 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_278" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:186.14-186.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_278 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_279" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:187.14-187.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_279 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_280" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:188.14-188.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_280 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_281" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:189.14-189.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_281 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_282" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:190.14-190.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_282 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_283" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:191.14-191.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_283 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_284" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:192.14-192.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_284 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_285" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:193.14-193.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_285 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_286" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:194.14-194.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_286 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_287" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:195.14-195.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_287 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_288" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:196.14-196.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_288 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_289" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:197.14-197.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_289 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_29" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:50.9-50.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_29 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_290" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:198.14-198.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_290 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_291" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:199.14-199.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_291 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_292" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:200.14-200.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_292 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_293" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:201.14-201.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_293 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_294" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:202.14-202.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_294 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_295" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:203.14-203.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_295 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:36.9-36.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_3 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_303" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:204.14-204.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_303 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_304" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:205.14-205.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_304 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_305" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:206.14-206.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_305 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_306" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:207.14-207.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_306 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_307" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:208.14-208.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_307 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_308" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:209.14-209.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_308 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_309" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:210.14-210.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_309 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_31" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:51.9-51.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_31 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_310" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:211.14-211.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_310 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_311" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:212.14-212.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_311 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_312" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:213.14-213.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_312 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_313" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:214.14-214.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_313 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_314" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:215.14-215.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_314 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_315" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:216.14-216.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_315 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_316" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:217.14-217.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_316 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_317" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:218.14-218.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_317 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_318" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:219.14-219.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_318 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_319" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:220.14-220.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_319 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_32" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:52.15-52.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] \Core_1stage.CtlPath_1stage._csignals_T_32 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_320" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:221.14-221.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_320 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_321" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:222.14-222.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_321 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_322" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:223.14-223.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_322 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_323" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:224.14-224.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_323 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_324" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:225.14-225.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_324 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_325" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:226.14-226.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_325 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_326" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:227.14-227.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_326 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_327" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:228.14-228.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_327 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_328" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:229.14-229.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_328 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_329" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:230.14-230.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_329 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_33" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:53.9-53.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_33 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_330" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:231.14-231.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_330 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_331" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:232.14-232.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_331 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_332" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:233.14-233.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_332 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_333" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:234.14-234.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_333 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_334" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:235.14-235.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_334 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_335" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:236.14-236.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_335 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_336" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:237.14-237.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_336 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_337" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:238.14-238.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_337 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_338" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:239.14-239.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_338 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_339" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:240.14-240.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_339 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_340" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:241.14-241.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_340 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_341" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:242.14-242.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_341 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_342" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:243.14-243.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_342 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_343" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:244.14-244.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_343 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_344" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:245.14-245.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage._csignals_T_344 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_35" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:54.9-54.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_35 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_352" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:246.14-246.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_352 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_353" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:247.14-247.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_353 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_354" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:248.14-248.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_354 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_355" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:249.14-249.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_355 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_356" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:250.14-250.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_356 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_357" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:251.14-251.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_357 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_358" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:252.14-252.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_358 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_359" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:253.14-253.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_359 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_360" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:254.14-254.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_360 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_361" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:255.14-255.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_361 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_362" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:256.14-256.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_362 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_363" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:257.14-257.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_363 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_364" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:258.14-258.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_364 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_365" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:259.14-259.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_365 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_366" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:260.14-260.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_366 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_367" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:261.14-261.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_367 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_368" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:262.14-262.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_368 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_369" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:263.14-263.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_369 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_37" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:55.9-55.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_37 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_370" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:264.14-264.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_370 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_371" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:265.14-265.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_371 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_372" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:266.14-266.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_372 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_373" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:267.14-267.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_373 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_374" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:268.14-268.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_374 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_375" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:269.14-269.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_375 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_376" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:270.14-270.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_376 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_377" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:271.14-271.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_377 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_378" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:272.14-272.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_378 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_379" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:273.14-273.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_379 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_38" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:56.15-56.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_380" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:274.14-274.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_380 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_381" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:275.14-275.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_381 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_382" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:276.14-276.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_382 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_383" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:277.14-277.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_383 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_384" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:278.14-278.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_384 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_385" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:279.14-279.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_385 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_386" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:280.14-280.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_386 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_387" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:281.14-281.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_387 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_388" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:282.14-282.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_388 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_389" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:283.14-283.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_389 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_39" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:57.9-57.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_39 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_390" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:284.14-284.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_390 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_391" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:285.14-285.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_391 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_392" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:286.14-286.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_392 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_393" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:287.14-287.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage._csignals_T_393 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_407" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.9-288.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_407 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_408" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:290.9-290.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_408 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_409" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:291.9-291.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_409 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_41" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:58.9-58.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_41 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_410" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:292.9-292.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_410 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_411" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:293.9-293.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_411 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_412" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:294.9-294.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_412 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_43" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:59.9-59.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_43 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_436" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.9-295.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_436 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_437" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:300.9-300.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_437 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_438" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:301.9-301.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_438 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_45" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:60.9-60.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_45 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_47" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:61.9-61.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_47 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_49" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:62.9-62.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_49 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:37.9-37.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_5 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_51" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:63.9-63.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_51 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_53" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:64.9-64.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_53 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_537" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:305.9-305.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_537 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_538" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:306.9-306.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_538 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_539" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:307.9-307.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_539 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_540" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:308.9-308.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_540 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_55" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:65.9-65.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_55 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_57" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:66.9-66.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_57 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_583" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:310.14-310.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_583 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_584" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:311.14-311.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_584 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_585" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:312.14-312.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_585 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_586" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:313.14-313.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_586 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_587" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:314.14-314.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_587 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_588" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:315.14-315.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_588 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_589" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:316.14-316.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_589 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_59" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:67.9-67.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_59 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_593" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:318.14-318.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_593 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_594" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:319.14-319.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_594 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_595" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:320.14-320.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_595 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_596" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:321.14-321.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_596 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_597" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:322.14-322.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_597 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_598" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:323.14-323.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_598 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_599" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:324.14-324.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_599 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_600" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:325.14-325.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_600 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_601" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:326.14-326.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_601 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_602" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:327.14-327.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_602 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_603" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:328.14-328.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_603 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_604" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:329.14-329.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_604 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_605" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:330.14-330.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_605 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_606" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:331.14-331.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_606 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_607" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:332.14-332.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_607 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_608" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:333.14-333.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_608 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_609" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:334.14-334.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_609 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_61" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:68.9-68.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_61 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_610" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:335.14-335.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_610 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_611" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:336.14-336.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_611 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_612" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:337.14-337.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_612 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_613" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:338.14-338.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_613 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_614" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:339.14-339.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_614 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_615" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:340.14-340.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_615 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_616" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:341.14-341.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_616 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_617" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:342.14-342.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_617 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_618" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:343.14-343.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_618 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_619" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:344.14-344.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_619 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_620" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:345.14-345.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_620 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_621" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:346.14-346.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_621 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_622" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:347.14-347.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_622 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_623" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:348.14-348.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_623 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_624" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:349.14-349.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_624 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_625" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:350.14-350.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_625 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_626" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:351.14-351.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_626 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_627" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:352.14-352.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_627 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_628" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:353.14-353.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_628 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_629" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:354.14-354.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_629 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_63" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:69.9-69.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_63 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_630" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:355.14-355.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_630 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_631" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:356.14-356.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_631 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_632" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:357.14-357.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_632 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_633" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:358.14-358.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_633 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_634" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:359.14-359.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_634 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_635" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:360.14-360.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_635 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_636" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:361.14-361.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_636 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_637" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:362.14-362.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_637 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_638" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:363.14-363.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._csignals_T_638 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_65" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:70.9-70.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_65 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_67" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:71.9-71.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_67 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_69" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:72.9-72.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_69 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:38.9-38.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_7 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_71" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:73.9-73.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_71 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_73" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:74.9-74.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_73 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_75" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:75.9-75.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_75 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_77" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:76.9-76.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_77 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_79" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:77.9-77.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_79 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_81" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:78.9-78.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_81 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_83" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:79.9-79.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_83 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_85" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:80.9-80.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_85 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_87" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:81.9-81.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_87 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_89" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:82.9-82.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_89 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_9" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:39.9-39.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_9 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_91" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:83.9-83.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_91 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_93" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:84.9-84.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_93 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_95" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:85.9-85.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_95 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_97" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:86.9-86.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_97 ;
  (* hdlname = "Core_1stage CtlPath_1stage _csignals_T_99" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:87.9-87.23|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage._csignals_T_99 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:368.14-368.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_11 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_13" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:369.14-369.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_13 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:370.14-370.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_15 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:371.14-371.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_18 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:372.14-372.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_19 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_20" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:373.14-373.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_20 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_21" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:374.14-374.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_21 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_22" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:375.14-375.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_22 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_23" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:376.14-376.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_23 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_24" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:377.14-377.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_24 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_25" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:378.14-378.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_25 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_26" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:379.14-379.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_26 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:365.14-365.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_3 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:366.14-366.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_5 ;
  (* hdlname = "Core_1stage CtlPath_1stage _ctrl_pc_sel_no_xept_T_8" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:367.14-367.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_8 ;
  (* hdlname = "Core_1stage CtlPath_1stage _data_misaligned_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:387.14-387.32|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._data_misaligned_T ;
  (* hdlname = "Core_1stage CtlPath_1stage _io_ctl_exception_cause_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:394.14-394.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T ;
  (* hdlname = "Core_1stage CtlPath_1stage _io_ctl_exception_cause_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:395.14-395.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T_1 ;
  (* hdlname = "Core_1stage CtlPath_1stage _io_ctl_exception_cause_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:396.14-396.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T_2 ;
  (* hdlname = "Core_1stage CtlPath_1stage _misaligned_mask_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:383.14-383.34|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage._misaligned_mask_T_1 ;
  (* hdlname = "Core_1stage CtlPath_1stage _misaligned_mask_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:384.14-384.34|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [5:0] \Core_1stage.CtlPath_1stage._misaligned_mask_T_3 ;
  (* hdlname = "Core_1stage CtlPath_1stage _misaligned_mask_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:385.14-385.34|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [5:0] \Core_1stage.CtlPath_1stage._misaligned_mask_T_4 ;
  (* hdlname = "Core_1stage CtlPath_1stage clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:2.17-2.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.clock ;
  (* hdlname = "Core_1stage CtlPath_1stage cs0_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.9-302.14|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.cs0_2 ;
  (* hdlname = "Core_1stage CtlPath_1stage cs0_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.9-303.14|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.cs0_3 ;
  (* hdlname = "Core_1stage CtlPath_1stage cs0_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:309.9-309.14|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.cs0_4 ;
  (* hdlname = "Core_1stage CtlPath_1stage cs0_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:317.14-317.19|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.cs0_5 ;
  (* hdlname = "Core_1stage CtlPath_1stage cs0_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:364.14-364.19|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.cs0_6 ;
  (* hdlname = "Core_1stage CtlPath_1stage cs_br_type" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:134.14-134.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage.cs_br_type ;
  (* hdlname = "Core_1stage CtlPath_1stage cs_val_inst" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.9-94.20|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.cs_val_inst ;
  (* hdlname = "Core_1stage CtlPath_1stage csr_cmd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:392.14-392.21|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.csr_cmd ;
  (* hdlname = "Core_1stage CtlPath_1stage csr_ren" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.9-391.16|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.csr_ren ;
  (* hdlname = "Core_1stage CtlPath_1stage ctrl_pc_sel_no_xept" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:380.14-380.33|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.ctrl_pc_sel_no_xept ;
  (* hdlname = "Core_1stage CtlPath_1stage data_misaligned" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:388.9-388.24|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.data_misaligned ;
  (* hdlname = "Core_1stage CtlPath_1stage illegal" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:393.9-393.16|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.illegal ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_alu_fun" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:23.17-23.31|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [3:0] \Core_1stage.CtlPath_1stage.io_ctl_alu_fun ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_csr_cmd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:26.17-26.31|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.io_ctl_csr_cmd ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_dmiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:19.17-19.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_ctl_dmiss ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_exception" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:27.17-27.33|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_ctl_exception ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_exception_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:28.17-28.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] \Core_1stage.CtlPath_1stage.io_ctl_exception_cause ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_op1_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:21.17-21.31|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage.io_ctl_op1_sel ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_op2_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:22.17-22.31|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage.io_ctl_op2_sel ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_pc_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:20.17-20.30|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.io_ctl_pc_sel ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_pc_sel_no_xept" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:29.17-29.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.io_ctl_pc_sel_no_xept ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_rf_wen" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:25.17-25.30|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_ctl_rf_wen ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_stall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:18.17-18.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_ctl_stall ;
  (* hdlname = "Core_1stage CtlPath_1stage io_ctl_wb_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:24.17-24.30|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [1:0] \Core_1stage.CtlPath_1stage.io_ctl_wb_sel ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_br_eq" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:11.17-11.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dat_br_eq ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_br_lt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:12.17-12.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dat_br_lt ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_br_ltu" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:13.17-13.30|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dat_br_ltu ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_csr_eret" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:14.17-14.32|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dat_csr_eret ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_csr_interrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:15.17-15.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dat_csr_interrupt ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_imiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:10.17-10.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dat_imiss ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_inst" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:9.17-9.28|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [31:0] \Core_1stage.CtlPath_1stage.io_dat_inst ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_inst_misaligned" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:16.17-16.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dat_inst_misaligned ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dat_mem_address_low" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:17.17-17.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.io_dat_mem_address_low ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dmem_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:6.17-6.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dmem_req_bits_fcn ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dmem_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:7.17-7.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.io_dmem_req_bits_typ ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dmem_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:5.17-5.34|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dmem_req_valid ;
  (* hdlname = "Core_1stage CtlPath_1stage io_dmem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:8.17-8.35|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_dmem_resp_valid ;
  (* hdlname = "Core_1stage CtlPath_1stage io_imem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:4.17-4.35|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.io_imem_resp_valid ;
  (* hdlname = "Core_1stage CtlPath_1stage misaligned_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:386.14-386.29|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [2:0] \Core_1stage.CtlPath_1stage.misaligned_mask ;
  (* hdlname = "Core_1stage CtlPath_1stage reg_mem_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:381.8-381.18|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  reg \Core_1stage.CtlPath_1stage.reg_mem_en ;
  (* hdlname = "Core_1stage CtlPath_1stage reset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:3.17-3.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.reset ;
  (* hdlname = "Core_1stage CtlPath_1stage rs1_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:390.14-390.22|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire [4:0] \Core_1stage.CtlPath_1stage.rs1_addr ;
  (* hdlname = "Core_1stage CtlPath_1stage stall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:389.9-389.14|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  wire \Core_1stage.CtlPath_1stage.stall ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:112.14-112.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_0 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:115.15-115.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_145" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:288.9-288.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_145 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_146" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:289.15-289.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_146 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_170" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:290.14-290.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_170 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_174" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:291.15-291.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_174 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_175" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:292.15-292.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_175 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_176" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:293.15-293.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_176 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_178" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:294.9-294.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_178 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_180" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:295.9-295.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_180 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_182" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:296.9-296.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_182 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_183" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:297.15-297.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_183 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:122.14-122.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_2 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_207" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:298.14-298.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_207 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_211" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:299.15-299.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_211 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_212" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:300.15-300.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_212 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_213" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:301.15-301.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_213 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_215" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:302.9-302.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_215 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_217" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:303.9-303.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_217 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_239" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:304.15-304.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_239 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_241" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:305.9-305.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_241 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_242" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:306.9-306.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_242 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_273" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:307.9-307.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_273 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_274" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:308.9-308.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_274 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_279" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:310.9-310.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_279 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_293" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:366.15-366.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_293 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_294" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:368.15-368.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_294 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_296" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:370.15-370.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_296 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_298" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:372.15-372.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_298 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:125.15-125.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_3 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_300" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:374.15-374.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_300 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_315" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:376.15-376.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_315 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_316" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:377.15-377.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_316 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_318" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:378.15-378.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_318 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_34" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:109.14-109.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_34 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_341" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:332.15-332.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_341 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_342" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:339.15-339.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_342 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_343" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:344.15-344.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_343 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_344" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:346.15-346.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_344 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_345" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:349.15-349.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_345 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_346" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:351.15-351.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_346 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_35" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:119.14-119.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_35 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_40" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:130.15-130.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_40 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_41" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:172.15-172.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_41 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_46" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:277.9-277.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_46 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_48" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:278.9-278.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_48 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_51" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:285.9-285.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_51 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_52" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:286.15-286.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_52 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _GEN_73" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:287.14-287.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_73 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_14" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:111.9-111.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_14 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:121.9-121.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_15 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_1714" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:367.15-367.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1714 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_1717" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:369.15-369.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1717 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_1719" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:371.15-371.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1719 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_172" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:235.15-235.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_172 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_1722" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:373.15-373.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1722 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_173" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:236.15-236.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_173 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_174" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:237.9-237.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_174 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_176" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:238.15-238.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_176 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_177" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:239.9-239.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_177 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_179" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:240.15-240.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_179 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:188.15-188.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_18 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_180" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:241.9-241.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_180 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_182" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:242.15-242.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_182 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_183" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:243.9-243.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_183 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_185" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:244.15-244.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_185 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_186" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:245.9-245.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_186 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_21" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:189.15-189.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_21 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_214" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:273.14-273.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_214 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_216" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:274.14-274.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_216 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_218" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:275.14-275.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_218 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_22" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:190.15-190.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_22 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_222" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:276.9-276.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_222 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_23" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:191.15-191.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_23 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_24" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:192.15-192.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_24 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_27" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:193.15-193.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_27 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_28" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:194.15-194.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._T_28 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_366" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:353.9-353.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_366 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_367" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:354.9-354.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_367 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _T_368" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:355.9-355.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._T_368 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _any_T_78" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.9-136.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._any_T_78 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _causeIsDebugBreak_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:259.14-259.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugBreak_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _causeIsDebugBreak_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:260.14-260.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugBreak_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _causeIsDebugInt_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:255.9-255.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugInt_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _causeIsDebugTrigger_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:257.9-257.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugTrigger_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _cause_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:252.15-252.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._cause_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _debugTVec_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:263.15-263.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._debugTVec_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:199.15-199.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_12 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_122" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:225.15-225.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_122 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_14" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:201.15-201.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_14 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:204.15-204.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_18 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_20" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:206.15-206.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_20 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_214" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:226.15-226.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_214 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_22" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:208.15-208.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_22 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_26" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:211.15-211.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_26 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_28" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:213.15-213.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_28 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_30" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:215.15-215.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_30 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_32" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:217.15-217.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_32 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_34" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:219.15-219.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_34 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_36" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:221.15-221.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_36 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_38" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:223.15-223.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_38 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _decoded_T_8" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:196.15-196.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_8 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _epc_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:279.15-279.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._epc_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _epc_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:280.15-280.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._epc_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_decode_0_read_illegal_T_16" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:251.9-251.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._io_decode_0_read_illegal_T_16 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_eret_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:271.9-271.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._io_eret_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_interrupt_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:173.9-173.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._io_interrupt_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_10" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:317.15-317.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_10 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_107" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:327.15-327.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_107 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_108" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:328.15-328.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_108 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:318.15-318.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_11 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_115" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:329.15-329.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_115 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_116" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:330.15-330.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_116 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_117" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:331.15-331.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_117 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_118" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:333.15-333.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_118 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_119" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:334.15-334.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_119 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:319.15-319.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_12 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_120" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:335.15-335.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_120 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_121" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:336.15-336.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_121 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_122" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:337.15-337.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_122 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_123" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:338.15-338.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_123 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_124" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:340.15-340.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_124 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_125" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:341.15-341.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_125 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_126" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:342.15-342.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_126 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_127" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:343.15-343.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_127 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_128" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:345.15-345.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_128 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_129" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:347.15-347.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_129 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_13" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:320.9-320.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_13 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_130" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:348.15-348.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_130 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_14" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:321.15-321.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_14 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:322.15-322.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_15 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_16" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:323.15-323.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_16 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_17" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:324.14-324.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_17 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:325.15-325.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_18 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:326.15-326.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_19 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_218" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:350.15-350.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_218 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_219" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:352.15-352.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_219 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:311.15-311.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [30:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:312.15-312.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:313.15-313.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:314.15-314.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [15:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_7 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_8" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:315.15-315.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_8 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _io_rw_rdata_T_9" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:316.15-316.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_9 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _large_r_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:114.15-114.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._large_r_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _large_r_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:124.15-124.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._large_r_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _m_interrupts_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:133.15-133.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._m_interrupts_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _m_interrupts_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:134.15-134.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._m_interrupts_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _new_mstatus_WIRE" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:357.16-357.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [104:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._new_mstatus_WIRE ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _notDebugTVec_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:268.15-268.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._notDebugTVec_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _read_mip_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:127.15-127.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [15:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mip_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _read_mstatus_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:182.16-182.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [104:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mstatus_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _read_mtvec_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:184.14-184.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _read_mtvec_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:185.15-185.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _read_mtvec_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:186.15-186.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_dcsr_cause_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:282.14-282.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_dcsr_cause_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:283.14-283.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_dcsr_cause_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:284.14-284.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_mcause_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:364.15-364.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mcause_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_mcountinhibit_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:365.15-365.37|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mcountinhibit_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_mepc_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:361.15-361.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mepc_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_mepc_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:362.15-362.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mepc_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_mepc_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:363.15-363.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mepc_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _reg_mie_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:360.15-360.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mie_T ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _wdata_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:229.15-229.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _wdata_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:230.15-230.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _wdata_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:231.15-231.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _wdata_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:232.15-232.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_100" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:147.14-147.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_100 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_101" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:148.14-148.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_101 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_102" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:149.14-149.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_102 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_103" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:150.14-150.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_103 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_104" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:151.14-151.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_104 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_105" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:152.14-152.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_105 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_106" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:153.14-153.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_106 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_107" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:154.14-154.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_107 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_108" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:155.14-155.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_108 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_109" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:156.14-156.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_109 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_111" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:157.14-157.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_111 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_112" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:158.14-158.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_112 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_113" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:159.14-159.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_113 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_114" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:160.14-160.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_114 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_115" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:161.14-161.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_115 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_116" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:162.14-162.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_116 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_117" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:163.14-163.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_117 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_118" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:164.14-164.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_118 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_119" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:165.14-165.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_119 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_120" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:166.14-166.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_120 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_121" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:167.14-167.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_121 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_122" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:168.14-168.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_122 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_123" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:169.14-169.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_123 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_124" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:170.14-170.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_124 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_95" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:142.14-142.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_95 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_96" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:143.14-143.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_96 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_97" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:144.14-144.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_97 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_98" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:145.14-145.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_98 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage _which_T_99" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:146.14-146.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_99 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:195.15-195.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [12:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.addr ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage anyInterrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.9-139.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.anyInterrupt ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:253.15-253.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.cause ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage causeIsDebugBreak" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:261.9-261.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugBreak ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage causeIsDebugInt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:256.9-256.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugInt ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage causeIsDebugTrigger" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:258.9-258.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugTrigger ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage cause_lsbs" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:254.14-254.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.cause_lsbs ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:2.17-2.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.clock ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage csr_wen" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:356.9-356.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage d_interrupts" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:132.15-132.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [14:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.d_interrupts ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage debugTVec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:264.15-264.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.debugTVec ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_10" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:207.9-207.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_10 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_107" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:227.9-227.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_107 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_108" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:228.9-228.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_108 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:209.9-209.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_11 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:210.9-210.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_12 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_13" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:212.9-212.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_13 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_14" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:214.9-214.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_14 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:216.9-216.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_15 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_16" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:218.9-218.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_16 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_17" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:220.9-220.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_17 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:222.9-222.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_18 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:224.9-224.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_19 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:197.9-197.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_4 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:198.9-198.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_5 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:200.9-200.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_6 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:202.9-202.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_7 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_8" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:203.9-203.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_8 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage decoded_9" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:205.9-205.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_9 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage epc" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:281.15-281.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.epc ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage exception" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:272.9-272.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.exception ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage insn_break" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:247.9-247.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage insn_call" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:246.9-246.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_call ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage insn_cease" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:249.9-249.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_cease ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage insn_ret" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:248.9-248.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage insn_wfi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:250.9-250.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_wfi ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:57.17-57.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_cause ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_csr_stall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:14.17-14.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_csr_stall ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_eret" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:15.17-15.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_eret ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_evec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:54.17-54.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_evec ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_exception" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:55.17-55.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_exception ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_hartid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:9.17-9.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_hartid ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_interrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:61.17-61.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupt ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_interrupt_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:62.17-62.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupt_cause ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_interrupts_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:5.17-5.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_interrupts_meip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:8.17-8.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_meip ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_interrupts_msip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:7.17-7.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_msip ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_interrupts_mtip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:6.17-6.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_mtip ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_pc" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:58.17-58.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_pc ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_retire" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:56.17-56.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_retire ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_rw_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:10.17-10.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_rw_cmd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:11.17-11.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_rw_rdata" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:12.17-12.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_rdata ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_rw_wdata" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:13.17-13.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_wdata ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_singleStep" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:16.17-16.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_singleStep ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_cease" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:18.17-18.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_cease_r" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:309.8-309.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:17.17-17.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_debug ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_dprv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:21.17-21.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dprv ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_dv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:22.17-22.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dv ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_fs" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:42.17-42.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_fs ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_gva" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:28.17-28.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_gva ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_hie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:51.17-51.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_hie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_isa" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:20.17-20.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_isa ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_mbe" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:29.17-29.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mbe ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_mie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:50.17-50.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_mpie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:46.17-46.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_mpp" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:43.17-43.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpp ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_mprv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:40.17-40.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mprv ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_mpv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:27.17-27.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpv ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_mxr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:38.17-38.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mxr ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_prv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:23.17-23.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_prv ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_sbe" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:30.17-30.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sbe ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_sd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:25.17-25.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_sd_rv32" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:33.17-33.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd_rv32 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_sie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:52.17-52.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_spie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:48.17-48.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_spp" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:45.17-45.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spp ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_sum" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:39.17-39.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sum ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_sxl" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:31.17-31.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sxl ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_tsr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:35.17-35.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tsr ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_tvm" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:37.17-37.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tvm ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_tw" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:36.17-36.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tw ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_ube" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:47.17-47.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_ube ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_uie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:53.17-53.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_upie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:49.17-49.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_upie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_uxl" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:32.17-32.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uxl ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_v" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:24.17-24.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_v ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_vs" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:44.17-44.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_vs ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_wfi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:19.17-19.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_wfi ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_xs" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:41.17-41.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_xs ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_zero1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:34.17-34.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_status_zero2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:26.17-26.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [22:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero2 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_time" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:60.17-60.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_time ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_tval" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:59.17-59.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.io_tval ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage io_ungated_clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:4.17-4.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.io_ungated_clock ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage large_" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:113.14-113.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.large_ ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage large_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:123.14-123.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [57:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage m_interrupts" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:135.15-135.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage new_dcsr_ebreakm" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:375.9-375.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.new_dcsr_ebreakm ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage new_mstatus_mie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:358.9-358.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.new_mstatus_mie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage new_mstatus_mpie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:359.9-359.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.new_mstatus_mpie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage nextSmall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:110.14-110.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage nextSmall_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:120.14-120.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage notDebugTVec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:269.15-269.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage notDebugTVec_doVector" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:267.9-267.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_doVector ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage notDebugTVec_interruptOffset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:265.14-265.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [6:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_interruptOffset ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage notDebugTVec_interruptVec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:266.15-266.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_interruptVec ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage pending_interrupts" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:131.15-131.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.pending_interrupts ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage read_mip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:129.15-129.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [15:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mip ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage read_mstatus" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:183.15-183.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage read_mstatus_hi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:180.15-180.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [82:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_hi ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage read_mstatus_hi_hi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:178.15-178.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [64:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_hi_hi ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage read_mstatus_lo" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:176.15-176.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [21:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_lo ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage read_mstatus_lo_lo" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:174.14-174.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [8:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_lo_lo ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage read_mtvec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:187.15-187.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mtvec ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_dcsr_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:93.13-93.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_dcsr_ebreakm" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:92.8-92.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_dcsr_step" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:94.8-94.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:95.8-95.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_dpc" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:96.14-96.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_dscratch" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:97.14-97.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mcause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:101.14-101.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mcountinhibit" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:106.13-106.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [2:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mepc" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:100.14-100.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:99.14-99.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mscratch" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:103.14-103.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mstatus_mie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:91.8-91.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mstatus_mpie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:90.8-90.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mstatus_spp" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:89.8-89.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mtval" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:102.14-102.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_mtvec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:104.14-104.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_singleStepped" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:98.8-98.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reg_wfi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:105.8-105.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage reset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:3.17-3.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage small_" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:108.13-108.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.small_ ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage small_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:118.13-118.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [5:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage system_insn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:234.9-234.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.system_insn ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage trapToDebug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.9-262.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage tvec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:270.15-270.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.tvec ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage value" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:116.15-116.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.value ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage value_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:126.15-126.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [63:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.value_1 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage wdata" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:233.15-233.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage whichInterrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:171.14-171.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.CSRFile_1stage.whichInterrupt ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage x79" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:107.9-107.12|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.x79 ;
  (* hdlname = "Core_1stage DatPath_1stage CSRFile_1stage x86" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:117.9-117.12|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.CSRFile_1stage.x86 ;
  (* hdlname = "Core_1stage DatPath_1stage _GEN_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:213.15-213.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [62:0] \Core_1stage.DatPath_1stage._GEN_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:156.9-156.11|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._T ;
  (* hdlname = "Core_1stage DatPath_1stage _T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:249.14-249.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage._T_11 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_13" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:250.14-250.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage._T_13 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:251.14-251.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage._T_15 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_17" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:252.14-252.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage._T_17 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:253.14-253.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage._T_19 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_20" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:254.14-254.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage._T_20 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:157.9-157.13|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:172.9-172.13|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_8" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:247.15-247.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._T_8 ;
  (* hdlname = "Core_1stage DatPath_1stage _T_9" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:248.14-248.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage._T_9 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op1_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:175.9-175.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_op1_T ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op1_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:176.9-176.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_op1_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op1_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:179.9-179.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_op1_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op1_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:181.15-181.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_op1_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op1_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:182.15-182.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_op1_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op2_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:184.9-184.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_op2_T ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op2_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:186.9-186.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_op2_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op2_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:187.9-187.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_op2_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op2_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:188.9-188.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_op2_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op2_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:192.15-192.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_op2_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op2_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:193.15-193.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_op2_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_op2_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:194.15-194.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_op2_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:174.9-174.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_10" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:203.9-203.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_10 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:204.15-204.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_11 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:205.9-205.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_12 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_13" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:206.15-206.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_13 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_14" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:207.15-207.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_14 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_15" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:208.9-208.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_15 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_16" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:209.9-209.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_16 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_17" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:210.9-210.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_17 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_18" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:211.9-211.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_18 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_19" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:214.15-214.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [62:0] \Core_1stage.DatPath_1stage._alu_out_T_19 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:196.15-196.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_21" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:215.9-215.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_21 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_24" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:216.15-216.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_24 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_25" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:217.9-217.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_25 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_26" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:218.15-218.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_26 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_27" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:219.9-219.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_27 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_28" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:220.15-220.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_28 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_29" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:221.15-221.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_29 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:197.9-197.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_30" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:222.15-222.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_30 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_31" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:223.15-223.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_31 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_32" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:224.15-224.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_32 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_33" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:225.15-225.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_33 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_34" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:226.15-226.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_34 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_35" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:227.15-227.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_35 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_36" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:228.15-228.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_36 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_37" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:229.15-229.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_37 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:198.15-198.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:199.9-199.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:200.15-200.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_7 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_8" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:201.9-201.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._alu_out_T_8 ;
  (* hdlname = "Core_1stage DatPath_1stage _alu_out_T_9" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:202.15-202.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._alu_out_T_9 ;
  (* hdlname = "Core_1stage DatPath_1stage _csr_io_tval_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:238.9-238.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._csr_io_tval_T ;
  (* hdlname = "Core_1stage DatPath_1stage _csr_io_tval_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:239.9-239.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._csr_io_tval_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage _csr_io_tval_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:240.9-240.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._csr_io_tval_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _csr_io_tval_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:241.9-241.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._csr_io_tval_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _csr_io_tval_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:242.15-242.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._csr_io_tval_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage _csr_io_tval_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:243.15-243.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._csr_io_tval_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage _csr_io_tval_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:244.15-244.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._csr_io_tval_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage _imm_b_sext_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:153.15-153.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [18:0] \Core_1stage.DatPath_1stage._imm_b_sext_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _imm_i_sext_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:142.15-142.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [19:0] \Core_1stage.DatPath_1stage._imm_i_sext_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _imm_j_sext_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:148.15-148.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [10:0] \Core_1stage.DatPath_1stage._imm_j_sext_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _imm_s_sext_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:190.15-190.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [19:0] \Core_1stage.DatPath_1stage._imm_s_sext_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_br_lt_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:245.15-245.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._io_dat_br_lt_T ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_br_lt_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:246.15-246.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._io_dat_br_lt_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_inst_misaligned_T_11" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:162.9-162.37|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_11 ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_inst_misaligned_T_12" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:163.9-163.37|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_12 ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_inst_misaligned_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:158.9-158.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_inst_misaligned_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:159.9-159.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_inst_misaligned_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:160.9-160.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_7 ;
  (* hdlname = "Core_1stage DatPath_1stage _io_dat_inst_misaligned_T_8" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.9-161.36|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_8 ;
  (* hdlname = "Core_1stage DatPath_1stage _jump_reg_target_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:144.15-144.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._jump_reg_target_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:127.9-127.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._pc_next_T ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:128.9-128.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._pc_next_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:129.9-129.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._pc_next_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:130.9-130.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._pc_next_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:131.9-131.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._pc_next_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:135.15-135.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._pc_next_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:146.15-146.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._pc_next_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage _pc_next_T_7" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:151.15-151.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._pc_next_T_7 ;
  (* hdlname = "Core_1stage DatPath_1stage _tval_inst_ma_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:164.15-164.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._tval_inst_ma_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _tval_inst_ma_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:165.15-165.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._tval_inst_ma_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage _wb_data_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:173.9-173.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._wb_data_T ;
  (* hdlname = "Core_1stage DatPath_1stage _wb_data_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:231.9-231.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._wb_data_T_1 ;
  (* hdlname = "Core_1stage DatPath_1stage _wb_data_T_2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:232.9-232.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._wb_data_T_2 ;
  (* hdlname = "Core_1stage DatPath_1stage _wb_data_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:233.9-233.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage._wb_data_T_3 ;
  (* hdlname = "Core_1stage DatPath_1stage _wb_data_T_4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:234.15-234.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._wb_data_T_4 ;
  (* hdlname = "Core_1stage DatPath_1stage _wb_data_T_5" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:235.15-235.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._wb_data_T_5 ;
  (* hdlname = "Core_1stage DatPath_1stage _wb_data_T_6" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:236.15-236.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage._wb_data_T_6 ;
  (* hdlname = "Core_1stage DatPath_1stage alu_op1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:183.15-183.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.alu_op1 ;
  (* hdlname = "Core_1stage DatPath_1stage alu_op2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:195.15-195.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.alu_op2 ;
  (* hdlname = "Core_1stage DatPath_1stage alu_out" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:230.15-230.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.alu_out ;
  (* hdlname = "Core_1stage DatPath_1stage alu_shamt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:212.14-212.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.alu_shamt ;
  (* hdlname = "Core_1stage DatPath_1stage br_target" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:155.15-155.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.br_target ;
  (* hdlname = "Core_1stage DatPath_1stage clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:2.17-2.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.clock ;
  (* hdlname = "Core_1stage DatPath_1stage csr_clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:66.9-66.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_clock ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:121.15-121.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_cause ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_csr_stall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:78.9-78.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_csr_stall ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_eret" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:79.9-79.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_eret ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_evec" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:118.15-118.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_evec ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_exception" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:119.9-119.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_exception ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_hartid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:73.9-73.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_hartid ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_interrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:125.9-125.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_interrupt ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_interrupt_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:126.15-126.37|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_interrupt_cause ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_interrupts_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:69.9-69.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_interrupts_debug ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_interrupts_meip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:72.9-72.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_interrupts_meip ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_interrupts_msip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:71.9-71.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_interrupts_msip ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_interrupts_mtip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:70.9-70.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_interrupts_mtip ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_pc" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:122.15-122.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_pc ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_retire" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:120.9-120.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_retire ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_rw_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:74.15-74.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] \Core_1stage.DatPath_1stage.csr_io_rw_addr ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_rw_cmd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:75.14-75.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.csr_io_rw_cmd ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_rw_rdata" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:76.15-76.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_rw_rdata ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_rw_wdata" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:77.15-77.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_rw_wdata ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_singleStep" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:80.9-80.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_singleStep ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_cease" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:82.9-82.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_cease ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:81.9-81.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_debug ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_dprv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:85.14-85.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_dprv ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_dv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:86.9-86.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_dv ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_fs" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:106.14-106.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_fs ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_gva" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:92.9-92.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_gva ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_hie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:115.9-115.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_hie ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_isa" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:84.15-84.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_status_isa ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_mbe" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:93.9-93.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_mbe ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_mie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:114.9-114.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_mie ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_mpie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:110.9-110.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_mpie ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_mpp" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:107.14-107.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_mpp ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_mprv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:104.9-104.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_mprv ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_mpv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:91.9-91.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_mpv ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_mxr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:102.9-102.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_mxr ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_prv" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:87.14-87.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_prv ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_sbe" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:94.9-94.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_sbe ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_sd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:89.9-89.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_sd ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_sd_rv32" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:97.9-97.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_sd_rv32 ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_sie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:116.9-116.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_sie ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_spie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:112.9-112.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_spie ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_spp" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:109.9-109.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_spp ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_sum" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:103.9-103.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_sum ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_sxl" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:95.14-95.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_sxl ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_tsr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:99.9-99.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_tsr ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_tvm" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:101.9-101.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_tvm ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_tw" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:100.9-100.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_tw ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_ube" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:111.9-111.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_ube ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_uie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:117.9-117.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_uie ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_upie" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:113.9-113.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_upie ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_uxl" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:96.14-96.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_uxl ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_v" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:88.9-88.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_v ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_vs" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:108.14-108.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_vs ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_wfi" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:83.9-83.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_status_wfi ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_xs" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:105.14-105.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.csr_io_status_xs ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_zero1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:98.14-98.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [7:0] \Core_1stage.DatPath_1stage.csr_io_status_zero1 ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_status_zero2" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:90.15-90.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [22:0] \Core_1stage.DatPath_1stage.csr_io_status_zero2 ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_time" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:124.15-124.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_time ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_tval" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:123.15-123.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.csr_io_tval ;
  (* hdlname = "Core_1stage DatPath_1stage csr_io_ungated_clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:68.9-68.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_io_ungated_clock ;
  (* hdlname = "Core_1stage DatPath_1stage csr_reset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:67.9-67.18|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.csr_reset ;
  (* hdlname = "Core_1stage DatPath_1stage exception_target" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:132.15-132.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.exception_target ;
  (* hdlname = "Core_1stage DatPath_1stage if_inst_buffer" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:137.14-137.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.if_inst_buffer ;
  (* hdlname = "Core_1stage DatPath_1stage imm_b" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:152.15-152.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] \Core_1stage.DatPath_1stage.imm_b ;
  (* hdlname = "Core_1stage DatPath_1stage imm_b_sext" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:154.15-154.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.imm_b_sext ;
  (* hdlname = "Core_1stage DatPath_1stage imm_i" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:141.15-141.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] \Core_1stage.DatPath_1stage.imm_i ;
  (* hdlname = "Core_1stage DatPath_1stage imm_i_sext" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:143.15-143.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.imm_i_sext ;
  (* hdlname = "Core_1stage DatPath_1stage imm_j" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:147.15-147.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [19:0] \Core_1stage.DatPath_1stage.imm_j ;
  (* hdlname = "Core_1stage DatPath_1stage imm_j_sext" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:149.15-149.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.imm_j_sext ;
  (* hdlname = "Core_1stage DatPath_1stage imm_s" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:189.15-189.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [11:0] \Core_1stage.DatPath_1stage.imm_s ;
  (* hdlname = "Core_1stage DatPath_1stage imm_s_sext" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:191.15-191.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.imm_s_sext ;
  (* hdlname = "Core_1stage DatPath_1stage imm_u" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:177.15-177.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [19:0] \Core_1stage.DatPath_1stage.imm_u ;
  (* hdlname = "Core_1stage DatPath_1stage imm_u_sext" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:178.15-178.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.imm_u_sext ;
  (* hdlname = "Core_1stage DatPath_1stage imm_z" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:180.15-180.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.imm_z ;
  (* hdlname = "Core_1stage DatPath_1stage inst" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:138.15-138.19|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.inst ;
  (* hdlname = "Core_1stage DatPath_1stage interrupt_edge" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:170.9-170.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.interrupt_edge ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_alu_fun" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:16.17-16.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [3:0] \Core_1stage.DatPath_1stage.io_ctl_alu_fun ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_csr_cmd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:19.17-19.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.io_ctl_csr_cmd ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_dmiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:12.17-12.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_ctl_dmiss ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_exception" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:20.17-20.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_ctl_exception ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_exception_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:21.17-21.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_ctl_exception_cause ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_op1_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:14.17-14.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.io_ctl_op1_sel ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_op2_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:15.17-15.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.io_ctl_op2_sel ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_pc_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:13.17-13.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.io_ctl_pc_sel ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_pc_sel_no_xept" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:22.17-22.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_rf_wen" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:18.17-18.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_ctl_rf_wen ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_stall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:11.17-11.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_ctl_stall ;
  (* hdlname = "Core_1stage DatPath_1stage io_ctl_wb_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:17.17-17.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [1:0] \Core_1stage.DatPath_1stage.io_ctl_wb_sel ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_br_eq" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:25.17-25.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_dat_br_eq ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_br_lt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:26.17-26.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_dat_br_lt ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_br_ltu" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:27.17-27.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_dat_br_ltu ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_csr_eret" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:28.17-28.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_dat_csr_eret ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_csr_interrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:29.17-29.37|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_dat_csr_interrupt ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_imiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:24.17-24.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_dat_imiss ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_inst" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:23.17-23.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_dat_inst ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_inst_misaligned" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:30.17-30.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_dat_inst_misaligned ;
  (* hdlname = "Core_1stage DatPath_1stage io_dat_mem_address_low" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:31.17-31.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [2:0] \Core_1stage.DatPath_1stage.io_dat_mem_address_low ;
  (* hdlname = "Core_1stage DatPath_1stage io_dmem_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:8.17-8.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_dmem_req_bits_addr ;
  (* hdlname = "Core_1stage DatPath_1stage io_dmem_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:9.17-9.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_dmem_req_bits_data ;
  (* hdlname = "Core_1stage DatPath_1stage io_dmem_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:10.17-10.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_dmem_resp_bits_data ;
  (* hdlname = "Core_1stage DatPath_1stage io_hartid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:36.17-36.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_hartid ;
  (* hdlname = "Core_1stage DatPath_1stage io_imem_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:5.17-5.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_imem_req_bits_addr ;
  (* hdlname = "Core_1stage DatPath_1stage io_imem_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:4.17-4.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_imem_req_valid ;
  (* hdlname = "Core_1stage DatPath_1stage io_imem_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:7.17-7.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_imem_resp_bits_data ;
  (* hdlname = "Core_1stage DatPath_1stage io_imem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:6.17-6.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_imem_resp_valid ;
  (* hdlname = "Core_1stage DatPath_1stage io_interrupt_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:32.17-32.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_interrupt_debug ;
  (* hdlname = "Core_1stage DatPath_1stage io_interrupt_meip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:35.17-35.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_interrupt_meip ;
  (* hdlname = "Core_1stage DatPath_1stage io_interrupt_msip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:34.17-34.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_interrupt_msip ;
  (* hdlname = "Core_1stage DatPath_1stage io_interrupt_mtip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:33.17-33.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.io_interrupt_mtip ;
  (* hdlname = "Core_1stage DatPath_1stage io_reset_vector" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:37.17-37.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.io_reset_vector ;
  (* hdlname = "Core_1stage DatPath_1stage jmp_target" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:150.15-150.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.jmp_target ;
  (* hdlname = "Core_1stage DatPath_1stage jump_reg_target" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:145.15-145.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.jump_reg_target ;
  (* hdlname = "Core_1stage DatPath_1stage pc_plus4" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:134.15-134.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.pc_plus4 ;
  (* hdlname = "Core_1stage DatPath_1stage pc_reg" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:133.14-133.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.pc_reg ;
  (* hdlname = "Core_1stage DatPath_1stage reg_dmiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:136.8-136.17|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.reg_dmiss ;
  (* hdlname = "Core_1stage DatPath_1stage reg_interrupt_edge" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:169.8-169.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg \Core_1stage.DatPath_1stage.reg_interrupt_edge ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_1_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:63.14-63.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.regfile_MPORT_1_addr ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_1_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:62.15-62.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.regfile_MPORT_1_data ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_1_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:65.9-65.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.regfile_MPORT_1_en ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_1_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:64.9-64.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.regfile_MPORT_1_mask ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:59.14-59.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.regfile_MPORT_addr ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:58.15-58.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.regfile_MPORT_data ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:61.9-61.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.regfile_MPORT_en ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_MPORT_mask" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:60.9-60.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.regfile_MPORT_mask ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_io_ddpath_rdata_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:50.14-50.48|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.regfile_io_ddpath_rdata_MPORT_addr ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_io_ddpath_rdata_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:51.15-51.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.regfile_io_ddpath_rdata_MPORT_data ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_io_ddpath_rdata_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:49.9-49.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.regfile_io_ddpath_rdata_MPORT_en ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_rs1_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:53.14-53.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_addr ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_rs1_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:54.15-54.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_data ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_rs1_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:52.9-52.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_en ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_rs2_data_MPORT_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:56.14-56.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_addr ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_rs2_data_MPORT_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:57.15-57.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_data ;
  (* hdlname = "Core_1stage DatPath_1stage regfile_rs2_data_MPORT_en" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:55.9-55.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_en ;
  (* hdlname = "Core_1stage DatPath_1stage reset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:3.17-3.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.reset ;
  (* hdlname = "Core_1stage DatPath_1stage rs1_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:139.14-139.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.rs1_addr ;
  (* hdlname = "Core_1stage DatPath_1stage rs1_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:140.15-140.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.rs1_data ;
  (* hdlname = "Core_1stage DatPath_1stage rs2_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:167.14-167.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.rs2_addr ;
  (* hdlname = "Core_1stage DatPath_1stage rs2_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:185.15-185.23|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.rs2_data ;
  (* hdlname = "Core_1stage DatPath_1stage tval_inst_ma" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:166.15-166.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.tval_inst_ma ;
  (* hdlname = "Core_1stage DatPath_1stage wb_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:168.14-168.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [4:0] \Core_1stage.DatPath_1stage.wb_addr ;
  (* hdlname = "Core_1stage DatPath_1stage wb_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:237.15-237.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire [31:0] \Core_1stage.DatPath_1stage.wb_data ;
  (* hdlname = "Core_1stage DatPath_1stage wb_wen" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.9-171.15|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  wire \Core_1stage.DatPath_1stage.wb_wen ;
  (* hdlname = "Core_1stage c_clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:22.9-22.16" *)
  wire \Core_1stage.c_clock ;
  (* hdlname = "Core_1stage c_io_ctl_alu_fun" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:43.14-43.30" *)
  wire [3:0] \Core_1stage.c_io_ctl_alu_fun ;
  (* hdlname = "Core_1stage c_io_ctl_csr_cmd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:46.14-46.30" *)
  wire [2:0] \Core_1stage.c_io_ctl_csr_cmd ;
  (* hdlname = "Core_1stage c_io_ctl_dmiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:39.9-39.23" *)
  wire \Core_1stage.c_io_ctl_dmiss ;
  (* hdlname = "Core_1stage c_io_ctl_exception" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:47.9-47.27" *)
  wire \Core_1stage.c_io_ctl_exception ;
  (* hdlname = "Core_1stage c_io_ctl_exception_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:48.15-48.39" *)
  wire [31:0] \Core_1stage.c_io_ctl_exception_cause ;
  (* hdlname = "Core_1stage c_io_ctl_op1_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:41.14-41.30" *)
  wire [1:0] \Core_1stage.c_io_ctl_op1_sel ;
  (* hdlname = "Core_1stage c_io_ctl_op2_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:42.14-42.30" *)
  wire [1:0] \Core_1stage.c_io_ctl_op2_sel ;
  (* hdlname = "Core_1stage c_io_ctl_pc_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:40.14-40.29" *)
  wire [2:0] \Core_1stage.c_io_ctl_pc_sel ;
  (* hdlname = "Core_1stage c_io_ctl_pc_sel_no_xept" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:49.14-49.37" *)
  wire [2:0] \Core_1stage.c_io_ctl_pc_sel_no_xept ;
  (* hdlname = "Core_1stage c_io_ctl_rf_wen" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:45.9-45.24" *)
  wire \Core_1stage.c_io_ctl_rf_wen ;
  (* hdlname = "Core_1stage c_io_ctl_stall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:38.9-38.23" *)
  wire \Core_1stage.c_io_ctl_stall ;
  (* hdlname = "Core_1stage c_io_ctl_wb_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:44.14-44.29" *)
  wire [1:0] \Core_1stage.c_io_ctl_wb_sel ;
  (* hdlname = "Core_1stage c_io_dat_br_eq" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:31.9-31.23" *)
  wire \Core_1stage.c_io_dat_br_eq ;
  (* hdlname = "Core_1stage c_io_dat_br_lt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:32.9-32.23" *)
  wire \Core_1stage.c_io_dat_br_lt ;
  (* hdlname = "Core_1stage c_io_dat_br_ltu" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:33.9-33.24" *)
  wire \Core_1stage.c_io_dat_br_ltu ;
  (* hdlname = "Core_1stage c_io_dat_csr_eret" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:34.9-34.26" *)
  wire \Core_1stage.c_io_dat_csr_eret ;
  (* hdlname = "Core_1stage c_io_dat_csr_interrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:35.9-35.31" *)
  wire \Core_1stage.c_io_dat_csr_interrupt ;
  (* hdlname = "Core_1stage c_io_dat_imiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:30.9-30.23" *)
  wire \Core_1stage.c_io_dat_imiss ;
  (* hdlname = "Core_1stage c_io_dat_inst" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:29.15-29.28" *)
  wire [31:0] \Core_1stage.c_io_dat_inst ;
  (* hdlname = "Core_1stage c_io_dat_inst_misaligned" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:36.9-36.33" *)
  wire \Core_1stage.c_io_dat_inst_misaligned ;
  (* hdlname = "Core_1stage c_io_dat_mem_address_low" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:37.14-37.38" *)
  wire [2:0] \Core_1stage.c_io_dat_mem_address_low ;
  (* hdlname = "Core_1stage c_io_dmem_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:26.9-26.31" *)
  wire \Core_1stage.c_io_dmem_req_bits_fcn ;
  (* hdlname = "Core_1stage c_io_dmem_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:27.14-27.36" *)
  wire [2:0] \Core_1stage.c_io_dmem_req_bits_typ ;
  (* hdlname = "Core_1stage c_io_dmem_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:25.9-25.28" *)
  wire \Core_1stage.c_io_dmem_req_valid ;
  (* hdlname = "Core_1stage c_io_dmem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:28.9-28.29" *)
  wire \Core_1stage.c_io_dmem_resp_valid ;
  (* hdlname = "Core_1stage c_io_imem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:24.9-24.29" *)
  wire \Core_1stage.c_io_imem_resp_valid ;
  (* hdlname = "Core_1stage c_reset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:23.9-23.16" *)
  wire \Core_1stage.c_reset ;
  (* hdlname = "Core_1stage clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:2.17-2.22" *)
  wire \Core_1stage.clock ;
  (* hdlname = "Core_1stage d_clock" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:50.9-50.16" *)
  wire \Core_1stage.d_clock ;
  (* hdlname = "Core_1stage d_io_ctl_alu_fun" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:64.14-64.30" *)
  wire [3:0] \Core_1stage.d_io_ctl_alu_fun ;
  (* hdlname = "Core_1stage d_io_ctl_csr_cmd" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:67.14-67.30" *)
  wire [2:0] \Core_1stage.d_io_ctl_csr_cmd ;
  (* hdlname = "Core_1stage d_io_ctl_dmiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:60.9-60.23" *)
  wire \Core_1stage.d_io_ctl_dmiss ;
  (* hdlname = "Core_1stage d_io_ctl_exception" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:68.9-68.27" *)
  wire \Core_1stage.d_io_ctl_exception ;
  (* hdlname = "Core_1stage d_io_ctl_exception_cause" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:69.15-69.39" *)
  wire [31:0] \Core_1stage.d_io_ctl_exception_cause ;
  (* hdlname = "Core_1stage d_io_ctl_op1_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:62.14-62.30" *)
  wire [1:0] \Core_1stage.d_io_ctl_op1_sel ;
  (* hdlname = "Core_1stage d_io_ctl_op2_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:63.14-63.30" *)
  wire [1:0] \Core_1stage.d_io_ctl_op2_sel ;
  (* hdlname = "Core_1stage d_io_ctl_pc_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:61.14-61.29" *)
  wire [2:0] \Core_1stage.d_io_ctl_pc_sel ;
  (* hdlname = "Core_1stage d_io_ctl_pc_sel_no_xept" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:70.14-70.37" *)
  wire [2:0] \Core_1stage.d_io_ctl_pc_sel_no_xept ;
  (* hdlname = "Core_1stage d_io_ctl_rf_wen" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:66.9-66.24" *)
  wire \Core_1stage.d_io_ctl_rf_wen ;
  (* hdlname = "Core_1stage d_io_ctl_stall" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:59.9-59.23" *)
  wire \Core_1stage.d_io_ctl_stall ;
  (* hdlname = "Core_1stage d_io_ctl_wb_sel" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:65.14-65.29" *)
  wire [1:0] \Core_1stage.d_io_ctl_wb_sel ;
  (* hdlname = "Core_1stage d_io_dat_br_eq" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:73.9-73.23" *)
  wire \Core_1stage.d_io_dat_br_eq ;
  (* hdlname = "Core_1stage d_io_dat_br_lt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:74.9-74.23" *)
  wire \Core_1stage.d_io_dat_br_lt ;
  (* hdlname = "Core_1stage d_io_dat_br_ltu" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:75.9-75.24" *)
  wire \Core_1stage.d_io_dat_br_ltu ;
  (* hdlname = "Core_1stage d_io_dat_csr_eret" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:76.9-76.26" *)
  wire \Core_1stage.d_io_dat_csr_eret ;
  (* hdlname = "Core_1stage d_io_dat_csr_interrupt" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:77.9-77.31" *)
  wire \Core_1stage.d_io_dat_csr_interrupt ;
  (* hdlname = "Core_1stage d_io_dat_imiss" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:72.9-72.23" *)
  wire \Core_1stage.d_io_dat_imiss ;
  (* hdlname = "Core_1stage d_io_dat_inst" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:71.15-71.28" *)
  wire [31:0] \Core_1stage.d_io_dat_inst ;
  (* hdlname = "Core_1stage d_io_dat_inst_misaligned" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:78.9-78.33" *)
  wire \Core_1stage.d_io_dat_inst_misaligned ;
  (* hdlname = "Core_1stage d_io_dat_mem_address_low" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:79.14-79.38" *)
  wire [2:0] \Core_1stage.d_io_dat_mem_address_low ;
  (* hdlname = "Core_1stage d_io_dmem_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:56.15-56.38" *)
  wire [31:0] \Core_1stage.d_io_dmem_req_bits_addr ;
  (* hdlname = "Core_1stage d_io_dmem_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:57.15-57.38" *)
  wire [31:0] \Core_1stage.d_io_dmem_req_bits_data ;
  (* hdlname = "Core_1stage d_io_dmem_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:58.15-58.39" *)
  wire [31:0] \Core_1stage.d_io_dmem_resp_bits_data ;
  (* hdlname = "Core_1stage d_io_hartid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:84.9-84.20" *)
  wire \Core_1stage.d_io_hartid ;
  (* hdlname = "Core_1stage d_io_imem_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:53.15-53.38" *)
  wire [31:0] \Core_1stage.d_io_imem_req_bits_addr ;
  (* hdlname = "Core_1stage d_io_imem_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:52.9-52.28" *)
  wire \Core_1stage.d_io_imem_req_valid ;
  (* hdlname = "Core_1stage d_io_imem_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:55.15-55.39" *)
  wire [31:0] \Core_1stage.d_io_imem_resp_bits_data ;
  (* hdlname = "Core_1stage d_io_imem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:54.9-54.29" *)
  wire \Core_1stage.d_io_imem_resp_valid ;
  (* hdlname = "Core_1stage d_io_interrupt_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:80.9-80.29" *)
  wire \Core_1stage.d_io_interrupt_debug ;
  (* hdlname = "Core_1stage d_io_interrupt_meip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:83.9-83.28" *)
  wire \Core_1stage.d_io_interrupt_meip ;
  (* hdlname = "Core_1stage d_io_interrupt_msip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:82.9-82.28" *)
  wire \Core_1stage.d_io_interrupt_msip ;
  (* hdlname = "Core_1stage d_io_interrupt_mtip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:81.9-81.28" *)
  wire \Core_1stage.d_io_interrupt_mtip ;
  (* hdlname = "Core_1stage d_io_reset_vector" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:85.15-85.32" *)
  wire [31:0] \Core_1stage.d_io_reset_vector ;
  (* hdlname = "Core_1stage d_reset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:51.9-51.16" *)
  wire \Core_1stage.d_reset ;
  (* hdlname = "Core_1stage io_dmem_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:9.17-9.38" *)
  wire [31:0] \Core_1stage.io_dmem_req_bits_addr ;
  (* hdlname = "Core_1stage io_dmem_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:10.17-10.38" *)
  wire [31:0] \Core_1stage.io_dmem_req_bits_data ;
  (* hdlname = "Core_1stage io_dmem_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:11.17-11.37" *)
  wire \Core_1stage.io_dmem_req_bits_fcn ;
  (* hdlname = "Core_1stage io_dmem_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:12.17-12.37" *)
  wire [2:0] \Core_1stage.io_dmem_req_bits_typ ;
  (* hdlname = "Core_1stage io_dmem_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:8.17-8.34" *)
  wire \Core_1stage.io_dmem_req_valid ;
  (* hdlname = "Core_1stage io_dmem_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:14.17-14.39" *)
  wire [31:0] \Core_1stage.io_dmem_resp_bits_data ;
  (* hdlname = "Core_1stage io_dmem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:13.17-13.35" *)
  wire \Core_1stage.io_dmem_resp_valid ;
  (* hdlname = "Core_1stage io_hartid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:19.17-19.26" *)
  wire \Core_1stage.io_hartid ;
  (* hdlname = "Core_1stage io_imem_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:5.17-5.38" *)
  wire [31:0] \Core_1stage.io_imem_req_bits_addr ;
  (* hdlname = "Core_1stage io_imem_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:4.17-4.34" *)
  wire \Core_1stage.io_imem_req_valid ;
  (* hdlname = "Core_1stage io_imem_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:7.17-7.39" *)
  wire [31:0] \Core_1stage.io_imem_resp_bits_data ;
  (* hdlname = "Core_1stage io_imem_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:6.17-6.35" *)
  wire \Core_1stage.io_imem_resp_valid ;
  (* hdlname = "Core_1stage io_interrupt_debug" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:15.17-15.35" *)
  wire \Core_1stage.io_interrupt_debug ;
  (* hdlname = "Core_1stage io_interrupt_meip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:18.17-18.34" *)
  wire \Core_1stage.io_interrupt_meip ;
  (* hdlname = "Core_1stage io_interrupt_msip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:17.17-17.34" *)
  wire \Core_1stage.io_interrupt_msip ;
  (* hdlname = "Core_1stage io_interrupt_mtip" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:16.17-16.34" *)
  wire \Core_1stage.io_interrupt_mtip ;
  (* hdlname = "Core_1stage io_reset_vector" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:20.17-20.32" *)
  wire [31:0] \Core_1stage.io_reset_vector ;
  (* hdlname = "Core_1stage reset" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/Core_1stage.v:3.17-3.22" *)
  wire \Core_1stage.reset ;
  (* hdlname = "SodorRequestRouter_1stage_0 _in_range_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:25.15-25.26" *)
  wire [31:0] \SodorRequestRouter_1stage_0._in_range_T ;
  (* hdlname = "SodorRequestRouter_1stage_0 _in_range_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:26.15-26.28" *)
  wire [32:0] \SodorRequestRouter_1stage_0._in_range_T_1 ;
  (* hdlname = "SodorRequestRouter_1stage_0 _in_range_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:27.15-27.28" *)
  wire [32:0] \SodorRequestRouter_1stage_0._in_range_T_3 ;
  (* hdlname = "SodorRequestRouter_1stage_0 _resp_in_range_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:29.15-29.31" *)
  wire [31:0] \SodorRequestRouter_1stage_0._resp_in_range_T ;
  (* hdlname = "SodorRequestRouter_1stage_0 _resp_in_range_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:30.15-30.33" *)
  wire [32:0] \SodorRequestRouter_1stage_0._resp_in_range_T_1 ;
  (* hdlname = "SodorRequestRouter_1stage_0 _resp_in_range_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:31.15-31.33" *)
  wire [32:0] \SodorRequestRouter_1stage_0._resp_in_range_T_3 ;
  (* hdlname = "SodorRequestRouter_1stage_0 in_range" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:28.9-28.17" *)
  wire \SodorRequestRouter_1stage_0.in_range ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_corePort_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:17.17-17.42" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_corePort_req_bits_addr ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_corePort_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:18.17-18.42" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_corePort_req_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_corePort_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:19.17-19.41" *)
  wire \SodorRequestRouter_1stage_0.io_corePort_req_bits_fcn ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_corePort_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:20.17-20.41" *)
  wire [2:0] \SodorRequestRouter_1stage_0.io_corePort_req_bits_typ ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_corePort_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:16.17-16.38" *)
  wire \SodorRequestRouter_1stage_0.io_corePort_req_valid ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_corePort_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:22.17-22.43" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_corePort_resp_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_corePort_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:21.17-21.39" *)
  wire \SodorRequestRouter_1stage_0.io_corePort_resp_valid ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_masterPort_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:3.17-3.44" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_masterPort_req_bits_addr ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_masterPort_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:4.17-4.44" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_masterPort_req_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_masterPort_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:5.17-5.43" *)
  wire \SodorRequestRouter_1stage_0.io_masterPort_req_bits_fcn ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_masterPort_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:6.17-6.43" *)
  wire [2:0] \SodorRequestRouter_1stage_0.io_masterPort_req_bits_typ ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_masterPort_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:2.17-2.40" *)
  wire \SodorRequestRouter_1stage_0.io_masterPort_req_valid ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_masterPort_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:8.17-8.45" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_masterPort_resp_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_masterPort_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:7.17-7.41" *)
  wire \SodorRequestRouter_1stage_0.io_masterPort_resp_valid ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_respAddress" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:23.17-23.31" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_respAddress ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_scratchPort_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:10.17-10.45" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_addr ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_scratchPort_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:11.17-11.45" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_scratchPort_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:12.17-12.44" *)
  wire \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_fcn ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_scratchPort_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:13.17-13.44" *)
  wire [2:0] \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_typ ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_scratchPort_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:9.17-9.41" *)
  wire \SodorRequestRouter_1stage_0.io_scratchPort_req_valid ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_scratchPort_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:15.17-15.46" *)
  wire [31:0] \SodorRequestRouter_1stage_0.io_scratchPort_resp_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_0 io_scratchPort_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:14.17-14.42" *)
  wire \SodorRequestRouter_1stage_0.io_scratchPort_resp_valid ;
  (* hdlname = "SodorRequestRouter_1stage_0 resp_in_range" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:32.9-32.22" *)
  wire \SodorRequestRouter_1stage_0.resp_in_range ;
  (* hdlname = "SodorRequestRouter_1stage_1 _in_range_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:25.15-25.26" *)
  wire [31:0] \SodorRequestRouter_1stage_1._in_range_T ;
  (* hdlname = "SodorRequestRouter_1stage_1 _in_range_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:26.15-26.28" *)
  wire [32:0] \SodorRequestRouter_1stage_1._in_range_T_1 ;
  (* hdlname = "SodorRequestRouter_1stage_1 _in_range_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:27.15-27.28" *)
  wire [32:0] \SodorRequestRouter_1stage_1._in_range_T_3 ;
  (* hdlname = "SodorRequestRouter_1stage_1 _resp_in_range_T" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:29.15-29.31" *)
  wire [31:0] \SodorRequestRouter_1stage_1._resp_in_range_T ;
  (* hdlname = "SodorRequestRouter_1stage_1 _resp_in_range_T_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:30.15-30.33" *)
  wire [32:0] \SodorRequestRouter_1stage_1._resp_in_range_T_1 ;
  (* hdlname = "SodorRequestRouter_1stage_1 _resp_in_range_T_3" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:31.15-31.33" *)
  wire [32:0] \SodorRequestRouter_1stage_1._resp_in_range_T_3 ;
  (* hdlname = "SodorRequestRouter_1stage_1 in_range" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:28.9-28.17" *)
  wire \SodorRequestRouter_1stage_1.in_range ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_corePort_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:17.17-17.42" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_corePort_req_bits_addr ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_corePort_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:18.17-18.42" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_corePort_req_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_corePort_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:19.17-19.41" *)
  wire \SodorRequestRouter_1stage_1.io_corePort_req_bits_fcn ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_corePort_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:20.17-20.41" *)
  wire [2:0] \SodorRequestRouter_1stage_1.io_corePort_req_bits_typ ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_corePort_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:16.17-16.38" *)
  wire \SodorRequestRouter_1stage_1.io_corePort_req_valid ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_corePort_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:22.17-22.43" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_corePort_resp_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_corePort_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:21.17-21.39" *)
  wire \SodorRequestRouter_1stage_1.io_corePort_resp_valid ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_masterPort_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:3.17-3.44" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_masterPort_req_bits_addr ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_masterPort_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:4.17-4.44" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_masterPort_req_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_masterPort_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:5.17-5.43" *)
  wire \SodorRequestRouter_1stage_1.io_masterPort_req_bits_fcn ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_masterPort_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:6.17-6.43" *)
  wire [2:0] \SodorRequestRouter_1stage_1.io_masterPort_req_bits_typ ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_masterPort_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:2.17-2.40" *)
  wire \SodorRequestRouter_1stage_1.io_masterPort_req_valid ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_masterPort_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:8.17-8.45" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_masterPort_resp_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_masterPort_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:7.17-7.41" *)
  wire \SodorRequestRouter_1stage_1.io_masterPort_resp_valid ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_respAddress" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:23.17-23.31" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_respAddress ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_scratchPort_req_bits_addr" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:10.17-10.45" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_addr ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_scratchPort_req_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:11.17-11.45" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_scratchPort_req_bits_fcn" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:12.17-12.44" *)
  wire \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_fcn ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_scratchPort_req_bits_typ" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:13.17-13.44" *)
  wire [2:0] \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_typ ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_scratchPort_req_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:9.17-9.41" *)
  wire \SodorRequestRouter_1stage_1.io_scratchPort_req_valid ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_scratchPort_resp_bits_data" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:15.17-15.46" *)
  wire [31:0] \SodorRequestRouter_1stage_1.io_scratchPort_resp_bits_data ;
  (* hdlname = "SodorRequestRouter_1stage_1 io_scratchPort_resp_valid" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:14.17-14.42" *)
  wire \SodorRequestRouter_1stage_1.io_scratchPort_resp_valid ;
  (* hdlname = "SodorRequestRouter_1stage_1 resp_in_range" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:32.9-32.22" *)
  wire \SodorRequestRouter_1stage_1.resp_in_range ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:2.17-2.22" *)
  input clock;
  wire clock;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:32.9-32.19" *)
  wire core_clock;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:39.15-39.41" *)
  wire [31:0] core_io_dmem_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:40.15-40.41" *)
  wire [31:0] core_io_dmem_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:41.9-41.34" *)
  wire core_io_dmem_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:42.14-42.39" *)
  wire [2:0] core_io_dmem_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:38.9-38.31" *)
  wire core_io_dmem_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:44.15-44.42" *)
  wire [31:0] core_io_dmem_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:43.9-43.32" *)
  wire core_io_dmem_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:49.9-49.23" *)
  wire core_io_hartid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:35.15-35.41" *)
  wire [31:0] core_io_imem_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:34.9-34.31" *)
  wire core_io_imem_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:37.15-37.42" *)
  wire [31:0] core_io_imem_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:36.9-36.32" *)
  wire core_io_imem_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:45.9-45.32" *)
  wire core_io_interrupt_debug;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:48.9-48.31" *)
  wire core_io_interrupt_meip;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:47.9-47.31" *)
  wire core_io_interrupt_msip;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:46.9-46.31" *)
  wire core_io_interrupt_mtip;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:50.15-50.35" *)
  wire [31:0] core_io_reset_vector;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:33.9-33.19" *)
  wire core_reset;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:5.17-5.44" *)
  input [31:0] io_debug_port_req_bits_addr;
  wire [31:0] io_debug_port_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:6.17-6.44" *)
  input [31:0] io_debug_port_req_bits_data;
  wire [31:0] io_debug_port_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:7.17-7.43" *)
  input io_debug_port_req_bits_fcn;
  wire io_debug_port_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:8.17-8.43" *)
  input [2:0] io_debug_port_req_bits_typ;
  wire [2:0] io_debug_port_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:4.17-4.40" *)
  input io_debug_port_req_valid;
  wire io_debug_port_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:10.17-10.45" *)
  output [31:0] io_debug_port_resp_bits_data;
  wire [31:0] io_debug_port_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:9.17-9.41" *)
  output io_debug_port_resp_valid;
  wire io_debug_port_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:29.17-29.26" *)
  input io_hartid;
  wire io_hartid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:25.17-25.35" *)
  input io_interrupt_debug;
  wire io_interrupt_debug;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:28.17-28.34" *)
  input io_interrupt_meip;
  wire io_interrupt_meip;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:27.17-27.34" *)
  input io_interrupt_msip;
  wire io_interrupt_msip;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:26.17-26.34" *)
  input io_interrupt_mtip;
  wire io_interrupt_mtip;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:12.17-12.47" *)
  output [31:0] io_master_port_0_req_bits_addr;
  wire [31:0] io_master_port_0_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:13.17-13.47" *)
  output [31:0] io_master_port_0_req_bits_data;
  wire [31:0] io_master_port_0_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:14.17-14.46" *)
  output io_master_port_0_req_bits_fcn;
  wire io_master_port_0_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:15.17-15.46" *)
  output [2:0] io_master_port_0_req_bits_typ;
  wire [2:0] io_master_port_0_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:11.17-11.43" *)
  output io_master_port_0_req_valid;
  wire io_master_port_0_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:17.17-17.48" *)
  input [31:0] io_master_port_0_resp_bits_data;
  wire [31:0] io_master_port_0_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:16.17-16.44" *)
  input io_master_port_0_resp_valid;
  wire io_master_port_0_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:19.17-19.47" *)
  output [31:0] io_master_port_1_req_bits_addr;
  wire [31:0] io_master_port_1_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:20.17-20.47" *)
  output [31:0] io_master_port_1_req_bits_data;
  wire [31:0] io_master_port_1_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:21.17-21.46" *)
  output io_master_port_1_req_bits_fcn;
  wire io_master_port_1_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:22.17-22.46" *)
  output [2:0] io_master_port_1_req_bits_typ;
  wire [2:0] io_master_port_1_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:18.17-18.43" *)
  output io_master_port_1_req_valid;
  wire io_master_port_1_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:24.17-24.48" *)
  input [31:0] io_master_port_1_resp_bits_data;
  wire [31:0] io_master_port_1_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:23.17-23.44" *)
  input io_master_port_1_resp_valid;
  wire io_master_port_1_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:30.17-30.32" *)
  input [31:0] io_reset_vector;
  wire [31:0] io_reset_vector;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:51.9-51.21" *)
  wire memory_clock;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:53.15-53.51" *)
  wire [31:0] memory_io_core_ports_0_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:54.15-54.51" *)
  wire [31:0] memory_io_core_ports_0_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:55.9-55.44" *)
  wire memory_io_core_ports_0_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:56.14-56.49" *)
  wire [2:0] memory_io_core_ports_0_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:52.9-52.41" *)
  wire memory_io_core_ports_0_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:58.15-58.52" *)
  wire [31:0] memory_io_core_ports_0_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:57.9-57.42" *)
  wire memory_io_core_ports_0_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:60.15-60.51" *)
  wire [31:0] memory_io_core_ports_1_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:61.14-61.49" *)
  wire [2:0] memory_io_core_ports_1_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:59.9-59.41" *)
  wire memory_io_core_ports_1_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:63.15-63.52" *)
  wire [31:0] memory_io_core_ports_1_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:62.9-62.42" *)
  wire memory_io_core_ports_1_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:65.15-65.49" *)
  wire [31:0] memory_io_debug_port_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:66.15-66.49" *)
  wire [31:0] memory_io_debug_port_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:67.9-67.42" *)
  wire memory_io_debug_port_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:68.14-68.47" *)
  wire [2:0] memory_io_debug_port_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:64.9-64.39" *)
  wire memory_io_debug_port_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:70.15-70.50" *)
  wire [31:0] memory_io_debug_port_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:69.9-69.40" *)
  wire memory_io_debug_port_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:3.17-3.22" *)
  input reset;
  wire reset;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:108.15-108.49" *)
  wire [31:0] router_1_io_corePort_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:109.15-109.49" *)
  wire [31:0] router_1_io_corePort_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:110.9-110.42" *)
  wire router_1_io_corePort_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:111.14-111.47" *)
  wire [2:0] router_1_io_corePort_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:107.9-107.39" *)
  wire router_1_io_corePort_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:113.15-113.50" *)
  wire [31:0] router_1_io_corePort_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:112.9-112.40" *)
  wire router_1_io_corePort_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:94.15-94.51" *)
  wire [31:0] router_1_io_masterPort_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:95.15-95.51" *)
  wire [31:0] router_1_io_masterPort_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:96.9-96.44" *)
  wire router_1_io_masterPort_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:97.14-97.49" *)
  wire [2:0] router_1_io_masterPort_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:93.9-93.41" *)
  wire router_1_io_masterPort_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:99.15-99.52" *)
  wire [31:0] router_1_io_masterPort_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:98.9-98.42" *)
  wire router_1_io_masterPort_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:114.15-114.38" *)
  wire [31:0] router_1_io_respAddress;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:101.15-101.52" *)
  wire [31:0] router_1_io_scratchPort_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:102.15-102.52" *)
  wire [31:0] router_1_io_scratchPort_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:103.9-103.45" *)
  wire router_1_io_scratchPort_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:104.14-104.50" *)
  wire [2:0] router_1_io_scratchPort_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:100.9-100.42" *)
  wire router_1_io_scratchPort_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:106.15-106.53" *)
  wire [31:0] router_1_io_scratchPort_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:105.9-105.43" *)
  wire router_1_io_scratchPort_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:86.15-86.47" *)
  wire [31:0] router_io_corePort_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:87.15-87.47" *)
  wire [31:0] router_io_corePort_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:88.9-88.40" *)
  wire router_io_corePort_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:89.14-89.45" *)
  wire [2:0] router_io_corePort_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:85.9-85.37" *)
  wire router_io_corePort_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:91.15-91.48" *)
  wire [31:0] router_io_corePort_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:90.9-90.38" *)
  wire router_io_corePort_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:72.15-72.49" *)
  wire [31:0] router_io_masterPort_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:73.15-73.49" *)
  wire [31:0] router_io_masterPort_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:74.9-74.42" *)
  wire router_io_masterPort_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:75.14-75.47" *)
  wire [2:0] router_io_masterPort_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:71.9-71.39" *)
  wire router_io_masterPort_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:77.15-77.50" *)
  wire [31:0] router_io_masterPort_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:76.9-76.40" *)
  wire router_io_masterPort_resp_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:92.15-92.36" *)
  wire [31:0] router_io_respAddress;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:79.15-79.50" *)
  wire [31:0] router_io_scratchPort_req_bits_addr;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:80.15-80.50" *)
  wire [31:0] router_io_scratchPort_req_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:81.9-81.43" *)
  wire router_io_scratchPort_req_bits_fcn;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:82.14-82.48" *)
  wire [2:0] router_io_scratchPort_req_bits_typ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:78.9-78.40" *)
  wire router_io_scratchPort_req_valid;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:84.15-84.51" *)
  wire [31:0] router_io_scratchPort_resp_bits_data;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:83.9-83.41" *)
  wire router_io_scratchPort_resp_valid;
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:29.13-29.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_0_0  [1023:0];
  always @(posedge \AsyncScratchPadMemory_1stage.clock ) begin
    if (_0026_[0])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][0:0] <= _0025_[0];
    if (_0026_[1])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][1:1] <= _0025_[1];
    if (_0026_[2])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][2:2] <= _0025_[2];
    if (_0026_[3])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][3:3] <= _0025_[3];
    if (_0026_[4])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][4:4] <= _0025_[4];
    if (_0026_[5])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][5:5] <= _0025_[5];
    if (_0026_[6])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][6:6] <= _0025_[6];
    if (_0026_[7])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0024_][7:7] <= _0025_[7];
    if (_0029_[0])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][0:0] <= _0028_[0];
    if (_0029_[1])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][1:1] <= _0028_[1];
    if (_0029_[2])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][2:2] <= _0028_[2];
    if (_0029_[3])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][3:3] <= _0028_[3];
    if (_0029_[4])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][4:4] <= _0028_[4];
    if (_0029_[5])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][5:5] <= _0028_[5];
    if (_0029_[6])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][6:6] <= _0028_[6];
    if (_0029_[7])
      \AsyncScratchPadMemory_1stage.mem_0_0 [_0027_][7:7] <= _0028_[7];
  end
  assign _0067_ = \AsyncScratchPadMemory_1stage.mem_0_0 [\AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr ];
  assign _0066_ = \AsyncScratchPadMemory_1stage.mem_0_0 [\AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr ];
  (* hdlname = "AsyncScratchPadMemory_1stage mem_0_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:30.13-30.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_0_1  [1023:0];
  assign _0068_ = \AsyncScratchPadMemory_1stage.mem_0_1 [\AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr ];
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:48.13-48.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_1_0  [1023:0];
  always @(posedge \AsyncScratchPadMemory_1stage.clock ) begin
    if (_0032_[0])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][0:0] <= _0031_[0];
    if (_0032_[1])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][1:1] <= _0031_[1];
    if (_0032_[2])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][2:2] <= _0031_[2];
    if (_0032_[3])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][3:3] <= _0031_[3];
    if (_0032_[4])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][4:4] <= _0031_[4];
    if (_0032_[5])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][5:5] <= _0031_[5];
    if (_0032_[6])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][6:6] <= _0031_[6];
    if (_0032_[7])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0030_][7:7] <= _0031_[7];
    if (_0035_[0])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][0:0] <= _0034_[0];
    if (_0035_[1])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][1:1] <= _0034_[1];
    if (_0035_[2])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][2:2] <= _0034_[2];
    if (_0035_[3])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][3:3] <= _0034_[3];
    if (_0035_[4])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][4:4] <= _0034_[4];
    if (_0035_[5])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][5:5] <= _0034_[5];
    if (_0035_[6])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][6:6] <= _0034_[6];
    if (_0035_[7])
      \AsyncScratchPadMemory_1stage.mem_1_0 [_0033_][7:7] <= _0034_[7];
  end
  assign _0070_ = \AsyncScratchPadMemory_1stage.mem_1_0 [\AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr ];
  assign _0069_ = \AsyncScratchPadMemory_1stage.mem_1_0 [\AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr ];
  (* hdlname = "AsyncScratchPadMemory_1stage mem_1_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:49.13-49.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_1_1  [1023:0];
  assign _0071_ = \AsyncScratchPadMemory_1stage.mem_1_1 [\AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr ];
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:67.13-67.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_2_0  [1023:0];
  always @(posedge \AsyncScratchPadMemory_1stage.clock ) begin
    if (_0038_[0])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][0:0] <= _0037_[0];
    if (_0038_[1])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][1:1] <= _0037_[1];
    if (_0038_[2])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][2:2] <= _0037_[2];
    if (_0038_[3])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][3:3] <= _0037_[3];
    if (_0038_[4])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][4:4] <= _0037_[4];
    if (_0038_[5])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][5:5] <= _0037_[5];
    if (_0038_[6])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][6:6] <= _0037_[6];
    if (_0038_[7])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0036_][7:7] <= _0037_[7];
    if (_0041_[0])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][0:0] <= _0040_[0];
    if (_0041_[1])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][1:1] <= _0040_[1];
    if (_0041_[2])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][2:2] <= _0040_[2];
    if (_0041_[3])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][3:3] <= _0040_[3];
    if (_0041_[4])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][4:4] <= _0040_[4];
    if (_0041_[5])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][5:5] <= _0040_[5];
    if (_0041_[6])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][6:6] <= _0040_[6];
    if (_0041_[7])
      \AsyncScratchPadMemory_1stage.mem_2_0 [_0039_][7:7] <= _0040_[7];
  end
  assign _0073_ = \AsyncScratchPadMemory_1stage.mem_2_0 [\AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr ];
  assign _0072_ = \AsyncScratchPadMemory_1stage.mem_2_0 [\AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr ];
  (* hdlname = "AsyncScratchPadMemory_1stage mem_2_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:68.13-68.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_2_1  [1023:0];
  assign _0074_ = \AsyncScratchPadMemory_1stage.mem_2_1 [\AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr ];
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_0" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:86.13-86.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_3_0  [1023:0];
  always @(posedge \AsyncScratchPadMemory_1stage.clock ) begin
    if (_0044_[0])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][0:0] <= _0043_[0];
    if (_0044_[1])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][1:1] <= _0043_[1];
    if (_0044_[2])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][2:2] <= _0043_[2];
    if (_0044_[3])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][3:3] <= _0043_[3];
    if (_0044_[4])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][4:4] <= _0043_[4];
    if (_0044_[5])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][5:5] <= _0043_[5];
    if (_0044_[6])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][6:6] <= _0043_[6];
    if (_0044_[7])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0042_][7:7] <= _0043_[7];
    if (_0047_[0])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][0:0] <= _0046_[0];
    if (_0047_[1])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][1:1] <= _0046_[1];
    if (_0047_[2])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][2:2] <= _0046_[2];
    if (_0047_[3])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][3:3] <= _0046_[3];
    if (_0047_[4])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][4:4] <= _0046_[4];
    if (_0047_[5])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][5:5] <= _0046_[5];
    if (_0047_[6])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][6:6] <= _0046_[6];
    if (_0047_[7])
      \AsyncScratchPadMemory_1stage.mem_3_0 [_0045_][7:7] <= _0046_[7];
  end
  assign _0076_ = \AsyncScratchPadMemory_1stage.mem_3_0 [\AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr ];
  assign _0075_ = \AsyncScratchPadMemory_1stage.mem_3_0 [\AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr ];
  (* hdlname = "AsyncScratchPadMemory_1stage mem_3_1" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:87.13-87.20" *)
  reg [7:0] \AsyncScratchPadMemory_1stage.mem_3_1  [1023:0];
  assign _0077_ = \AsyncScratchPadMemory_1stage.mem_3_1 [\AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr ];
  (* hdlname = "Core_1stage DatPath_1stage regfile" *)
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:48.14-48.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  reg [31:0] \Core_1stage.DatPath_1stage.regfile  [31:0];
  always @(posedge \Core_1stage.DatPath_1stage.clock ) begin
    if (_0791_[0])
      \Core_1stage.DatPath_1stage.regfile [_0789_][0:0] <= _0790_[0];
    if (_0791_[1])
      \Core_1stage.DatPath_1stage.regfile [_0789_][1:1] <= _0790_[1];
    if (_0791_[2])
      \Core_1stage.DatPath_1stage.regfile [_0789_][2:2] <= _0790_[2];
    if (_0791_[3])
      \Core_1stage.DatPath_1stage.regfile [_0789_][3:3] <= _0790_[3];
    if (_0791_[4])
      \Core_1stage.DatPath_1stage.regfile [_0789_][4:4] <= _0790_[4];
    if (_0791_[5])
      \Core_1stage.DatPath_1stage.regfile [_0789_][5:5] <= _0790_[5];
    if (_0791_[6])
      \Core_1stage.DatPath_1stage.regfile [_0789_][6:6] <= _0790_[6];
    if (_0791_[7])
      \Core_1stage.DatPath_1stage.regfile [_0789_][7:7] <= _0790_[7];
    if (_0791_[8])
      \Core_1stage.DatPath_1stage.regfile [_0789_][8:8] <= _0790_[8];
    if (_0791_[9])
      \Core_1stage.DatPath_1stage.regfile [_0789_][9:9] <= _0790_[9];
    if (_0791_[10])
      \Core_1stage.DatPath_1stage.regfile [_0789_][10:10] <= _0790_[10];
    if (_0791_[11])
      \Core_1stage.DatPath_1stage.regfile [_0789_][11:11] <= _0790_[11];
    if (_0791_[12])
      \Core_1stage.DatPath_1stage.regfile [_0789_][12:12] <= _0790_[12];
    if (_0791_[13])
      \Core_1stage.DatPath_1stage.regfile [_0789_][13:13] <= _0790_[13];
    if (_0791_[14])
      \Core_1stage.DatPath_1stage.regfile [_0789_][14:14] <= _0790_[14];
    if (_0791_[15])
      \Core_1stage.DatPath_1stage.regfile [_0789_][15:15] <= _0790_[15];
    if (_0791_[16])
      \Core_1stage.DatPath_1stage.regfile [_0789_][16:16] <= _0790_[16];
    if (_0791_[17])
      \Core_1stage.DatPath_1stage.regfile [_0789_][17:17] <= _0790_[17];
    if (_0791_[18])
      \Core_1stage.DatPath_1stage.regfile [_0789_][18:18] <= _0790_[18];
    if (_0791_[19])
      \Core_1stage.DatPath_1stage.regfile [_0789_][19:19] <= _0790_[19];
    if (_0791_[20])
      \Core_1stage.DatPath_1stage.regfile [_0789_][20:20] <= _0790_[20];
    if (_0791_[21])
      \Core_1stage.DatPath_1stage.regfile [_0789_][21:21] <= _0790_[21];
    if (_0791_[22])
      \Core_1stage.DatPath_1stage.regfile [_0789_][22:22] <= _0790_[22];
    if (_0791_[23])
      \Core_1stage.DatPath_1stage.regfile [_0789_][23:23] <= _0790_[23];
    if (_0791_[24])
      \Core_1stage.DatPath_1stage.regfile [_0789_][24:24] <= _0790_[24];
    if (_0791_[25])
      \Core_1stage.DatPath_1stage.regfile [_0789_][25:25] <= _0790_[25];
    if (_0791_[26])
      \Core_1stage.DatPath_1stage.regfile [_0789_][26:26] <= _0790_[26];
    if (_0791_[27])
      \Core_1stage.DatPath_1stage.regfile [_0789_][27:27] <= _0790_[27];
    if (_0791_[28])
      \Core_1stage.DatPath_1stage.regfile [_0789_][28:28] <= _0790_[28];
    if (_0791_[29])
      \Core_1stage.DatPath_1stage.regfile [_0789_][29:29] <= _0790_[29];
    if (_0791_[30])
      \Core_1stage.DatPath_1stage.regfile [_0789_][30:30] <= _0790_[30];
    if (_0791_[31])
      \Core_1stage.DatPath_1stage.regfile [_0789_][31:31] <= _0790_[31];
  end
  assign _0862_ = \Core_1stage.DatPath_1stage.regfile [\Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_addr ];
  assign _0861_ = \Core_1stage.DatPath_1stage.regfile [\Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_addr ];
  assign _0860_ = \Core_1stage.DatPath_1stage.regfile [5'h00];
  assign _0048_ = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:236.27-236.83" *) \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_fcn ;
  assign _0049_ = \AsyncScratchPadMemory_1stage.io_debug_port_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:240.29-240.81" *) \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_fcn ;
  assign _0050_ = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:253.27-253.83" *) \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_fcn ;
  assign _0051_ = \AsyncScratchPadMemory_1stage.io_debug_port_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:257.29-257.81" *) \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_fcn ;
  assign _0052_ = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:270.27-270.83" *) \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_fcn ;
  assign _0053_ = \AsyncScratchPadMemory_1stage.io_debug_port_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:274.29-274.81" *) \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_fcn ;
  assign _0054_ = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:287.27-287.83" *) \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_fcn ;
  assign _0055_ = \AsyncScratchPadMemory_1stage.io_debug_port_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:291.29-291.81" *) \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_fcn ;
  assign _0056_ = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:308.26-308.82" *) \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_fcn ;
  assign _0057_ = \AsyncScratchPadMemory_1stage.io_debug_port_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:326.27-326.79" *) \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_fcn ;
  assign _0058_ = \AsyncScratchPadMemory_1stage.mem_0_MPORT_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.9-328.42" *) \AsyncScratchPadMemory_1stage.mem_0_MPORT_mask ;
  assign _0059_ = \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.9-331.46" *) \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_mask ;
  assign _0060_ = \AsyncScratchPadMemory_1stage.mem_1_MPORT_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.9-334.42" *) \AsyncScratchPadMemory_1stage.mem_1_MPORT_mask ;
  assign _0061_ = \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.9-337.46" *) \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_mask ;
  assign _0062_ = \AsyncScratchPadMemory_1stage.mem_2_MPORT_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.9-340.42" *) \AsyncScratchPadMemory_1stage.mem_2_MPORT_mask ;
  assign _0063_ = \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.9-343.46" *) \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_mask ;
  assign _0064_ = \AsyncScratchPadMemory_1stage.mem_3_MPORT_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.9-346.42" *) \AsyncScratchPadMemory_1stage.mem_3_MPORT_mask ;
  assign _0065_ = \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_en  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.9-349.46" *) \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_mask ;
  assign _0102_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:300.60-300.99" *) \AsyncScratchPadMemory_1stage._io_core_ports_0_resp_bits_data_T_1 [2];
  assign _0103_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:311.60-311.99" *) \AsyncScratchPadMemory_1stage._io_core_ports_1_resp_bits_data_T_1 [2];
  assign _0104_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:318.58-318.95" *) \AsyncScratchPadMemory_1stage._io_debug_port_resp_bits_data_T_1 [2];
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0078_ <= _0151_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0079_ <= _0149_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0080_ <= _0147_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0081_ <= _0145_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0082_ <= _0143_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0083_ <= _0141_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0084_ <= _0139_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0085_ <= _0137_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0086_ <= _0135_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0087_ <= _0133_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0088_ <= _0131_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0089_ <= _0129_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0090_ <= _0127_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0091_ <= _0125_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0092_ <= _0123_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0093_ <= _0121_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0094_ <= _0119_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0095_ <= _0117_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0096_ <= _0115_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0097_ <= _0113_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0098_ <= _0111_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0099_ <= _0109_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0100_ <= _0107_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:327.3-352.6" *)
  always @(posedge \AsyncScratchPadMemory_1stage.clock )
    _0101_ <= _0105_;
  assign _0105_ = _0106_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.5-351.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.9-349.46" *) 8'hff : 8'h00;
  assign _0107_ = _0108_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.5-351.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.9-349.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_data_3  : 8'hxx;
  assign _0109_ = _0110_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.5-351.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:349.9-349.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_addr  : 10'hxxx;
  assign _0111_ = _0112_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.5-348.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.9-346.42" *) 8'hff : 8'h00;
  assign _0113_ = _0114_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.5-348.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.9-346.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_data_3  : 8'hxx;
  assign _0115_ = _0116_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.5-348.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:346.9-346.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_addr  : 10'hxxx;
  assign _0117_ = _0118_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.5-345.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.9-343.46" *) 8'hff : 8'h00;
  assign _0119_ = _0120_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.5-345.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.9-343.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_data_2  : 8'hxx;
  assign _0121_ = _0122_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.5-345.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:343.9-343.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_addr  : 10'hxxx;
  assign _0123_ = _0124_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.5-342.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.9-340.42" *) 8'hff : 8'h00;
  assign _0125_ = _0126_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.5-342.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.9-340.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_data_2  : 8'hxx;
  assign _0127_ = _0128_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.5-342.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:340.9-340.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_addr  : 10'hxxx;
  assign _0129_ = _0130_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.5-339.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.9-337.46" *) 8'hff : 8'h00;
  assign _0131_ = _0132_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.5-339.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.9-337.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_data_1  : 8'hxx;
  assign _0133_ = _0134_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.5-339.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:337.9-337.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_addr  : 10'hxxx;
  assign _0135_ = _0136_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.5-336.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.9-334.42" *) 8'hff : 8'h00;
  assign _0137_ = _0138_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.5-336.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.9-334.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_data_1  : 8'hxx;
  assign _0139_ = _0140_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.5-336.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:334.9-334.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_addr  : 10'hxxx;
  assign _0141_ = _0142_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.5-333.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.9-331.46" *) 8'hff : 8'h00;
  assign _0143_ = _0144_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.5-333.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.9-331.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_data_0  : 8'hxx;
  assign _0145_ = _0146_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.5-333.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:331.9-331.46" *) \AsyncScratchPadMemory_1stage.module_1_io_mem_addr  : 10'hxxx;
  assign _0147_ = _0148_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.5-330.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.9-328.42" *) 8'hff : 8'h00;
  assign _0149_ = _0150_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.5-330.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.9-328.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_data_0  : 8'hxx;
  assign _0151_ = _0152_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.5-330.8|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:328.9-328.42" *) \AsyncScratchPadMemory_1stage.module__io_mem_addr  : 10'hxxx;
  assign _0153_ = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_typ  - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:158.52-158.87" *) 3'h1;
  assign _0154_ = \AsyncScratchPadMemory_1stage.io_core_ports_1_req_bits_typ  - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:159.52-159.87" *) 3'h1;
  assign _0155_ = \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_typ  - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:160.50-160.83" *) 3'h1;
  assign _0156_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_0  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.31-43.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_2 ;
  assign _0157_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_signed ;
  assign _0158_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_1  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.32-48.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_10 ;
  assign _0159_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_signed ;
  assign _0160_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_2  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.32-53.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_18 ;
  assign _0161_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_signed ;
  assign _0162_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_3  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.32-58.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_26 ;
  assign _0163_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_signed ;
  assign _0164_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_size ;
  assign _0165_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_size ;
  assign _0166_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_size ;
  assign _0167_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._sign_T_1 ;
  assign _0168_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._sign_T_1 ;
  assign _0169_ = 2'h3 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._sign_T_1 ;
  assign _0170_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.31-41.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_2 ;
  assign _0171_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.32-46.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_10 ;
  assign _0172_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.32-51.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_18 ;
  assign _0173_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.32-56.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_26 ;
  assign _0174_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_0  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.31-42.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_3 ;
  assign _0175_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.32-47.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_11 ;
  assign _0176_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_2  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.32-52.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_19 ;
  assign _0177_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_3  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.32-57.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_27 ;
  assign _0178_ = 11'h01f << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.31-32.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.bytes ;
  assign _0179_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T  >> (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.33-15.65|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_1 ;
  assign _0180_ = 2'h3 - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.26-27.38|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.bytes ;
  assign _0181_ = _0164_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) 2'h0 : 2'h3;
  assign _0182_ = _0165_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) 2'h1 : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._bytes_T_1 ;
  assign _0183_ = _0166_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.57|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) 2'h3 : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._bytes_T_3 ;
  assign _0184_ = _0167_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.70|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_1  : \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_0 ;
  assign _0185_ = _0168_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_2  : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_1 ;
  assign _0186_ = _0169_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_3  : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_2 ;
  assign _0187_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_0  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.31-40.53|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) 8'hff : 8'h00;
  assign _0188_ = _0157_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.78|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_4  : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_7 ;
  assign _0189_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.32-45.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) 8'hff : 8'h00;
  assign _0190_ = _0159_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_12  : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_15 ;
  assign _0191_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.32-50.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) 8'hff : 8'h00;
  assign _0192_ = _0161_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_20  : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_23 ;
  assign _0193_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.32-55.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) 8'hff : 8'h00;
  assign _0194_ = _0163_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:161.20-171.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_28  : \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_31 ;
  assign _0195_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_0  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.31-43.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_2 ;
  assign _0196_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_signed ;
  assign _0197_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_1  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.32-48.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_10 ;
  assign _0198_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_signed ;
  assign _0199_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_2  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.32-53.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_18 ;
  assign _0200_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_signed ;
  assign _0201_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_3  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.32-58.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_26 ;
  assign _0202_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_signed ;
  assign _0203_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_size ;
  assign _0204_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_size ;
  assign _0205_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_size ;
  assign _0206_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._sign_T_1 ;
  assign _0207_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._sign_T_1 ;
  assign _0208_ = 2'h3 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._sign_T_1 ;
  assign _0209_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.31-41.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_2 ;
  assign _0210_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.32-46.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_10 ;
  assign _0211_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.32-51.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_18 ;
  assign _0212_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.32-56.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_26 ;
  assign _0213_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_0  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.31-42.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_3 ;
  assign _0214_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.32-47.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_11 ;
  assign _0215_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_2  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.32-52.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_19 ;
  assign _0216_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_3  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.32-57.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_27 ;
  assign _0217_ = 11'h01f << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.31-32.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.bytes ;
  assign _0218_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T  >> (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.33-15.65|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_1 ;
  assign _0219_ = 2'h3 - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.26-27.38|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.bytes ;
  assign _0220_ = _0203_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) 2'h0 : 2'h3;
  assign _0221_ = _0204_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) 2'h1 : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._bytes_T_1 ;
  assign _0222_ = _0205_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.57|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) 2'h3 : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._bytes_T_3 ;
  assign _0223_ = _0206_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.70|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_1  : \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_0 ;
  assign _0224_ = _0207_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_2  : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_1 ;
  assign _0225_ = _0208_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_3  : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_2 ;
  assign _0226_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_0  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.31-40.53|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) 8'hff : 8'h00;
  assign _0227_ = _0196_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.78|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_4  : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_7 ;
  assign _0228_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.32-45.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) 8'hff : 8'h00;
  assign _0229_ = _0198_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_12  : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_15 ;
  assign _0230_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.32-50.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) 8'hff : 8'h00;
  assign _0231_ = _0200_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_20  : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_23 ;
  assign _0232_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.32-55.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) 8'hff : 8'h00;
  assign _0233_ = _0202_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:187.20-197.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_28  : \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_31 ;
  assign _0234_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_0  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:43.31-43.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_2 ;
  assign _0235_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_signed ;
  assign _0236_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_1  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:48.32-48.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_10 ;
  assign _0237_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_signed ;
  assign _0238_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_2  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:53.32-53.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_18 ;
  assign _0239_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_signed ;
  assign _0240_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_3  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:58.32-58.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_26 ;
  assign _0241_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.sign  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.44|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_signed ;
  assign _0242_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_size ;
  assign _0243_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_size ;
  assign _0244_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.37|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_size ;
  assign _0245_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._sign_T_1 ;
  assign _0246_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._sign_T_1 ;
  assign _0247_ = 2'h3 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.40|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._sign_T_1 ;
  assign _0248_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:41.31-41.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_2 ;
  assign _0249_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:46.32-46.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_10 ;
  assign _0250_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:51.32-51.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_18 ;
  assign _0251_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:56.32-56.48|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_26 ;
  assign _0252_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_0  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:42.31-42.60|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_3 ;
  assign _0253_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:47.32-47.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_11 ;
  assign _0254_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_2  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:52.32-52.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_19 ;
  assign _0255_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_3  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:57.32-57.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_27 ;
  assign _0256_ = 11'h01f << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:32.31-32.46|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.bytes ;
  assign _0257_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T  >> (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:15.33-15.65|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_1 ;
  assign _0258_ = 2'h3 - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:27.26-27.38|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.bytes ;
  assign _0259_ = _0242_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:24.27-24.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) 2'h0 : 2'h3;
  assign _0260_ = _0243_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:25.27-25.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) 2'h1 : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._bytes_T_1 ;
  assign _0261_ = _0244_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:26.22-26.57|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) 2'h3 : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._bytes_T_3 ;
  assign _0262_ = _0245_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:28.23-28.70|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_1  : \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_0 ;
  assign _0263_ = _0246_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:29.23-29.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_2  : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_1 ;
  assign _0264_ = _0247_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:30.23-30.64|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_3  : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_2 ;
  assign _0265_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_0  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:40.31-40.53|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) 8'hff : 8'h00;
  assign _0266_ = _0235_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:44.28-44.78|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_4  : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_7 ;
  assign _0267_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:45.32-45.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) 8'hff : 8'h00;
  assign _0268_ = _0237_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:49.28-49.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_12  : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_15 ;
  assign _0269_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:50.32-50.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) 8'hff : 8'h00;
  assign _0270_ = _0239_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:54.28-54.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_20  : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_23 ;
  assign _0271_ = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:55.32-55.54|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) 8'hff : 8'h00;
  assign _0272_ = _0241_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemReader_1stage.v:59.28-59.80|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:198.20-208.4" *) \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_28  : \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_31 ;
  assign _0273_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_0  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:45.27-45.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_en ;
  assign _0274_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_1  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:46.27-46.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_en ;
  assign _0275_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_2  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:47.27-47.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_en ;
  assign _0276_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_3  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:48.27-48.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_en ;
  assign _0277_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_size ;
  assign _0278_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_size ;
  assign _0279_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_size ;
  assign _0280_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._GEN_0  << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:19.33-19.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T ;
  assign _0281_ = 11'h01f << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:31.31-31.51|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_5 ;
  assign _0282_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._GEN_1  << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:34.40-34.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.offset ;
  assign _0283_ = _0277_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) 2'h0 : 2'h3;
  assign _0284_ = _0278_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) 2'h1 : \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_1 ;
  assign _0285_ = _0279_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:172.20-186.4" *) 2'h3 : \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_3 ;
  assign _0286_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_0  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:45.27-45.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_en ;
  assign _0287_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_1  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:46.27-46.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_en ;
  assign _0288_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_2  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:47.27-47.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_en ;
  assign _0289_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_3  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:48.27-48.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_en ;
  assign _0290_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_size ;
  assign _0291_ = 2'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_size ;
  assign _0292_ = 2'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.42|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_size ;
  assign _0293_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._GEN_0  << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:19.33-19.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T ;
  assign _0294_ = 11'h01f << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:31.31-31.51|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_5 ;
  assign _0295_ = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._GEN_1  << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:34.40-34.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.offset ;
  assign _0296_ = _0290_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:28.27-28.56|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) 2'h0 : 2'h3;
  assign _0297_ = _0291_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:29.27-29.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) 2'h1 : \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_1 ;
  assign _0298_ = _0292_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:136.32-157.4|testOut/nondeleyed_init/MemWriter_1stage.v:30.27-30.62|testOut/nondeleyed_init/AsyncScratchPadMemory_1stage.v:209.20-223.4" *) 2'h3 : \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_3 ;
  assign _0301_ = \Core_1stage.CtlPath_1stage.misaligned_mask  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:387.35-387.75|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_mem_address_low ;
  assign _0302_ = _0486_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:388.27-388.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._GEN_0 ;
  assign _0303_ = _0423_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.19-391.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0326_;
  assign _0304_ = _0376_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:393.19-393.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_imem_resp_valid ;
  assign _0305_ = \Core_1stage.CtlPath_1stage._GEN_0  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:397.30-397.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0377_;
  assign _0306_ = \Core_1stage.CtlPath_1stage._GEN_0  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.27-401.74|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0425_;
  assign _0310_ = 32'd8195 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:35.25-35.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0311_ = 32'd3 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:36.25-36.45|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0312_ = 32'd16387 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:37.25-37.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0313_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:371.42-371.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h8;
  assign _0314_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:372.42-372.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h7;
  assign _0315_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:373.42-373.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h6;
  assign _0316_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:374.42-374.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h5;
  assign _0317_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:375.42-375.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h4;
  assign _0318_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:376.42-376.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h3;
  assign _0319_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:377.42-377.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h2;
  assign _0320_ = \Core_1stage.CtlPath_1stage.cs_br_type  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:378.42-378.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1;
  assign _0321_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:379.42-379.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.cs_br_type ;
  assign _0322_ = 32'd4099 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:38.25-38.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0323_ = 32'd20483 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:39.25-39.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0324_ = \Core_1stage.CtlPath_1stage.cs0_6  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.20-391.33|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h6;
  assign _0325_ = \Core_1stage.CtlPath_1stage.cs0_6  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.36-391.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h7;
  assign _0326_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.53-391.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.rs1_addr ;
  assign _0327_ = 32'd8227 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:40.26-40.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0328_ = 32'd35 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:41.26-41.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0329_ = 32'd4131 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:42.26-42.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0330_ = 32'd23 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:44.26-44.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_16 ;
  assign _0331_ = 32'd55 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:45.26-45.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_16 ;
  assign _0332_ = 32'd19 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:46.26-46.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0333_ = 32'd28691 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:47.26-47.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0334_ = 32'd24595 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:48.26-48.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0335_ = 32'd16403 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:49.26-49.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0336_ = 32'd8211 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:50.26-50.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0337_ = 32'd12307 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:51.26-51.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0338_ = 32'd4115 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:53.26-53.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_32 ;
  assign _0339_ = 32'd1073762323 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:54.26-54.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_32 ;
  assign _0340_ = 32'd20499 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:55.26-55.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_32 ;
  assign _0341_ = 32'd4147 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:57.26-57.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0342_ = 32'd51 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:58.26-58.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0343_ = 32'd1073741875 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:59.26-59.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0344_ = 32'd8243 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:60.26-60.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0345_ = 32'd12339 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:61.26-61.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0346_ = 32'd28723 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:62.26-62.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0347_ = 32'd24627 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:63.26-63.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0348_ = 32'd16435 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:64.26-64.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0349_ = 32'd1073762355 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:65.26-65.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0350_ = 32'd20531 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:66.26-66.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_38 ;
  assign _0351_ = 32'd111 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:67.26-67.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_16 ;
  assign _0352_ = 32'd103 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:68.26-68.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0353_ = 32'd99 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:69.26-69.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0354_ = 32'd4195 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:70.26-70.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0355_ = 32'd20579 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:71.26-71.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0356_ = 32'd28771 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:72.26-72.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0357_ = 32'd16483 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:73.26-73.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0358_ = 32'd24675 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:74.26-74.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0359_ = 32'd20595 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:75.26-75.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0360_ = 32'd24691 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:76.26-76.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0361_ = 32'd28787 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:77.26-77.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0362_ = 32'd4211 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:78.26-78.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0363_ = 32'd8307 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:79.26-79.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0364_ = 32'd12403 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:80.26-80.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0365_ = 32'd115 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:81.26-81.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_inst ;
  assign _0366_ = 32'd807403635 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:82.26-82.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_inst ;
  assign _0367_ = 32'd2065694835 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:83.26-83.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_inst ;
  assign _0368_ = 32'd1048691 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:84.26-84.51|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_inst ;
  assign _0369_ = 32'd273678451 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:85.26-85.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_inst ;
  assign _0370_ = 32'd4111 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:86.26-86.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0371_ = 32'd15 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:87.26-87.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T ;
  assign _0372_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:365.41-365.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_br_eq ;
  assign _0373_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:367.41-367.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_br_lt ;
  assign _0374_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:368.42-368.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_br_ltu ;
  assign _0375_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:385.37-385.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._misaligned_mask_T_3 ;
  assign _0376_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:393.19-393.31|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.cs_val_inst ;
  assign _0377_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:397.39-397.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_ctl_exception ;
  assign _0378_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.77-401.84|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._GEN_0 ;
  assign _0379_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.25-401.85|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0426_;
  assign _0380_ = \Core_1stage.CtlPath_1stage._csignals_T_81  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.105-289.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0384_;
  assign _0381_ = \Core_1stage.CtlPath_1stage._csignals_T_79  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.87-289.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0380_;
  assign _0382_ = \Core_1stage.CtlPath_1stage._csignals_T_77  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.69-289.43|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0381_;
  assign _0383_ = \Core_1stage.CtlPath_1stage._csignals_T_75  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.51-289.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0382_;
  assign _0384_ = \Core_1stage.CtlPath_1stage._csignals_T_83  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:289.9-289.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_85 ;
  assign _0385_ = \Core_1stage.CtlPath_1stage._csignals_T_23  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.105-299.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0394_;
  assign _0386_ = \Core_1stage.CtlPath_1stage._csignals_T_21  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.87-299.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0385_;
  assign _0387_ = \Core_1stage.CtlPath_1stage._csignals_T_19  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.69-299.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0386_;
  assign _0388_ = \Core_1stage.CtlPath_1stage._csignals_T_17  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.51-299.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0387_;
  assign _0389_ = \Core_1stage.CtlPath_1stage._csignals_T_35  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.99-299.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0400_;
  assign _0390_ = \Core_1stage.CtlPath_1stage._csignals_T_33  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.81-299.51|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0389_;
  assign _0391_ = \Core_1stage.CtlPath_1stage._csignals_T_31  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.63-299.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0390_;
  assign _0392_ = \Core_1stage.CtlPath_1stage._csignals_T_29  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.45-299.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0391_;
  assign _0393_ = \Core_1stage.CtlPath_1stage._csignals_T_27  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.27-299.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0392_;
  assign _0394_ = \Core_1stage.CtlPath_1stage._csignals_T_25  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:296.9-299.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0393_;
  assign _0395_ = \Core_1stage.CtlPath_1stage._csignals_T_47  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.95-299.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0406_;
  assign _0396_ = \Core_1stage.CtlPath_1stage._csignals_T_45  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.77-299.45|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0395_;
  assign _0397_ = \Core_1stage.CtlPath_1stage._csignals_T_43  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.59-299.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0396_;
  assign _0398_ = \Core_1stage.CtlPath_1stage._csignals_T_41  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.41-299.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0397_;
  assign _0399_ = \Core_1stage.CtlPath_1stage._csignals_T_39  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.23-299.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0398_;
  assign _0400_ = \Core_1stage.CtlPath_1stage._csignals_T_37  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:297.5-299.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0399_;
  assign _0401_ = \Core_1stage.CtlPath_1stage._csignals_T_59  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.95-299.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0407_;
  assign _0402_ = \Core_1stage.CtlPath_1stage._csignals_T_57  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.77-299.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0401_;
  assign _0403_ = \Core_1stage.CtlPath_1stage._csignals_T_55  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.59-299.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0402_;
  assign _0404_ = \Core_1stage.CtlPath_1stage._csignals_T_53  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.41-299.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0403_;
  assign _0405_ = \Core_1stage.CtlPath_1stage._csignals_T_51  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.23-299.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0404_;
  assign _0406_ = \Core_1stage.CtlPath_1stage._csignals_T_49  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:298.5-299.43|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0405_;
  assign _0407_ = \Core_1stage.CtlPath_1stage._csignals_T_61  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:299.5-299.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_412 ;
  assign _0408_ = \Core_1stage.CtlPath_1stage._csignals_T_9  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.85-302.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_438 ;
  assign _0409_ = \Core_1stage.CtlPath_1stage._csignals_T_7  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.68-302.117|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0408_;
  assign _0410_ = \Core_1stage.CtlPath_1stage._csignals_T_5  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.51-302.118|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0409_;
  assign _0411_ = \Core_1stage.CtlPath_1stage._csignals_T_3  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.34-302.119|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0410_;
  assign _0412_ = \Core_1stage.CtlPath_1stage._csignals_T_1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:302.17-302.120|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0411_;
  assign _0413_ = \Core_1stage.CtlPath_1stage._csignals_T_11  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.102-304.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0419_;
  assign _0414_ = \Core_1stage.CtlPath_1stage._csignals_T_9  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.85-304.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0413_;
  assign _0415_ = \Core_1stage.CtlPath_1stage._csignals_T_7  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.68-304.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0414_;
  assign _0416_ = \Core_1stage.CtlPath_1stage._csignals_T_5  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.51-304.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0415_;
  assign _0417_ = \Core_1stage.CtlPath_1stage._csignals_T_3  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.34-304.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0416_;
  assign _0418_ = \Core_1stage.CtlPath_1stage._csignals_T_1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:303.17-304.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0417_;
  assign _0419_ = \Core_1stage.CtlPath_1stage._csignals_T_13  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:304.5-304.36|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_15 ;
  assign _0420_ = \Core_1stage.CtlPath_1stage._csignals_T_13  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:305.68-305.99|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_15 ;
  assign _0421_ = \Core_1stage.CtlPath_1stage._csignals_T_11  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:305.50-305.100|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0420_;
  assign _0422_ = \Core_1stage.CtlPath_1stage.io_dat_imiss  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:389.17-389.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_ctl_dmiss ;
  assign _0423_ = _0324_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:391.20-391.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0325_;
  assign _0424_ = \Core_1stage.CtlPath_1stage.io_dat_imiss  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:400.25-400.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_ctl_dmiss ;
  assign _0425_ = \Core_1stage.CtlPath_1stage.io_dmem_resp_valid  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.37-401.73|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.data_misaligned ;
  assign _0426_ = _0306_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:401.27-401.84|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0378_;
  assign _0427_ = \Core_1stage.CtlPath_1stage.io_ctl_exception  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:402.26-402.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_csr_eret ;
  assign _0428_ = \Core_1stage.CtlPath_1stage.stall  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:407.26-407.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_ctl_exception ;
  assign _0429_ = \Core_1stage.CtlPath_1stage.illegal  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:409.29-409.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.io_dat_inst_misaligned ;
  assign _0430_ = _0429_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:409.29-409.79|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.data_misaligned ;
  assign _0431_ = \Core_1stage.CtlPath_1stage._csignals_T_47  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.99-93.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0441_;
  assign _0432_ = \Core_1stage.CtlPath_1stage._csignals_T_45  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.81-93.62|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0431_;
  assign _0433_ = \Core_1stage.CtlPath_1stage._csignals_T_43  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.63-93.63|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0432_;
  assign _0434_ = \Core_1stage.CtlPath_1stage._csignals_T_41  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.45-93.64|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0433_;
  assign _0435_ = \Core_1stage.CtlPath_1stage._csignals_T_39  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:88.27-93.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0434_;
  assign _0436_ = \Core_1stage.CtlPath_1stage._csignals_T_59  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.95-93.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0447_;
  assign _0437_ = \Core_1stage.CtlPath_1stage._csignals_T_57  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.77-93.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0436_;
  assign _0438_ = \Core_1stage.CtlPath_1stage._csignals_T_55  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.59-93.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0437_;
  assign _0439_ = \Core_1stage.CtlPath_1stage._csignals_T_53  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.41-93.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0438_;
  assign _0440_ = \Core_1stage.CtlPath_1stage._csignals_T_51  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.23-93.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0439_;
  assign _0441_ = \Core_1stage.CtlPath_1stage._csignals_T_49  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:89.5-93.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0440_;
  assign _0442_ = \Core_1stage.CtlPath_1stage._csignals_T_71  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.95-93.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0453_;
  assign _0443_ = \Core_1stage.CtlPath_1stage._csignals_T_69  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.77-93.50|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0442_;
  assign _0444_ = \Core_1stage.CtlPath_1stage._csignals_T_67  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.59-93.51|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0443_;
  assign _0445_ = \Core_1stage.CtlPath_1stage._csignals_T_65  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.41-93.52|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0444_;
  assign _0446_ = \Core_1stage.CtlPath_1stage._csignals_T_63  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.23-93.53|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0445_;
  assign _0447_ = \Core_1stage.CtlPath_1stage._csignals_T_61  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:90.5-93.54|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0446_;
  assign _0448_ = \Core_1stage.CtlPath_1stage._csignals_T_83  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.95-93.43|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0459_;
  assign _0449_ = \Core_1stage.CtlPath_1stage._csignals_T_81  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.77-93.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0448_;
  assign _0450_ = \Core_1stage.CtlPath_1stage._csignals_T_79  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.59-93.45|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0449_;
  assign _0451_ = \Core_1stage.CtlPath_1stage._csignals_T_77  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.41-93.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0450_;
  assign _0452_ = \Core_1stage.CtlPath_1stage._csignals_T_75  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.23-93.47|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0451_;
  assign _0453_ = \Core_1stage.CtlPath_1stage._csignals_T_73  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:91.5-93.48|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0452_;
  assign _0454_ = \Core_1stage.CtlPath_1stage._csignals_T_95  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.95-93.37|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0460_;
  assign _0455_ = \Core_1stage.CtlPath_1stage._csignals_T_93  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.77-93.38|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0454_;
  assign _0456_ = \Core_1stage.CtlPath_1stage._csignals_T_91  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.59-93.39|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0455_;
  assign _0457_ = \Core_1stage.CtlPath_1stage._csignals_T_89  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.41-93.40|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0456_;
  assign _0458_ = \Core_1stage.CtlPath_1stage._csignals_T_87  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.23-93.41|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0457_;
  assign _0459_ = \Core_1stage.CtlPath_1stage._csignals_T_85  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:92.5-93.42|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0458_;
  assign _0460_ = \Core_1stage.CtlPath_1stage._csignals_T_97  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:93.5-93.36|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_99 ;
  assign _0461_ = \Core_1stage.CtlPath_1stage._csignals_T_9  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.91-97.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0471_;
  assign _0462_ = \Core_1stage.CtlPath_1stage._csignals_T_7  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.74-97.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0461_;
  assign _0463_ = \Core_1stage.CtlPath_1stage._csignals_T_5  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.57-97.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0462_;
  assign _0464_ = \Core_1stage.CtlPath_1stage._csignals_T_3  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.40-97.72|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0463_;
  assign _0465_ = \Core_1stage.CtlPath_1stage._csignals_T_1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:94.23-97.73|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0464_;
  assign _0466_ = \Core_1stage.CtlPath_1stage._csignals_T_21  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.95-97.63|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0477_;
  assign _0467_ = \Core_1stage.CtlPath_1stage._csignals_T_19  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.77-97.64|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0466_;
  assign _0468_ = \Core_1stage.CtlPath_1stage._csignals_T_17  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.59-97.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0467_;
  assign _0469_ = \Core_1stage.CtlPath_1stage._csignals_T_15  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.41-97.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0468_;
  assign _0470_ = \Core_1stage.CtlPath_1stage._csignals_T_13  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.23-97.67|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0469_;
  assign _0471_ = \Core_1stage.CtlPath_1stage._csignals_T_11  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:95.5-97.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0470_;
  assign _0472_ = \Core_1stage.CtlPath_1stage._csignals_T_33  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.95-97.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0479_;
  assign _0473_ = \Core_1stage.CtlPath_1stage._csignals_T_31  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.77-97.58|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0472_;
  assign _0474_ = \Core_1stage.CtlPath_1stage._csignals_T_29  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.59-97.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0473_;
  assign _0475_ = \Core_1stage.CtlPath_1stage._csignals_T_27  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.41-97.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0474_;
  assign _0476_ = \Core_1stage.CtlPath_1stage._csignals_T_25  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.23-97.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0475_;
  assign _0477_ = \Core_1stage.CtlPath_1stage._csignals_T_23  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:96.5-97.62|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0476_;
  assign _0478_ = \Core_1stage.CtlPath_1stage._csignals_T_37  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:97.23-97.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._csignals_T_130 ;
  assign _0479_ = \Core_1stage.CtlPath_1stage._csignals_T_35  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:97.5-97.56|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0478_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:412.3-420.6|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *)
  always @(posedge \Core_1stage.CtlPath_1stage.clock )
    \Core_1stage.CtlPath_1stage.reg_mem_en  <= _0484_;
  assign _0480_ = _0481_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:417.18-417.36|testOut/nondeleyed_init/CtlPath_1stage.v:417.14-419.8|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) _0418_ : \Core_1stage.CtlPath_1stage.reg_mem_en ;
  assign _0482_ = _0483_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:415.18-415.36|testOut/nondeleyed_init/CtlPath_1stage.v:415.14-419.8|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : _0480_;
  assign _0484_ = _0485_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:413.9-413.14|testOut/nondeleyed_init/CtlPath_1stage.v:413.5-419.8|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : _0482_;
  assign _0486_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:388.27-388.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._data_misaligned_T ;
  assign _0487_ = 6'h07 << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:384.37-384.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._misaligned_mask_T_1 [1:0];
  assign _0488_ = \Core_1stage.CtlPath_1stage.cs0_5  - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:383.37-383.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h1;
  assign _0489_ = \Core_1stage.CtlPath_1stage._csignals_T_69  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:100.32-100.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h4 : \Core_1stage.CtlPath_1stage._csignals_T_163 ;
  assign _0490_ = \Core_1stage.CtlPath_1stage._csignals_T_67  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:101.32-101.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h3 : \Core_1stage.CtlPath_1stage._csignals_T_164 ;
  assign _0491_ = \Core_1stage.CtlPath_1stage._csignals_T_65  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:102.32-102.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_165 ;
  assign _0492_ = \Core_1stage.CtlPath_1stage._csignals_T_63  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:103.32-103.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h2 : \Core_1stage.CtlPath_1stage._csignals_T_166 ;
  assign _0493_ = \Core_1stage.CtlPath_1stage._csignals_T_61  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:104.32-104.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h8 : \Core_1stage.CtlPath_1stage._csignals_T_167 ;
  assign _0494_ = \Core_1stage.CtlPath_1stage._csignals_T_59  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:105.32-105.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h7 : \Core_1stage.CtlPath_1stage._csignals_T_168 ;
  assign _0495_ = \Core_1stage.CtlPath_1stage._csignals_T_57  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:106.32-106.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_169 ;
  assign _0496_ = \Core_1stage.CtlPath_1stage._csignals_T_55  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:107.32-107.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_170 ;
  assign _0497_ = \Core_1stage.CtlPath_1stage._csignals_T_53  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:108.32-108.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_171 ;
  assign _0498_ = \Core_1stage.CtlPath_1stage._csignals_T_51  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:109.32-109.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_172 ;
  assign _0499_ = \Core_1stage.CtlPath_1stage._csignals_T_49  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:110.32-110.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_173 ;
  assign _0500_ = \Core_1stage.CtlPath_1stage._csignals_T_47  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:111.32-111.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_174 ;
  assign _0501_ = \Core_1stage.CtlPath_1stage._csignals_T_45  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:112.32-112.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_175 ;
  assign _0502_ = \Core_1stage.CtlPath_1stage._csignals_T_43  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:113.32-113.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_176 ;
  assign _0503_ = \Core_1stage.CtlPath_1stage._csignals_T_41  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:114.32-114.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_177 ;
  assign _0504_ = \Core_1stage.CtlPath_1stage._csignals_T_39  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:115.32-115.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_178 ;
  assign _0505_ = \Core_1stage.CtlPath_1stage._csignals_T_37  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:116.32-116.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_179 ;
  assign _0506_ = \Core_1stage.CtlPath_1stage._csignals_T_35  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:117.32-117.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_180 ;
  assign _0507_ = \Core_1stage.CtlPath_1stage._csignals_T_33  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:118.32-118.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_181 ;
  assign _0508_ = \Core_1stage.CtlPath_1stage._csignals_T_31  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:119.32-119.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_182 ;
  assign _0509_ = \Core_1stage.CtlPath_1stage._csignals_T_29  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:120.32-120.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_183 ;
  assign _0510_ = \Core_1stage.CtlPath_1stage._csignals_T_27  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:121.32-121.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_184 ;
  assign _0511_ = \Core_1stage.CtlPath_1stage._csignals_T_25  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:122.32-122.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_185 ;
  assign _0512_ = \Core_1stage.CtlPath_1stage._csignals_T_23  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:123.32-123.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_186 ;
  assign _0513_ = \Core_1stage.CtlPath_1stage._csignals_T_21  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:124.32-124.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_187 ;
  assign _0514_ = \Core_1stage.CtlPath_1stage._csignals_T_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:125.32-125.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_188 ;
  assign _0515_ = \Core_1stage.CtlPath_1stage._csignals_T_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:126.32-126.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_189 ;
  assign _0516_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:127.32-127.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_190 ;
  assign _0517_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:128.32-128.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_191 ;
  assign _0518_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:129.32-129.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_192 ;
  assign _0519_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:130.32-130.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_193 ;
  assign _0520_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:131.32-131.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_194 ;
  assign _0521_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:132.32-132.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_195 ;
  assign _0522_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:133.32-133.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_196 ;
  assign _0523_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:134.27-134.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_197 ;
  assign _0524_ = \Core_1stage.CtlPath_1stage._csignals_T_79  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:135.32-135.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : 2'h0;
  assign _0525_ = \Core_1stage.CtlPath_1stage._csignals_T_77  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:136.32-136.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : \Core_1stage.CtlPath_1stage._csignals_T_208 ;
  assign _0526_ = \Core_1stage.CtlPath_1stage._csignals_T_75  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:137.32-137.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : \Core_1stage.CtlPath_1stage._csignals_T_209 ;
  assign _0527_ = \Core_1stage.CtlPath_1stage._csignals_T_73  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:138.32-138.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_210 ;
  assign _0528_ = \Core_1stage.CtlPath_1stage._csignals_T_71  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:139.32-139.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_211 ;
  assign _0529_ = \Core_1stage.CtlPath_1stage._csignals_T_69  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:140.32-140.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_212 ;
  assign _0530_ = \Core_1stage.CtlPath_1stage._csignals_T_67  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:141.32-141.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_213 ;
  assign _0531_ = \Core_1stage.CtlPath_1stage._csignals_T_65  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:142.32-142.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_214 ;
  assign _0532_ = \Core_1stage.CtlPath_1stage._csignals_T_63  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:143.32-143.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_215 ;
  assign _0533_ = \Core_1stage.CtlPath_1stage._csignals_T_61  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:144.32-144.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_216 ;
  assign _0534_ = \Core_1stage.CtlPath_1stage._csignals_T_59  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:145.32-145.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_217 ;
  assign _0535_ = \Core_1stage.CtlPath_1stage._csignals_T_57  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:146.32-146.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_218 ;
  assign _0536_ = \Core_1stage.CtlPath_1stage._csignals_T_55  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:147.32-147.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_219 ;
  assign _0537_ = \Core_1stage.CtlPath_1stage._csignals_T_53  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:148.32-148.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_220 ;
  assign _0538_ = \Core_1stage.CtlPath_1stage._csignals_T_51  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:149.32-149.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_221 ;
  assign _0539_ = \Core_1stage.CtlPath_1stage._csignals_T_49  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:150.32-150.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_222 ;
  assign _0540_ = \Core_1stage.CtlPath_1stage._csignals_T_47  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:151.32-151.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_223 ;
  assign _0541_ = \Core_1stage.CtlPath_1stage._csignals_T_45  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:152.32-152.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_224 ;
  assign _0542_ = \Core_1stage.CtlPath_1stage._csignals_T_43  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:153.32-153.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_225 ;
  assign _0543_ = \Core_1stage.CtlPath_1stage._csignals_T_41  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:154.32-154.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_226 ;
  assign _0544_ = \Core_1stage.CtlPath_1stage._csignals_T_39  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:155.32-155.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_227 ;
  assign _0545_ = \Core_1stage.CtlPath_1stage._csignals_T_37  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:156.32-156.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_228 ;
  assign _0546_ = \Core_1stage.CtlPath_1stage._csignals_T_35  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:157.32-157.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_229 ;
  assign _0547_ = \Core_1stage.CtlPath_1stage._csignals_T_33  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:158.32-158.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_230 ;
  assign _0548_ = \Core_1stage.CtlPath_1stage._csignals_T_31  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:159.32-159.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_231 ;
  assign _0549_ = \Core_1stage.CtlPath_1stage._csignals_T_29  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:160.32-160.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_232 ;
  assign _0550_ = \Core_1stage.CtlPath_1stage._csignals_T_27  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:161.32-161.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_233 ;
  assign _0551_ = \Core_1stage.CtlPath_1stage._csignals_T_25  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:162.32-162.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_234 ;
  assign _0552_ = \Core_1stage.CtlPath_1stage._csignals_T_23  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:163.32-163.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_235 ;
  assign _0553_ = \Core_1stage.CtlPath_1stage._csignals_T_21  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:164.32-164.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_236 ;
  assign _0554_ = \Core_1stage.CtlPath_1stage._csignals_T_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:165.32-165.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_237 ;
  assign _0555_ = \Core_1stage.CtlPath_1stage._csignals_T_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:166.32-166.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_238 ;
  assign _0556_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:167.32-167.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_239 ;
  assign _0557_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:168.32-168.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_240 ;
  assign _0558_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:169.32-169.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_241 ;
  assign _0559_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:170.32-170.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_242 ;
  assign _0560_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:171.32-171.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_243 ;
  assign _0561_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:172.32-172.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_244 ;
  assign _0562_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:173.32-173.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_245 ;
  assign _0563_ = \Core_1stage.CtlPath_1stage._csignals_T_61  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:174.32-174.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : 2'h0;
  assign _0564_ = \Core_1stage.CtlPath_1stage._csignals_T_59  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:175.32-175.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_266 ;
  assign _0565_ = \Core_1stage.CtlPath_1stage._csignals_T_57  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:176.32-176.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_267 ;
  assign _0566_ = \Core_1stage.CtlPath_1stage._csignals_T_55  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:177.32-177.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_268 ;
  assign _0567_ = \Core_1stage.CtlPath_1stage._csignals_T_53  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:178.32-178.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_269 ;
  assign _0568_ = \Core_1stage.CtlPath_1stage._csignals_T_51  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:179.32-179.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_270 ;
  assign _0569_ = \Core_1stage.CtlPath_1stage._csignals_T_49  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:180.32-180.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_271 ;
  assign _0570_ = \Core_1stage.CtlPath_1stage._csignals_T_47  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:181.32-181.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_272 ;
  assign _0571_ = \Core_1stage.CtlPath_1stage._csignals_T_45  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:182.32-182.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_273 ;
  assign _0572_ = \Core_1stage.CtlPath_1stage._csignals_T_43  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:183.32-183.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_274 ;
  assign _0573_ = \Core_1stage.CtlPath_1stage._csignals_T_41  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:184.32-184.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_275 ;
  assign _0574_ = \Core_1stage.CtlPath_1stage._csignals_T_39  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:185.32-185.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_276 ;
  assign _0575_ = \Core_1stage.CtlPath_1stage._csignals_T_37  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:186.32-186.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_277 ;
  assign _0576_ = \Core_1stage.CtlPath_1stage._csignals_T_35  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:187.32-187.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_278 ;
  assign _0577_ = \Core_1stage.CtlPath_1stage._csignals_T_33  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:188.32-188.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_279 ;
  assign _0578_ = \Core_1stage.CtlPath_1stage._csignals_T_31  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:189.32-189.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_280 ;
  assign _0579_ = \Core_1stage.CtlPath_1stage._csignals_T_29  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:190.32-190.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_281 ;
  assign _0580_ = \Core_1stage.CtlPath_1stage._csignals_T_27  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:191.32-191.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_282 ;
  assign _0581_ = \Core_1stage.CtlPath_1stage._csignals_T_25  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:192.32-192.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_283 ;
  assign _0582_ = \Core_1stage.CtlPath_1stage._csignals_T_23  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:193.32-193.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_284 ;
  assign _0583_ = \Core_1stage.CtlPath_1stage._csignals_T_21  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:194.32-194.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_285 ;
  assign _0584_ = \Core_1stage.CtlPath_1stage._csignals_T_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:195.32-195.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_286 ;
  assign _0585_ = \Core_1stage.CtlPath_1stage._csignals_T_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:196.32-196.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h3 : \Core_1stage.CtlPath_1stage._csignals_T_287 ;
  assign _0586_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:197.32-197.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : \Core_1stage.CtlPath_1stage._csignals_T_288 ;
  assign _0587_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:198.32-198.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : \Core_1stage.CtlPath_1stage._csignals_T_289 ;
  assign _0588_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:199.32-199.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : \Core_1stage.CtlPath_1stage._csignals_T_290 ;
  assign _0589_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:200.32-200.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_291 ;
  assign _0590_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:201.32-201.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_292 ;
  assign _0591_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:202.32-202.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_293 ;
  assign _0592_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:203.32-203.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_294 ;
  assign _0593_ = \Core_1stage.CtlPath_1stage._csignals_T_85  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:204.32-204.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'hb : 4'h0;
  assign _0594_ = \Core_1stage.CtlPath_1stage._csignals_T_83  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:205.32-205.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'hb : \Core_1stage.CtlPath_1stage._csignals_T_303 ;
  assign _0595_ = \Core_1stage.CtlPath_1stage._csignals_T_81  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:206.32-206.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'hb : \Core_1stage.CtlPath_1stage._csignals_T_304 ;
  assign _0596_ = \Core_1stage.CtlPath_1stage._csignals_T_79  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:207.32-207.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'hb : \Core_1stage.CtlPath_1stage._csignals_T_305 ;
  assign _0597_ = \Core_1stage.CtlPath_1stage._csignals_T_77  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:208.32-208.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'hb : \Core_1stage.CtlPath_1stage._csignals_T_306 ;
  assign _0598_ = \Core_1stage.CtlPath_1stage._csignals_T_75  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:209.32-209.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'hb : \Core_1stage.CtlPath_1stage._csignals_T_307 ;
  assign _0599_ = \Core_1stage.CtlPath_1stage._csignals_T_73  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:210.32-210.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_308 ;
  assign _0600_ = \Core_1stage.CtlPath_1stage._csignals_T_71  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:211.32-211.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_309 ;
  assign _0601_ = \Core_1stage.CtlPath_1stage._csignals_T_69  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:212.32-212.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_310 ;
  assign _0602_ = \Core_1stage.CtlPath_1stage._csignals_T_67  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:213.32-213.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_311 ;
  assign _0603_ = \Core_1stage.CtlPath_1stage._csignals_T_65  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:214.32-214.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_312 ;
  assign _0604_ = \Core_1stage.CtlPath_1stage._csignals_T_63  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:215.32-215.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_313 ;
  assign _0605_ = \Core_1stage.CtlPath_1stage._csignals_T_61  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:216.32-216.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_314 ;
  assign _0606_ = \Core_1stage.CtlPath_1stage._csignals_T_59  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:217.32-217.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h0 : \Core_1stage.CtlPath_1stage._csignals_T_315 ;
  assign _0607_ = \Core_1stage.CtlPath_1stage._csignals_T_57  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:218.32-218.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h4 : \Core_1stage.CtlPath_1stage._csignals_T_316 ;
  assign _0608_ = \Core_1stage.CtlPath_1stage._csignals_T_55  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:219.32-219.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h5 : \Core_1stage.CtlPath_1stage._csignals_T_317 ;
  assign _0609_ = \Core_1stage.CtlPath_1stage._csignals_T_53  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:220.32-220.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h8 : \Core_1stage.CtlPath_1stage._csignals_T_318 ;
  assign _0610_ = \Core_1stage.CtlPath_1stage._csignals_T_51  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:221.32-221.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h7 : \Core_1stage.CtlPath_1stage._csignals_T_319 ;
  assign _0611_ = \Core_1stage.CtlPath_1stage._csignals_T_49  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:222.32-222.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h6 : \Core_1stage.CtlPath_1stage._csignals_T_320 ;
  assign _0612_ = \Core_1stage.CtlPath_1stage._csignals_T_47  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:223.32-223.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'ha : \Core_1stage.CtlPath_1stage._csignals_T_321 ;
  assign _0613_ = \Core_1stage.CtlPath_1stage._csignals_T_45  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:224.32-224.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h9 : \Core_1stage.CtlPath_1stage._csignals_T_322 ;
  assign _0614_ = \Core_1stage.CtlPath_1stage._csignals_T_43  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:225.32-225.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h2 : \Core_1stage.CtlPath_1stage._csignals_T_323 ;
  assign _0615_ = \Core_1stage.CtlPath_1stage._csignals_T_41  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:226.32-226.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_324 ;
  assign _0616_ = \Core_1stage.CtlPath_1stage._csignals_T_39  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:227.32-227.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h3 : \Core_1stage.CtlPath_1stage._csignals_T_325 ;
  assign _0617_ = \Core_1stage.CtlPath_1stage._csignals_T_37  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:228.32-228.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h4 : \Core_1stage.CtlPath_1stage._csignals_T_326 ;
  assign _0618_ = \Core_1stage.CtlPath_1stage._csignals_T_35  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:229.32-229.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h5 : \Core_1stage.CtlPath_1stage._csignals_T_327 ;
  assign _0619_ = \Core_1stage.CtlPath_1stage._csignals_T_33  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:230.32-230.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h3 : \Core_1stage.CtlPath_1stage._csignals_T_328 ;
  assign _0620_ = \Core_1stage.CtlPath_1stage._csignals_T_31  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:231.32-231.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'ha : \Core_1stage.CtlPath_1stage._csignals_T_329 ;
  assign _0621_ = \Core_1stage.CtlPath_1stage._csignals_T_29  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:232.32-232.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h9 : \Core_1stage.CtlPath_1stage._csignals_T_330 ;
  assign _0622_ = \Core_1stage.CtlPath_1stage._csignals_T_27  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:233.32-233.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h8 : \Core_1stage.CtlPath_1stage._csignals_T_331 ;
  assign _0623_ = \Core_1stage.CtlPath_1stage._csignals_T_25  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:234.32-234.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h7 : \Core_1stage.CtlPath_1stage._csignals_T_332 ;
  assign _0624_ = \Core_1stage.CtlPath_1stage._csignals_T_23  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:235.32-235.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h6 : \Core_1stage.CtlPath_1stage._csignals_T_333 ;
  assign _0625_ = \Core_1stage.CtlPath_1stage._csignals_T_21  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:236.32-236.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_334 ;
  assign _0626_ = \Core_1stage.CtlPath_1stage._csignals_T_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:237.32-237.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'hb : \Core_1stage.CtlPath_1stage._csignals_T_335 ;
  assign _0627_ = \Core_1stage.CtlPath_1stage._csignals_T_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:238.32-238.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_336 ;
  assign _0628_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:239.32-239.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_337 ;
  assign _0629_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:240.32-240.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_338 ;
  assign _0630_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:241.32-241.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_339 ;
  assign _0631_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:242.32-242.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_340 ;
  assign _0632_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:243.32-243.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_341 ;
  assign _0633_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:244.32-244.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_342 ;
  assign _0634_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:245.32-245.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_343 ;
  assign _0635_ = \Core_1stage.CtlPath_1stage._csignals_T_85  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:246.32-246.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h3 : 2'h0;
  assign _0636_ = \Core_1stage.CtlPath_1stage._csignals_T_83  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:247.32-247.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h3 : \Core_1stage.CtlPath_1stage._csignals_T_352 ;
  assign _0637_ = \Core_1stage.CtlPath_1stage._csignals_T_81  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:248.32-248.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h3 : \Core_1stage.CtlPath_1stage._csignals_T_353 ;
  assign _0638_ = \Core_1stage.CtlPath_1stage._csignals_T_79  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:249.32-249.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h3 : \Core_1stage.CtlPath_1stage._csignals_T_354 ;
  assign _0639_ = \Core_1stage.CtlPath_1stage._csignals_T_77  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:250.32-250.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h3 : \Core_1stage.CtlPath_1stage._csignals_T_355 ;
  assign _0640_ = \Core_1stage.CtlPath_1stage._csignals_T_75  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:251.32-251.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h3 : \Core_1stage.CtlPath_1stage._csignals_T_356 ;
  assign _0641_ = \Core_1stage.CtlPath_1stage._csignals_T_73  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:252.32-252.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_357 ;
  assign _0642_ = \Core_1stage.CtlPath_1stage._csignals_T_71  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:253.32-253.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_358 ;
  assign _0643_ = \Core_1stage.CtlPath_1stage._csignals_T_69  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:254.32-254.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_359 ;
  assign _0644_ = \Core_1stage.CtlPath_1stage._csignals_T_67  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:255.32-255.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_360 ;
  assign _0645_ = \Core_1stage.CtlPath_1stage._csignals_T_65  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:256.32-256.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_361 ;
  assign _0646_ = \Core_1stage.CtlPath_1stage._csignals_T_63  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:257.32-257.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_362 ;
  assign _0647_ = \Core_1stage.CtlPath_1stage._csignals_T_61  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:258.32-258.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : \Core_1stage.CtlPath_1stage._csignals_T_363 ;
  assign _0648_ = \Core_1stage.CtlPath_1stage._csignals_T_59  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:259.32-259.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h2 : \Core_1stage.CtlPath_1stage._csignals_T_364 ;
  assign _0649_ = \Core_1stage.CtlPath_1stage._csignals_T_57  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:260.32-260.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_365 ;
  assign _0650_ = \Core_1stage.CtlPath_1stage._csignals_T_55  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:261.32-261.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_366 ;
  assign _0651_ = \Core_1stage.CtlPath_1stage._csignals_T_53  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:262.32-262.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_367 ;
  assign _0652_ = \Core_1stage.CtlPath_1stage._csignals_T_51  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:263.32-263.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_368 ;
  assign _0653_ = \Core_1stage.CtlPath_1stage._csignals_T_49  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:264.32-264.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_369 ;
  assign _0654_ = \Core_1stage.CtlPath_1stage._csignals_T_47  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:265.32-265.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_370 ;
  assign _0655_ = \Core_1stage.CtlPath_1stage._csignals_T_45  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:266.32-266.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_371 ;
  assign _0656_ = \Core_1stage.CtlPath_1stage._csignals_T_43  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:267.32-267.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_372 ;
  assign _0657_ = \Core_1stage.CtlPath_1stage._csignals_T_41  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:268.32-268.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_373 ;
  assign _0658_ = \Core_1stage.CtlPath_1stage._csignals_T_39  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:269.32-269.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_374 ;
  assign _0659_ = \Core_1stage.CtlPath_1stage._csignals_T_37  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:270.32-270.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_375 ;
  assign _0660_ = \Core_1stage.CtlPath_1stage._csignals_T_35  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:271.32-271.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_376 ;
  assign _0661_ = \Core_1stage.CtlPath_1stage._csignals_T_33  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:272.32-272.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_377 ;
  assign _0662_ = \Core_1stage.CtlPath_1stage._csignals_T_31  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:273.32-273.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_378 ;
  assign _0663_ = \Core_1stage.CtlPath_1stage._csignals_T_29  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:274.32-274.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_379 ;
  assign _0664_ = \Core_1stage.CtlPath_1stage._csignals_T_27  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:275.32-275.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_380 ;
  assign _0665_ = \Core_1stage.CtlPath_1stage._csignals_T_25  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:276.32-276.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_381 ;
  assign _0666_ = \Core_1stage.CtlPath_1stage._csignals_T_23  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:277.32-277.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_382 ;
  assign _0667_ = \Core_1stage.CtlPath_1stage._csignals_T_21  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:278.32-278.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_383 ;
  assign _0668_ = \Core_1stage.CtlPath_1stage._csignals_T_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:279.32-279.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_384 ;
  assign _0669_ = \Core_1stage.CtlPath_1stage._csignals_T_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:280.32-280.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_385 ;
  assign _0670_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:281.32-281.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_386 ;
  assign _0671_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:282.32-282.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_387 ;
  assign _0672_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:283.32-283.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_388 ;
  assign _0673_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:284.32-284.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_389 ;
  assign _0674_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:285.32-285.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_390 ;
  assign _0675_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:286.32-286.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_391 ;
  assign _0676_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:287.32-287.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_392 ;
  assign _0677_ = \Core_1stage.CtlPath_1stage._csignals_T_73  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:288.27-289.44|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : _0383_;
  assign _0678_ = \Core_1stage.CtlPath_1stage._csignals_T_71  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:290.27-290.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_407 ;
  assign _0679_ = \Core_1stage.CtlPath_1stage._csignals_T_69  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:291.27-291.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_408 ;
  assign _0680_ = \Core_1stage.CtlPath_1stage._csignals_T_67  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:292.27-292.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_409 ;
  assign _0681_ = \Core_1stage.CtlPath_1stage._csignals_T_65  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:293.27-293.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_410 ;
  assign _0682_ = \Core_1stage.CtlPath_1stage._csignals_T_63  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:294.27-294.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_411 ;
  assign _0683_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:295.27-299.59|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : _0388_;
  assign _0684_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:300.27-300.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_436 ;
  assign _0685_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:301.27-301.66|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_437 ;
  assign _0686_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:305.27-305.100|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : _0421_;
  assign _0687_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:306.27-306.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_537 ;
  assign _0688_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:307.27-307.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_538 ;
  assign _0689_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:308.27-308.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_539 ;
  assign _0690_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:309.17-309.55|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_540 ;
  assign _0691_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:310.32-310.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h2 : 3'h0;
  assign _0692_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:311.32-311.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h1 : \Core_1stage.CtlPath_1stage._csignals_T_583 ;
  assign _0693_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:312.32-312.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h3 : \Core_1stage.CtlPath_1stage._csignals_T_584 ;
  assign _0694_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:313.32-313.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h6 : \Core_1stage.CtlPath_1stage._csignals_T_585 ;
  assign _0695_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:314.32-314.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h2 : \Core_1stage.CtlPath_1stage._csignals_T_586 ;
  assign _0696_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:315.32-315.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h5 : \Core_1stage.CtlPath_1stage._csignals_T_587 ;
  assign _0697_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:316.32-316.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h1 : \Core_1stage.CtlPath_1stage._csignals_T_588 ;
  assign _0698_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:317.22-317.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h3 : \Core_1stage.CtlPath_1stage._csignals_T_589 ;
  assign _0699_ = \Core_1stage.CtlPath_1stage._csignals_T_93  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:318.32-318.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h4 : 3'h0;
  assign _0700_ = \Core_1stage.CtlPath_1stage._csignals_T_91  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:319.32-319.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h4 : \Core_1stage.CtlPath_1stage._csignals_T_593 ;
  assign _0701_ = \Core_1stage.CtlPath_1stage._csignals_T_89  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:320.32-320.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h4 : \Core_1stage.CtlPath_1stage._csignals_T_594 ;
  assign _0702_ = \Core_1stage.CtlPath_1stage._csignals_T_87  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:321.32-321.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h4 : \Core_1stage.CtlPath_1stage._csignals_T_595 ;
  assign _0703_ = \Core_1stage.CtlPath_1stage._csignals_T_85  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:322.32-322.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h7 : \Core_1stage.CtlPath_1stage._csignals_T_596 ;
  assign _0704_ = \Core_1stage.CtlPath_1stage._csignals_T_83  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:323.32-323.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h6 : \Core_1stage.CtlPath_1stage._csignals_T_597 ;
  assign _0705_ = \Core_1stage.CtlPath_1stage._csignals_T_81  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:324.32-324.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h5 : \Core_1stage.CtlPath_1stage._csignals_T_598 ;
  assign _0706_ = \Core_1stage.CtlPath_1stage._csignals_T_79  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:325.32-325.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h7 : \Core_1stage.CtlPath_1stage._csignals_T_599 ;
  assign _0707_ = \Core_1stage.CtlPath_1stage._csignals_T_77  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:326.32-326.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h6 : \Core_1stage.CtlPath_1stage._csignals_T_600 ;
  assign _0708_ = \Core_1stage.CtlPath_1stage._csignals_T_75  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:327.32-327.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h5 : \Core_1stage.CtlPath_1stage._csignals_T_601 ;
  assign _0709_ = \Core_1stage.CtlPath_1stage._csignals_T_73  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:328.32-328.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_602 ;
  assign _0710_ = \Core_1stage.CtlPath_1stage._csignals_T_71  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:329.32-329.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_603 ;
  assign _0711_ = \Core_1stage.CtlPath_1stage._csignals_T_69  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:330.32-330.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_604 ;
  assign _0712_ = \Core_1stage.CtlPath_1stage._csignals_T_67  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:331.32-331.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_605 ;
  assign _0713_ = \Core_1stage.CtlPath_1stage._csignals_T_65  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:332.32-332.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_606 ;
  assign _0714_ = \Core_1stage.CtlPath_1stage._csignals_T_63  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:333.32-333.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_607 ;
  assign _0715_ = \Core_1stage.CtlPath_1stage._csignals_T_61  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:334.32-334.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_608 ;
  assign _0716_ = \Core_1stage.CtlPath_1stage._csignals_T_59  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:335.32-335.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_609 ;
  assign _0717_ = \Core_1stage.CtlPath_1stage._csignals_T_57  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:336.32-336.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_610 ;
  assign _0718_ = \Core_1stage.CtlPath_1stage._csignals_T_55  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:337.32-337.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_611 ;
  assign _0719_ = \Core_1stage.CtlPath_1stage._csignals_T_53  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:338.32-338.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_612 ;
  assign _0720_ = \Core_1stage.CtlPath_1stage._csignals_T_51  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:339.32-339.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_613 ;
  assign _0721_ = \Core_1stage.CtlPath_1stage._csignals_T_49  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:340.32-340.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_614 ;
  assign _0722_ = \Core_1stage.CtlPath_1stage._csignals_T_47  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:341.32-341.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_615 ;
  assign _0723_ = \Core_1stage.CtlPath_1stage._csignals_T_45  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:342.32-342.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_616 ;
  assign _0724_ = \Core_1stage.CtlPath_1stage._csignals_T_43  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:343.32-343.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_617 ;
  assign _0725_ = \Core_1stage.CtlPath_1stage._csignals_T_41  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:344.32-344.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_618 ;
  assign _0726_ = \Core_1stage.CtlPath_1stage._csignals_T_39  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:345.32-345.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_619 ;
  assign _0727_ = \Core_1stage.CtlPath_1stage._csignals_T_37  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:346.32-346.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_620 ;
  assign _0728_ = \Core_1stage.CtlPath_1stage._csignals_T_35  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:347.32-347.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_621 ;
  assign _0729_ = \Core_1stage.CtlPath_1stage._csignals_T_33  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:348.32-348.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_622 ;
  assign _0730_ = \Core_1stage.CtlPath_1stage._csignals_T_31  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:349.32-349.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_623 ;
  assign _0731_ = \Core_1stage.CtlPath_1stage._csignals_T_29  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:350.32-350.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_624 ;
  assign _0732_ = \Core_1stage.CtlPath_1stage._csignals_T_27  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:351.32-351.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_625 ;
  assign _0733_ = \Core_1stage.CtlPath_1stage._csignals_T_25  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:352.32-352.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_626 ;
  assign _0734_ = \Core_1stage.CtlPath_1stage._csignals_T_23  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:353.32-353.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_627 ;
  assign _0735_ = \Core_1stage.CtlPath_1stage._csignals_T_21  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:354.32-354.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_628 ;
  assign _0736_ = \Core_1stage.CtlPath_1stage._csignals_T_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:355.32-355.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_629 ;
  assign _0737_ = \Core_1stage.CtlPath_1stage._csignals_T_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:356.32-356.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_630 ;
  assign _0738_ = \Core_1stage.CtlPath_1stage._csignals_T_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:357.32-357.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_631 ;
  assign _0739_ = \Core_1stage.CtlPath_1stage._csignals_T_13  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:358.32-358.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_632 ;
  assign _0740_ = \Core_1stage.CtlPath_1stage._csignals_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:359.32-359.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_633 ;
  assign _0741_ = \Core_1stage.CtlPath_1stage._csignals_T_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:360.32-360.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_634 ;
  assign _0742_ = \Core_1stage.CtlPath_1stage._csignals_T_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:361.32-361.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_635 ;
  assign _0743_ = \Core_1stage.CtlPath_1stage._csignals_T_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:362.32-362.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_636 ;
  assign _0744_ = \Core_1stage.CtlPath_1stage._csignals_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:363.32-363.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_637 ;
  assign _0745_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:364.22-364.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._csignals_T_638 ;
  assign _0746_ = \Core_1stage.CtlPath_1stage.io_dat_br_eq  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:365.41-365.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : 3'h1;
  assign _0747_ = \Core_1stage.CtlPath_1stage.io_dat_br_eq  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:366.41-366.67|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h1 : 3'h0;
  assign _0748_ = \Core_1stage.CtlPath_1stage.io_dat_br_lt  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:367.41-367.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : 3'h1;
  assign _0749_ = \Core_1stage.CtlPath_1stage.io_dat_br_ltu  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:368.42-368.70|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : 3'h1;
  assign _0750_ = \Core_1stage.CtlPath_1stage.io_dat_br_lt  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:369.42-369.68|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h1 : 3'h0;
  assign _0751_ = \Core_1stage.CtlPath_1stage.io_dat_br_ltu  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:370.42-370.69|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h1 : 3'h0;
  assign _0752_ = _0313_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:371.42-371.74|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h3 : 3'h0;
  assign _0753_ = _0314_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:372.42-372.95|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h2 : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_18 ;
  assign _0754_ = _0315_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:373.42-373.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_15  : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_19 ;
  assign _0755_ = _0316_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:374.42-374.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_13  : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_20 ;
  assign _0756_ = _0317_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:375.42-375.116|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_11  : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_21 ;
  assign _0757_ = _0318_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:376.42-376.115|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_8  : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_22 ;
  assign _0758_ = _0319_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:377.42-377.115|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_5  : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_23 ;
  assign _0759_ = _0320_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:378.42-378.115|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_3  : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_24 ;
  assign _0760_ = _0321_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:379.42-379.95|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_25 ;
  assign _0761_ = \Core_1stage.CtlPath_1stage.io_dat_csr_interrupt  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:380.36-380.91|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h4 : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_26 ;
  assign _0762_ = \Core_1stage.CtlPath_1stage.io_imem_resp_valid  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:382.18-382.57|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) \Core_1stage.CtlPath_1stage.cs0_3  : \Core_1stage.CtlPath_1stage.reg_mem_en ;
  assign _0763_ = \Core_1stage.CtlPath_1stage.csr_ren  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:392.24-392.46|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h2 : \Core_1stage.CtlPath_1stage.cs0_6 ;
  assign _0764_ = \Core_1stage.CtlPath_1stage.cs0_4  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:394.42-394.61|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h6 : 3'h4;
  assign _0765_ = \Core_1stage.CtlPath_1stage.io_dat_inst_misaligned  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:395.44-395.101|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T ;
  assign _0766_ = \Core_1stage.CtlPath_1stage.illegal  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:396.44-396.88|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h2 : \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T_1 ;
  assign _0767_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:398.33-398.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage._csignals_T_540 ;
  assign _0768_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:399.33-399.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h3 : \Core_1stage.CtlPath_1stage._csignals_T_589 ;
  assign _0769_ = _0427_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:402.26-402.89|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h4 : \Core_1stage.CtlPath_1stage.ctrl_pc_sel_no_xept ;
  assign _0770_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:403.27-403.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h0 : \Core_1stage.CtlPath_1stage._csignals_T_246 ;
  assign _0771_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:404.27-404.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_295 ;
  assign _0772_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:405.27-405.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h1 : \Core_1stage.CtlPath_1stage._csignals_T_344 ;
  assign _0773_ = \Core_1stage.CtlPath_1stage._csignals_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:406.26-406.64|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 2'h1 : \Core_1stage.CtlPath_1stage._csignals_T_393 ;
  assign _0774_ = _0428_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:407.26-407.65|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 1'h0 : \Core_1stage.CtlPath_1stage.cs0_2 ;
  assign _0775_ = \Core_1stage.CtlPath_1stage.stall  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:408.27-408.49|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h0 : \Core_1stage.CtlPath_1stage.csr_cmd ;
  assign _0776_ = \Core_1stage.CtlPath_1stage.io_dat_csr_interrupt  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:411.34-411.89|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 3'h4 : \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_26 ;
  assign _0777_ = \Core_1stage.CtlPath_1stage._csignals_T_73  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:98.32-98.60|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h6 : 4'h0;
  assign _0778_ = \Core_1stage.CtlPath_1stage._csignals_T_71  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/CtlPath_1stage.v:99.32-99.71|testOut/nondeleyed_init/Core_1stage.v:86.18-115.4" *) 4'h5 : \Core_1stage.CtlPath_1stage._csignals_T_162 ;
  assign _0795_ = \Core_1stage.DatPath_1stage.pc_reg  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:134.26-134.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd4;
  assign _0796_ = \Core_1stage.DatPath_1stage.rs1_data  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:144.38-144.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.imm_i_sext ;
  assign _0797_ = \Core_1stage.DatPath_1stage.pc_reg  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:150.28-150.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.imm_j_sext ;
  assign _0798_ = \Core_1stage.DatPath_1stage.pc_reg  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:155.27-155.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.imm_b_sext ;
  assign _0799_ = \Core_1stage.DatPath_1stage.alu_op1  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:196.30-196.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_op2 ;
  assign _0801_ = _0918_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:160.39-160.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0820_;
  assign _0802_ = _0919_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.39-161.86|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0821_;
  assign _0803_ = _0920_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:163.40-163.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0823_;
  assign _0804_ = \Core_1stage.DatPath_1stage.csr_io_interrupt  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:170.26-170.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0877_;
  assign _0805_ = \Core_1stage.DatPath_1stage.io_ctl_rf_wen  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.18-171.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0878_;
  assign _0806_ = _0805_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.18-171.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0879_;
  assign _0807_ = \Core_1stage.DatPath_1stage.alu_op1  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:200.30-200.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_op2 ;
  assign _0808_ = \Core_1stage.DatPath_1stage.wb_wen  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:330.29-330.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._T_5 ;
  assign _0809_ = \Core_1stage.DatPath_1stage.io_imem_req_valid  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:340.25-340.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0881_;
  assign _0810_ = \Core_1stage.DatPath_1stage.csr_io_interrupt  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:345.33-345.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0882_;
  assign _0813_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:127.22-127.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_pc_sel ;
  assign _0814_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:128.24-128.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h1;
  assign _0815_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:129.24-129.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h2;
  assign _0816_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:130.24-130.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h3;
  assign _0817_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:131.24-131.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h4;
  assign _0818_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:158.39-158.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h1;
  assign _0819_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:159.39-159.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h2;
  assign _0820_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:160.58-160.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h2;
  assign _0821_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.57-161.86|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h1;
  assign _0822_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:162.40-162.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h3;
  assign _0823_ = \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:163.64-163.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h3;
  assign _0824_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:173.22-173.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_wb_sel ;
  assign _0825_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:174.22-174.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h1;
  assign _0826_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:175.22-175.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_op1_sel ;
  assign _0827_ = \Core_1stage.DatPath_1stage.io_ctl_op1_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:176.24-176.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h1;
  assign _0828_ = \Core_1stage.DatPath_1stage.io_ctl_op1_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:179.24-179.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h2;
  assign _0829_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:184.22-184.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_op2_sel ;
  assign _0830_ = \Core_1stage.DatPath_1stage.io_ctl_op2_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:186.24-186.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h3;
  assign _0831_ = \Core_1stage.DatPath_1stage.io_ctl_op2_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:187.24-187.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h1;
  assign _0832_ = \Core_1stage.DatPath_1stage.io_ctl_op2_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:188.24-188.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h2;
  assign _0833_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:197.24-197.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h2;
  assign _0834_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:199.24-199.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h6;
  assign _0835_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:201.24-201.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h7;
  assign _0836_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:203.25-203.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h8;
  assign _0837_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:205.25-205.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h9;
  assign _0838_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:209.25-209.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'ha;
  assign _0839_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:211.25-211.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h3;
  assign _0840_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:215.25-215.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h5;
  assign _0841_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:217.25-217.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h4;
  assign _0842_ = \Core_1stage.DatPath_1stage.io_ctl_alu_fun  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:219.25-219.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'hb;
  assign _0843_ = \Core_1stage.DatPath_1stage.io_ctl_wb_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:231.24-231.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h1;
  assign _0844_ = \Core_1stage.DatPath_1stage.io_ctl_wb_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:232.24-232.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h2;
  assign _0845_ = \Core_1stage.DatPath_1stage.io_ctl_wb_sel  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:233.24-233.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h3;
  assign _0846_ = \Core_1stage.DatPath_1stage.io_ctl_exception_cause  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:238.26-238.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd2;
  assign _0847_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:239.28-239.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_exception_cause ;
  assign _0848_ = \Core_1stage.DatPath_1stage.io_ctl_exception_cause  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:240.28-240.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd6;
  assign _0849_ = \Core_1stage.DatPath_1stage.io_ctl_exception_cause  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:241.28-241.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd4;
  assign _0850_ = 3'h1 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:249.22-249.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_pc_sel ;
  assign _0851_ = 3'h2 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:250.22-250.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_pc_sel ;
  assign _0852_ = 3'h3 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:251.22-251.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_pc_sel ;
  assign _0853_ = 3'h4 == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:252.22-252.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_pc_sel ;
  assign _0854_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:253.22-253.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_pc_sel ;
  assign _0855_ = \Core_1stage.DatPath_1stage.rs1_data  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:341.25-341.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs2_data ;
  assign _0856_ = $signed(\Core_1stage.DatPath_1stage._alu_out_T_13 ) < (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:208.25-208.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) $signed(\Core_1stage.DatPath_1stage._alu_out_T_14 );
  assign _0857_ = \Core_1stage.DatPath_1stage.alu_op1  < (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:210.25-210.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_op2 ;
  assign _0858_ = $signed(\Core_1stage.DatPath_1stage._io_dat_br_lt_T ) < (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:342.25-342.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) $signed(\Core_1stage.DatPath_1stage._io_dat_br_lt_T_1 );
  assign _0859_ = \Core_1stage.DatPath_1stage.rs1_data  < (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:343.26-343.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs2_data ;
  assign _0869_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:140.26-140.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs1_addr ;
  assign _0870_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:172.16-172.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.wb_addr ;
  assign _0871_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:185.26-185.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs2_addr ;
  assign _0872_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:245.33-245.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs1_addr ;
  assign _0873_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:246.35-246.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs2_addr ;
  assign _0874_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:338.34-338.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs2_addr ;
  assign _0875_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:156.14-156.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_stall ;
  assign _0876_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:157.16-157.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.reset ;
  assign _0877_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:170.45-170.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.reg_interrupt_edge ;
  assign _0878_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.34-171.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_exception ;
  assign _0879_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:171.54-171.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.interrupt_edge ;
  assign _0880_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:335.30-335.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.reg_dmiss ;
  assign _0881_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:340.45-340.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_imem_resp_valid ;
  assign _0882_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:345.52-345.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.reg_interrupt_edge ;
  assign _0883_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:360.26-360.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0887_;
  assign _0884_ = _0802_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.39-161.116|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_7 ;
  assign _0885_ = \Core_1stage.DatPath_1stage.alu_op1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:202.30-202.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_op2 ;
  assign _0886_ = \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_8  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:346.35-346.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_12 ;
  assign _0887_ = \Core_1stage.DatPath_1stage.io_ctl_stall  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:360.28-360.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_exception ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    \Core_1stage.DatPath_1stage.pc_reg  <= _0916_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    \Core_1stage.DatPath_1stage.reg_dmiss  <= _0888_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    \Core_1stage.DatPath_1stage.if_inst_buffer  <= _0908_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    \Core_1stage.DatPath_1stage.reg_interrupt_edge  <= _0904_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    _0863_ <= _0900_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    _0864_ <= _0898_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    _0865_ <= _0896_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    _0866_ <= 5'hxx;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    _0867_ <= 32'hxxxxxxxx;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:364.3-434.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.clock )
    _0868_ <= 32'd0;
  assign _0888_ = _0889_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:382.9-382.14|testOut/nondeleyed_init/DatPath_1stage.v:382.5-386.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : \Core_1stage.DatPath_1stage.io_ctl_dmiss ;
  assign _0896_ = _0897_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:365.9-365.46|testOut/nondeleyed_init/DatPath_1stage.v:365.5-367.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd4294967295 : 32'd0;
  assign _0898_ = _0899_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:365.9-365.46|testOut/nondeleyed_init/DatPath_1stage.v:365.5-367.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0974_ : 32'hxxxxxxxx;
  assign _0900_ = _0901_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:365.9-365.46|testOut/nondeleyed_init/DatPath_1stage.v:365.5-367.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0926_[11:7] : 5'hxx;
  assign _0902_ = \Core_1stage.DatPath_1stage.io_ctl_stall  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:394.18-394.20|testOut/nondeleyed_init/DatPath_1stage.v:394.14-396.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.reg_interrupt_edge  : \Core_1stage.DatPath_1stage.csr_io_interrupt ;
  assign _0904_ = _0905_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:392.9-392.14|testOut/nondeleyed_init/DatPath_1stage.v:392.5-396.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _0902_;
  assign _0906_ = _0907_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:389.18-389.36|testOut/nondeleyed_init/DatPath_1stage.v:389.14-391.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_imem_resp_bits_data  : \Core_1stage.DatPath_1stage.if_inst_buffer ;
  assign _0908_ = _0909_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:387.9-387.14|testOut/nondeleyed_init/DatPath_1stage.v:387.5-391.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd0 : _0906_;
  assign _0910_ = _0911_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:376.20-376.32|testOut/nondeleyed_init/DatPath_1stage.v:376.16-380.10|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0798_ : _0931_;
  assign _0912_ = _0913_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:374.11-374.21|testOut/nondeleyed_init/DatPath_1stage.v:374.7-380.10|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _0795_ : _0910_;
  assign _0914_ = \Core_1stage.DatPath_1stage.io_ctl_stall  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:373.18-373.20|testOut/nondeleyed_init/DatPath_1stage.v:373.14-381.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.pc_reg  : _0912_;
  assign _0916_ = _0917_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:371.9-371.14|testOut/nondeleyed_init/DatPath_1stage.v:371.5-381.8|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_reset_vector  : _0914_;
  assign _0918_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:160.39-160.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.jmp_target [1:0];
  assign _0919_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:161.39-161.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.br_target [1:0];
  assign _0921_ = \Core_1stage.DatPath_1stage._GEN_2  << (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:214.31-214.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_shamt ;
  assign _0922_ = \Core_1stage.DatPath_1stage.alu_op1  >> (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:218.31-218.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_shamt ;
  assign _0923_ = $signed(\Core_1stage.DatPath_1stage._alu_out_T_13 ) >>> (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:216.31-216.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_shamt ;
  assign _0924_ = \Core_1stage.DatPath_1stage.alu_op1  - (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:198.30-198.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_op2 ;
  assign _0925_ = \Core_1stage.DatPath_1stage._pc_next_T_4  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:135.30-135.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.exception_target  : \Core_1stage.DatPath_1stage.pc_plus4 ;
  assign _0926_ = \Core_1stage.DatPath_1stage.reg_dmiss  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:138.22-138.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.if_inst_buffer  : \Core_1stage.DatPath_1stage.io_imem_resp_bits_data ;
  assign _0927_ = _0869_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:140.26-140.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_data  : 32'd0;
  assign _0928_ = \Core_1stage.DatPath_1stage.imm_i [11] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:142.33-142.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 20'hfffff : 20'h00000;
  assign _0929_ = \Core_1stage.DatPath_1stage._pc_next_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:146.30-146.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.jump_reg_target  : \Core_1stage.DatPath_1stage._pc_next_T_5 ;
  assign _0930_ = \Core_1stage.DatPath_1stage.imm_j [19] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:148.33-148.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 11'h7ff : 11'h000;
  assign _0931_ = \Core_1stage.DatPath_1stage._pc_next_T_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:151.30-151.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.jmp_target  : \Core_1stage.DatPath_1stage._pc_next_T_6 ;
  assign _0932_ = \Core_1stage.DatPath_1stage.imm_b [11] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:153.33-153.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 19'h7ffff : 19'h00000;
  assign _0933_ = \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:164.35-164.89|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.jump_reg_target  : 32'd0;
  assign _0934_ = \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_6  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:165.35-165.95|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.jmp_target  : \Core_1stage.DatPath_1stage._tval_inst_ma_T_3 ;
  assign _0935_ = \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:166.30-166.89|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.br_target  : \Core_1stage.DatPath_1stage._tval_inst_ma_T_4 ;
  assign _0936_ = \Core_1stage.DatPath_1stage._alu_op1_T_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:181.30-181.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.imm_z  : 32'd0;
  assign _0937_ = \Core_1stage.DatPath_1stage._alu_op1_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:182.30-182.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.imm_u_sext  : \Core_1stage.DatPath_1stage._alu_op1_T_3 ;
  assign _0938_ = \Core_1stage.DatPath_1stage._alu_op1_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:183.25-183.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs1_data  : \Core_1stage.DatPath_1stage._alu_op1_T_4 ;
  assign _0939_ = _0871_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:185.26-185.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_data  : 32'd0;
  assign _0940_ = \Core_1stage.DatPath_1stage.imm_s [11] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:190.33-190.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 20'hfffff : 20'h00000;
  assign _0941_ = \Core_1stage.DatPath_1stage._alu_op2_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:192.30-192.63|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.imm_s_sext  : 32'd0;
  assign _0942_ = \Core_1stage.DatPath_1stage._alu_op2_T_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:193.30-193.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.imm_i_sext  : \Core_1stage.DatPath_1stage._alu_op2_T_4 ;
  assign _0943_ = \Core_1stage.DatPath_1stage._alu_op2_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:194.30-194.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.pc_reg  : \Core_1stage.DatPath_1stage._alu_op2_T_5 ;
  assign _0944_ = \Core_1stage.DatPath_1stage._alu_op2_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:195.25-195.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs2_data  : \Core_1stage.DatPath_1stage._alu_op2_T_6 ;
  assign _0945_ = \Core_1stage.DatPath_1stage._alu_op1_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:206.31-206.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs1_data  : \Core_1stage.DatPath_1stage._alu_op1_T_4 ;
  assign _0946_ = \Core_1stage.DatPath_1stage._alu_op2_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:207.31-207.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.rs2_data  : \Core_1stage.DatPath_1stage._alu_op2_T_6 ;
  assign _0947_ = \Core_1stage.DatPath_1stage._alu_out_T_27  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:220.31-220.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_op1  : 32'd0;
  assign _0948_ = \Core_1stage.DatPath_1stage._alu_out_T_25  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:221.31-221.76|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_26  : \Core_1stage.DatPath_1stage._alu_out_T_28 ;
  assign _0949_ = \Core_1stage.DatPath_1stage._alu_out_T_21  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:222.31-222.76|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_24  : \Core_1stage.DatPath_1stage._alu_out_T_29 ;
  assign _0950_ = \Core_1stage.DatPath_1stage._alu_out_T_18  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:223.31-223.82|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_19 [31:0] : \Core_1stage.DatPath_1stage._alu_out_T_30 ;
  assign _0951_ = \Core_1stage.DatPath_1stage._alu_out_T_16  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:224.31-224.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { 31'h00000000, \Core_1stage.DatPath_1stage._alu_out_T_17  } : \Core_1stage.DatPath_1stage._alu_out_T_31 ;
  assign _0952_ = \Core_1stage.DatPath_1stage._alu_out_T_12  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:225.31-225.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { 31'h00000000, \Core_1stage.DatPath_1stage._alu_out_T_15  } : \Core_1stage.DatPath_1stage._alu_out_T_32 ;
  assign _0953_ = \Core_1stage.DatPath_1stage._alu_out_T_10  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:226.31-226.76|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_11  : \Core_1stage.DatPath_1stage._alu_out_T_33 ;
  assign _0954_ = \Core_1stage.DatPath_1stage._alu_out_T_8  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:227.31-227.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_9  : \Core_1stage.DatPath_1stage._alu_out_T_34 ;
  assign _0955_ = \Core_1stage.DatPath_1stage._alu_out_T_6  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:228.31-228.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_7  : \Core_1stage.DatPath_1stage._alu_out_T_35 ;
  assign _0956_ = \Core_1stage.DatPath_1stage._alu_out_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:229.31-229.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_5  : \Core_1stage.DatPath_1stage._alu_out_T_36 ;
  assign _0957_ = \Core_1stage.DatPath_1stage._alu_out_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:230.25-230.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_2  : \Core_1stage.DatPath_1stage._alu_out_T_37 ;
  assign _0958_ = \Core_1stage.DatPath_1stage._wb_data_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:234.30-234.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.csr_io_rw_rdata  : \Core_1stage.DatPath_1stage.alu_out ;
  assign _0959_ = \Core_1stage.DatPath_1stage._wb_data_T_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:235.30-235.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.pc_plus4  : \Core_1stage.DatPath_1stage._wb_data_T_4 ;
  assign _0960_ = \Core_1stage.DatPath_1stage._wb_data_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:236.30-236.82|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_dmem_resp_bits_data  : \Core_1stage.DatPath_1stage._wb_data_T_5 ;
  assign _0961_ = \Core_1stage.DatPath_1stage._wb_data_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:237.25-237.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_out  : \Core_1stage.DatPath_1stage._wb_data_T_6 ;
  assign _0962_ = \Core_1stage.DatPath_1stage._csr_io_tval_T_3  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:242.34-242.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_out  : 32'd0;
  assign _0963_ = \Core_1stage.DatPath_1stage._csr_io_tval_T_2  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:243.34-243.79|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_out  : \Core_1stage.DatPath_1stage._csr_io_tval_T_4 ;
  assign _0964_ = \Core_1stage.DatPath_1stage._csr_io_tval_T_1  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:244.34-244.84|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.tval_inst_ma  : \Core_1stage.DatPath_1stage._csr_io_tval_T_5 ;
  assign _0965_ = _0872_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:245.33-245.87|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_data  : 32'd0;
  assign _0966_ = _0873_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:246.35-246.89|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_data  : 32'd0;
  assign _0967_ = \Core_1stage.DatPath_1stage.io_ctl_stall  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:248.21-248.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h53 : 8'h20;
  assign _0968_ = _0850_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:249.22-249.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h42 : 8'h3f;
  assign _0969_ = _0851_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:250.22-250.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h4a : \Core_1stage.DatPath_1stage._T_11 ;
  assign _0970_ = _0852_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:251.22-251.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h52 : \Core_1stage.DatPath_1stage._T_13 ;
  assign _0971_ = _0853_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:252.22-252.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h45 : \Core_1stage.DatPath_1stage._T_15 ;
  assign _0972_ = _0854_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:253.22-253.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h20 : \Core_1stage.DatPath_1stage._T_17 ;
  assign _0973_ = \Core_1stage.DatPath_1stage.csr_io_exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:254.22-254.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h58 : 8'h20;
  assign _0974_ = \Core_1stage.DatPath_1stage._wb_data_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:327.31-327.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_out  : \Core_1stage.DatPath_1stage._wb_data_T_6 ;
  assign _0975_ = \Core_1stage.DatPath_1stage._alu_out_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:337.34-337.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_2  : \Core_1stage.DatPath_1stage._alu_out_T_37 ;
  assign _0976_ = _0874_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:338.34-338.88|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_data  : 32'd0;
  assign _0977_ = \Core_1stage.DatPath_1stage.reg_dmiss  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:339.24-339.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.if_inst_buffer  : \Core_1stage.DatPath_1stage.io_imem_resp_bits_data ;
  assign _0978_ = \Core_1stage.DatPath_1stage._alu_out_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:358.28-358.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage._alu_out_T_2  : \Core_1stage.DatPath_1stage._alu_out_T_37 ;
  assign _0979_ = \Core_1stage.DatPath_1stage.io_ctl_exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:361.25-361.91|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.io_ctl_exception_cause  : \Core_1stage.DatPath_1stage.csr_io_interrupt_cause ;
  assign _0980_ = \Core_1stage.DatPath_1stage._csr_io_tval_T  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:363.24-363.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.inst  : \Core_1stage.DatPath_1stage._csr_io_tval_T_6 ;
  assign _0981_ = \Core_1stage.DatPath_1stage.alu_op1  ^ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:204.31-204.48|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.alu_op2 ;
  assign _1005_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.small_  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:110.26-110.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_34 ;
  assign _1006_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.large_  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:114.30-114.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 58'h000000000000001;
  assign _1007_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:120.28-120.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_35 ;
  assign _1008_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:124.30-124.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 58'h000000000000001;
  assign _1009_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:273.23-273.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_call ;
  assign _1010_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:274.23-274.48|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_exception ;
  assign _1011_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._T_214  + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:275.23-275.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_216 ;
  assign _1012_ = 32'd2147483648 + (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:423.31-423.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_41 ;
  assign _1013_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall [6] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:115.24-115.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_14 ;
  assign _1014_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall_1 [6] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:125.24-125.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_15 ;
  assign _1016_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_40  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:131.36-131.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie ;
  assign _1017_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:187.28-187.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_4 ;
  assign _1033_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_2  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:233.23-233.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_6 ;
  assign _1039_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.system_insn  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:246.21-246.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_174 ;
  assign _1040_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.system_insn  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:247.22-247.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_177 ;
  assign _1041_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.system_insn  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:248.20-248.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_180 ;
  assign _1042_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.system_insn  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:249.22-249.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_183 ;
  assign _1043_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.system_insn  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:250.20-250.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_186 ;
  assign _1044_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.cause [31] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:256.27-256.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1089_;
  assign _1045_ = _1110_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:258.31-258.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugInt_T_1 ;
  assign _1046_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugTrigger_T_1  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:261.29-261.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break ;
  assign _1047_ = _1046_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:261.29-261.94|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugBreak_T_4 [0];
  assign _1048_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mtvec [0] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:267.33-267.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.cause [31];
  assign _1049_ = _1048_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:267.33-267.84|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1090_;
  assign _1050_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_wfi  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:277.19-277.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_interrupt_T ;
  assign _1051_ = _1050_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:277.19-277.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_decode_0_read_illegal_T_16 ;
  assign _1052_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:295.20-295.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie ;
  assign _1053_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:304.26-304.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7];
  assign _1054_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:305.20-305.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7];
  assign _1055_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:306.20-306.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7];
  assign _1056_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_13  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:320.29-320.51|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_hartid ;
  assign _1060_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:382.26-382.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_decode_0_read_illegal_T_16 ;
  assign _1061_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.anyInterrupt  & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.26-422.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1116_;
  assign _1062_ = _1188_ & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.25-422.109|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1117_;
  assign _1063_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10] & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:478.11-478.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7];
  assign _1064_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_8  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:197.21-197.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0001;
  assign _1065_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:198.21-198.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_8 ;
  assign _1066_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_12  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:200.21-200.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0005;
  assign _1067_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_14  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:202.21-202.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0044;
  assign _1068_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_8  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:203.21-203.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0004;
  assign _1069_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_18  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:205.21-205.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0040;
  assign _1070_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_20  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:207.22-207.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0041;
  assign _1071_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_22  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:209.22-209.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0003;
  assign _1072_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_22  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:210.22-210.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0002;
  assign _1073_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_26  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:212.22-212.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0400;
  assign _1074_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_28  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:214.22-214.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0410;
  assign _1075_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_30  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:216.22-216.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0411;
  assign _1076_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_32  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:218.22-218.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0412;
  assign _1077_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_34  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:220.22-220.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0020;
  assign _1078_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_36  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:222.22-222.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0800;
  assign _1079_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_38  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:224.22-224.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0002;
  assign _1080_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_214  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:227.23-227.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0080;
  assign _1081_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_122  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:228.23-228.47|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 13'h0082;
  assign _1082_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:234.23-234.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h4;
  assign _1083_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:237.18-237.33|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_173 ;
  assign _1084_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._T_176  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:239.18-239.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd1048576;
  assign _1085_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._T_179  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:241.18-241.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd536870912;
  assign _1086_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._T_182  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:243.18-243.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd536870912;
  assign _1087_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._T_185  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:245.18-245.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd268435456;
  assign _1088_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.cause_lsbs  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:255.32-255.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h0e;
  assign _1089_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.cause_lsbs  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:256.39-256.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 8'h0e;
  assign _1090_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:267.61-267.84|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.cause_lsbs [7:5];
  assign _1091_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:353.18-353.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h5;
  assign _1092_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:354.18-354.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h6;
  assign _1093_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd  == (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:355.18-355.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h7;
  assign _1094_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:111.17-111.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.x79 ;
  assign _1095_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:112.23-112.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.x79 ;
  assign _1096_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:117.15-117.28|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_csr_stall ;
  assign _1097_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:121.17-121.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit [0];
  assign _1098_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:122.23-122.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit [0];
  assign _1099_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:133.35-133.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.pending_interrupts ;
  assign _1100_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:134.35-134.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._m_interrupts_T_3 ;
  assign _1101_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:173.27-173.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_singleStep ;
  assign _1102_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:186.33-186.49|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_3 ;
  assign _1103_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:188.23-188.32|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc ;
  assign _1104_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:190.23-190.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_21 ;
  assign _1105_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:192.23-192.31|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc ;
  assign _1106_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:194.23-194.29|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_27 ;
  assign _1107_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:232.28-232.39|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_5 ;
  assign _1108_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:251.42-251.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug ;
  assign _1109_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:257.36-257.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.cause [31];
  assign _1110_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:258.31-258.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.cause [31];
  assign _1111_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:276.18-276.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _1112_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:279.24-279.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_pc ;
  assign _1113_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:281.21-281.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._epc_T_1 ;
  assign _1114_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:361.29-361.35|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata ;
  assign _1115_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:363.31-363.45|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mepc_T_1 ;
  assign _1116_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.41-422.55|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_singleStep ;
  assign _1117_ = ~ (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.79-422.109|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1189_;
  assign _1132_ = _1131_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:136.21-138.93|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [15];
  assign _1133_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._any_T_78  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [14];
  assign _1134_ = _1133_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [13];
  assign _1135_ = _1134_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.90|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [12];
  assign _1136_ = _1135_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-139.109|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [11];
  assign _1137_ = _1136_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [3];
  assign _1138_ = _1137_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [7];
  assign _1139_ = _1138_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [9];
  assign _1140_ = _1139_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [1];
  assign _1141_ = _1140_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [5];
  assign _1142_ = _1141_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-140.111|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [10];
  assign _1143_ = _1142_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [2];
  assign _1144_ = _1143_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.38|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [6];
  assign _1145_ = _1144_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [8];
  assign _1146_ = _1145_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [0];
  assign _1147_ = _1146_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:139.24-141.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [4];
  assign _1150_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_1  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:230.28-230.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_wdata ;
  assign _1151_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugInt ;
  assign _1152_ = _1151_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugTrigger ;
  assign _1153_ = _1152_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.100|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugBreak ;
  assign _1154_ = _1153_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:262.23-262.112|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug ;
  assign _1155_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_call  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:271.22-271.44|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break ;
  assign _1156_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_eret_T  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:272.21-272.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_exception ;
  assign _1157_ = _1051_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:277.19-277.88|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi ;
  assign _1158_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_retire  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:278.19-278.40|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.exception ;
  assign _1159_ = _1158_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:278.19-278.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped ;
  assign _1162_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_cease  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:310.20-310.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r ;
  assign _1163_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_115  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:330.36-330.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_5 ;
  assign _1164_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_116  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:331.36-331.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_6 ;
  assign _1165_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_117  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:333.36-333.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_341 ;
  assign _1166_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_118  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:334.36-334.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_8 ;
  assign _1167_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_119  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:335.36-335.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_9 ;
  assign _1168_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_120  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:336.36-336.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_10 ;
  assign _1169_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_121  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:337.36-337.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_11 ;
  assign _1170_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_122  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:338.36-338.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_12 ;
  assign _1171_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_123  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:340.36-340.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_342 ;
  assign _1172_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_124  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:341.36-341.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_14 ;
  assign _1173_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_125  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:342.36-342.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_15 ;
  assign _1174_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_126  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:343.36-343.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_16 ;
  assign _1175_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_127  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:345.36-345.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_343 ;
  assign _1176_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_344  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:347.36-347.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_18 ;
  assign _1177_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_129  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:348.36-348.74|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_19 ;
  assign _1178_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_130  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:350.36-350.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_345 ;
  assign _1179_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_218  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:352.36-352.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_346 ;
  assign _1180_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._T_367  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:356.19-356.34|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_368 ;
  assign _1181_ = _1180_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:356.19-356.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_366 ;
  assign _1183_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:380.25-380.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease ;
  assign _1184_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_call  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:381.20-381.42|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break ;
  assign _1185_ = _1184_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:381.20-381.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret ;
  assign _1188_ = _1061_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.26-422.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped ;
  assign _1189_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug  | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:422.81-422.108|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease ;
  assign _1190_ = _1302_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:630.18-630.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1191_ = _1190_ | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:630.18-630.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.exception ;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:627.3-653.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.io_ungated_clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi  <= _1204_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:627.3-653.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.io_ungated_clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1  <= _1200_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:627.3-653.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.io_ungated_clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1  <= _1198_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp  <= _1258_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie  <= _1256_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie  <= _1250_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm  <= _1296_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause  <= _1290_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step  <= _1282_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug  <= _1244_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc  <= _1238_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch  <= _1276_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped  <= _1234_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie  <= _1272_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc  <= _1232_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause  <= _1228_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval  <= _1222_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch  <= _1268_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec  <= _1264_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit  <= _1218_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.small_  <= _1216_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.large_  <= _1214_;
  (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:424.3-626.6|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *)
  always @(posedge \Core_1stage.DatPath_1stage.CSRFile_1stage.clock )
    \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r  <= _1206_;
  assign _1192_ = _1193_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:645.16-649.10|testOut/nondeleyed_init/CSRFile_1stage.v:645.20-645.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1 [57:26], _1033_[31:6] } : _1306_;
  assign _1194_ = _1195_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:643.7-649.10|testOut/nondeleyed_init/CSRFile_1stage.v:643.11-643.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { _1033_, \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1 [25:0] } : _1192_;
  assign _1196_ = _1197_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:642.14-652.8|testOut/nondeleyed_init/CSRFile_1stage.v:642.18-642.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1194_ : _1306_;
  assign _1198_ = _1199_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:640.5-652.8|testOut/nondeleyed_init/CSRFile_1stage.v:640.9-640.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 58'h000000000000000 : _1196_;
  assign _1200_ = _1201_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:635.5-639.8|testOut/nondeleyed_init/CSRFile_1stage.v:635.9-635.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 6'h00 : _1394_[5:0];
  assign _1202_ = _1203_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:630.14-634.8|testOut/nondeleyed_init/CSRFile_1stage.v:630.18-630.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1157_;
  assign _1204_ = _1205_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:628.5-634.8|testOut/nondeleyed_init/CSRFile_1stage.v:628.9-628.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1202_;
  assign _1206_ = _1207_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:574.5-578.8|testOut/nondeleyed_init/CSRFile_1stage.v:574.9-574.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1162_;
  assign _1208_ = _1209_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:566.16-570.10|testOut/nondeleyed_init/CSRFile_1stage.v:566.20-566.30|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { \Core_1stage.DatPath_1stage.CSRFile_1stage.large_ [57:26], _1033_[31:6] } : _1304_;
  assign _1210_ = _1211_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:564.7-570.10|testOut/nondeleyed_init/CSRFile_1stage.v:564.11-564.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { _1033_, \Core_1stage.DatPath_1stage.CSRFile_1stage.large_ [25:0] } : _1208_;
  assign _1212_ = _1213_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:563.14-573.8|testOut/nondeleyed_init/CSRFile_1stage.v:563.18-563.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1210_ : _1304_;
  assign _1214_ = _1215_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:561.5-573.8|testOut/nondeleyed_init/CSRFile_1stage.v:561.9-561.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 58'h000000000000000 : _1212_;
  assign _1216_ = _1217_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:556.5-560.8|testOut/nondeleyed_init/CSRFile_1stage.v:556.9-556.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 6'h00 : _1395_[5:0];
  assign _1218_ = _1219_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:551.5-555.8|testOut/nondeleyed_init/CSRFile_1stage.v:551.9-551.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h0 : _1393_[2:0];
  assign _1220_ = _1221_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:531.7-535.10|testOut/nondeleyed_init/CSRFile_1stage.v:531.11-531.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_ : _1363_;
  assign _1222_ = _1223_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:530.5-538.8|testOut/nondeleyed_init/CSRFile_1stage.v:530.9-530.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1220_ : _1363_;
  assign _1224_ = _1225_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:522.7-526.10|testOut/nondeleyed_init/CSRFile_1stage.v:522.11-522.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1058_ : _1362_;
  assign _1226_ = _1227_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:521.14-529.8|testOut/nondeleyed_init/CSRFile_1stage.v:521.18-521.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1224_ : _1362_;
  assign _1228_ = _1229_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:519.5-529.8|testOut/nondeleyed_init/CSRFile_1stage.v:519.9-519.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd0 : _1226_;
  assign _1230_ = _1231_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:511.7-515.10|testOut/nondeleyed_init/CSRFile_1stage.v:511.11-511.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1115_ : _1361_;
  assign _1232_ = _1233_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:510.5-518.8|testOut/nondeleyed_init/CSRFile_1stage.v:510.9-510.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1230_ : _1361_;
  assign _1234_ = _1060_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:500.5-504.8|testOut/nondeleyed_init/CSRFile_1stage.v:500.9-500.24|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1159_ : 1'h0;
  assign _1236_ = _1237_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:487.7-491.10|testOut/nondeleyed_init/CSRFile_1stage.v:487.11-487.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1115_ : _1359_;
  assign _1238_ = _1239_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:486.5-494.8|testOut/nondeleyed_init/CSRFile_1stage.v:486.9-486.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1236_ : _1359_;
  assign _1240_ = _1241_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:478.7-482.10|testOut/nondeleyed_init/CSRFile_1stage.v:478.11-478.41|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1358_;
  assign _1242_ = _1243_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:477.14-485.8|testOut/nondeleyed_init/CSRFile_1stage.v:477.18-477.26|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1240_ : _1358_;
  assign _1244_ = _1245_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:475.5-485.8|testOut/nondeleyed_init/CSRFile_1stage.v:475.9-475.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1242_;
  assign _1246_ = _1247_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:444.7-448.10|testOut/nondeleyed_init/CSRFile_1stage.v:444.11-444.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_[3] : _1369_;
  assign _1248_ = _1249_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:443.14-451.8|testOut/nondeleyed_init/CSRFile_1stage.v:443.18-443.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1246_ : _1369_;
  assign _1250_ = _1251_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:441.5-451.8|testOut/nondeleyed_init/CSRFile_1stage.v:441.9-441.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1248_;
  assign _1252_ = _1253_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:433.7-437.10|testOut/nondeleyed_init/CSRFile_1stage.v:433.11-433.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_[7] : _1370_;
  assign _1254_ = _1255_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:432.14-440.8|testOut/nondeleyed_init/CSRFile_1stage.v:432.18-432.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1252_ : _1370_;
  assign _1256_ = _1257_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:430.5-440.8|testOut/nondeleyed_init/CSRFile_1stage.v:430.9-430.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1254_;
  assign _1258_ = _1259_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:425.5-429.8|testOut/nondeleyed_init/CSRFile_1stage.v:425.9-425.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1360_[0];
  assign _1260_ = _1261_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:547.7-549.10|testOut/nondeleyed_init/CSRFile_1stage.v:547.11-547.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec ;
  assign _1262_ = _1263_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:546.14-550.8|testOut/nondeleyed_init/CSRFile_1stage.v:546.18-546.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1260_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec ;
  assign _1264_ = _1265_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:544.5-550.8|testOut/nondeleyed_init/CSRFile_1stage.v:544.9-544.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd0 : _1262_;
  assign _1266_ = _1267_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:540.7-542.10|testOut/nondeleyed_init/CSRFile_1stage.v:540.11-540.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch ;
  assign _1268_ = _1269_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:539.5-543.8|testOut/nondeleyed_init/CSRFile_1stage.v:539.9-539.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1266_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch ;
  assign _1270_ = _1271_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:506.7-508.10|testOut/nondeleyed_init/CSRFile_1stage.v:506.11-506.20|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1057_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie ;
  assign _1272_ = _1273_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:505.5-509.8|testOut/nondeleyed_init/CSRFile_1stage.v:505.9-505.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1270_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie ;
  assign _1274_ = _1275_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:496.7-498.10|testOut/nondeleyed_init/CSRFile_1stage.v:496.11-496.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch ;
  assign _1276_ = _1277_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:495.5-499.8|testOut/nondeleyed_init/CSRFile_1stage.v:495.9-495.16|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1274_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch ;
  assign _1278_ = _1279_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:471.7-473.10|testOut/nondeleyed_init/CSRFile_1stage.v:471.11-471.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_[2] : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step ;
  assign _1280_ = _1281_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:470.14-474.8|testOut/nondeleyed_init/CSRFile_1stage.v:470.18-470.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1278_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step ;
  assign _1282_ = _1283_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:468.5-474.8|testOut/nondeleyed_init/CSRFile_1stage.v:468.9-468.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1280_;
  assign _1284_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:463.9-465.12|testOut/nondeleyed_init/CSRFile_1stage.v:463.13-463.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause  : _1349_;
  assign _1286_ = _1287_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:462.7-466.10|testOut/nondeleyed_init/CSRFile_1stage.v:462.11-462.22|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1284_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause ;
  assign _1288_ = _1289_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:461.14-467.8|testOut/nondeleyed_init/CSRFile_1stage.v:461.18-461.27|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1286_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause ;
  assign _1290_ = _1291_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:459.5-467.8|testOut/nondeleyed_init/CSRFile_1stage.v:459.9-459.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h0 : _1288_;
  assign _1292_ = _1293_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:455.7-457.10|testOut/nondeleyed_init/CSRFile_1stage.v:455.11-455.21|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1033_[15] : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm ;
  assign _1294_ = _1295_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:454.14-458.8|testOut/nondeleyed_init/CSRFile_1stage.v:454.18-454.25|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) _1292_ : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm ;
  assign _1296_ = _1297_ ? (* full_case = 32'd1 *) (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:452.5-458.8|testOut/nondeleyed_init/CSRFile_1stage.v:452.9-452.14|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h0 : _1294_;
  assign _1298_ = & (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:231.28-231.43|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd [1:0];
  assign _1302_ = | (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:630.18-630.37|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.pending_interrupts ;
  assign _1303_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit [2] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:112.23-112.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { 1'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.small_  } : \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall ;
  assign _1304_ = _1013_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:115.24-115.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._large_r_T_1  : \Core_1stage.DatPath_1stage.CSRFile_1stage.large_ ;
  assign _1305_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit [0] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:122.23-122.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { 1'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1  } : \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall_1 ;
  assign _1306_ = _1014_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:125.24-125.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._large_r_T_3  : \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1 ;
  assign _1307_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:135.30-135.73|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._m_interrupts_T_5  : 32'd0;
  assign _1308_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [0] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:142.28-142.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h0 : 4'h4;
  assign _1309_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [8] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:143.28-143.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h8 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_95 ;
  assign _1310_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [6] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:144.28-144.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h6 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_96 ;
  assign _1311_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [2] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:145.28-145.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h2 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_97 ;
  assign _1312_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [10] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:146.28-146.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'ha : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_98 ;
  assign _1313_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [5] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:147.29-147.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h5 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_99 ;
  assign _1314_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [1] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:148.29-148.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h1 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_100 ;
  assign _1315_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [9] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:149.29-149.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h9 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_101 ;
  assign _1316_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [7] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:150.29-150.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h7 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_102 ;
  assign _1317_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [3] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:151.29-151.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'h3 : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_103 ;
  assign _1318_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [11] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:152.29-152.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'hb : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_104 ;
  assign _1319_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [12] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:153.29-153.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'hc : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_105 ;
  assign _1320_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [13] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:154.29-154.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'hd : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_106 ;
  assign _1321_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [14] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:155.29-155.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'he : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_107 ;
  assign _1322_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts [15] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:156.29-156.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'hf : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_108 ;
  assign _1337_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.d_interrupts [14] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:171.31-171.69|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 4'he : \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_124 ;
  assign _1338_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtvec [0] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:184.32-184.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 7'h7e : 7'h02;
  assign _1339_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd [1] ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:229.28-229.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_rdata  : 32'd0;
  assign _1340_ = _1298_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:231.28-231.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_wdata  : 32'd0;
  assign _1341_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:252.28-252.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd3 : \Core_1stage.DatPath_1stage.CSRFile_1stage.io_cause ;
  assign _1342_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_call  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:253.23-253.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 32'd11 : \Core_1stage.DatPath_1stage.CSRFile_1stage._cause_T_5 ;
  assign _1343_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:263.30-263.60|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 12'h800 : 12'h808;
  assign _1344_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:264.27-264.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._debugTVec_T  : 12'h800;
  assign _1345_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_doVector  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:269.30-269.99|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_interruptVec  : \Core_1stage.DatPath_1stage.CSRFile_1stage._notDebugTVec_T_1 ;
  assign _1346_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:270.22-270.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) { 20'h00000, \Core_1stage.DatPath_1stage.CSRFile_1stage.debugTVec  } : \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec ;
  assign _1347_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugTrigger  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:282.34-282.67|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h2 : 2'h1;
  assign _1348_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugInt  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:283.36-283.78|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 2'h3 : \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T ;
  assign _1349_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_singleStepped  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:284.36-284.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 3'h4 : { 1'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T_1  };
  assign _1350_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:286.25-286.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc  : \Core_1stage.DatPath_1stage.CSRFile_1stage.epc ;
  assign _1351_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:288.20-288.53|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 1'h1 : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug ;
  assign _1352_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:289.26-289.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_52  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc ;
  assign _1354_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:291.26-291.54|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc  : \Core_1stage.DatPath_1stage.CSRFile_1stage.epc ;
  assign _1355_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:292.26-292.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause  : \Core_1stage.DatPath_1stage.CSRFile_1stage.cause ;
  assign _1356_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:293.26-293.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval  : \Core_1stage.DatPath_1stage.CSRFile_1stage.io_tval ;
  assign _1357_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:294.20-294.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie ;
  assign _1358_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:296.20-296.52|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_145  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug ;
  assign _1359_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:297.26-297.56|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_146  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dpc ;
  assign _1361_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:299.26-299.57|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_174  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mepc ;
  assign _1362_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:300.26-300.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_175  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause ;
  assign _1363_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:301.26-301.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_176  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval ;
  assign _1364_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:302.20-302.59|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_178  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie ;
  assign _1365_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:303.20-303.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_180  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie ;
  assign _1366_ = _1053_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:304.26-304.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_28  : \Core_1stage.DatPath_1stage.CSRFile_1stage._T_22 ;
  assign _1367_ = _1054_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:305.20-305.80|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_217  : \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie ;
  assign _1368_ = _1055_ ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:306.20-306.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_215  : 1'h1;
  assign _1369_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:307.20-307.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_241  : \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_217 ;
  assign _1370_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:308.20-308.50|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_242  : \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_215 ;
  assign _1371_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_4  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:311.34-311.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) 31'h40800100 : 31'h00000000;
  assign _1372_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_5  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:312.34-312.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus  : 32'd0;
  assign _1373_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_6  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:313.34-313.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mtvec  : 32'd0;
  assign _1374_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_7  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:314.34-314.62|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mip  : 16'h0000;
  assign _1375_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_8  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:315.34-315.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mie  : 32'd0;
  assign _1376_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_9  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:316.34-316.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mscratch  : 32'd0;
  assign _1377_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_10  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:317.35-317.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_22  : 32'd0;
  assign _1378_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_11  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:318.35-318.65|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mtval  : 32'd0;
  assign _1379_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_12  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:319.35-319.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcause  : 32'd0;
  assign _1380_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_14  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:321.35-321.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_23  : 32'd0;
  assign _1381_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_15  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:322.35-322.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_28  : 32'd0;
  assign _1382_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_16  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:323.35-323.68|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dscratch  : 32'd0;
  assign _1383_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:324.34-324.71|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit  : 3'h0;
  assign _1384_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_18  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:325.35-325.63|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.value_1  : 64'h0000000000000000;
  assign _1385_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:326.35-326.61|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.value  : 64'h0000000000000000;
  assign _1386_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_107  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:327.36-327.72|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.value_1 [63:32] : 32'd0;
  assign _1387_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_108  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:328.36-328.70|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage.value [63:32] : 32'd0;
  assign _1388_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_17  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:366.26-366.92|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mcountinhibit_T_1  : { 29'h00000000, \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit  };
  assign _1389_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_18  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:368.26-368.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1714  : { 57'h000000000000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_2  };
  assign _1390_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_107  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:370.26-370.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1717  : \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_294 ;
  assign _1391_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_19  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:372.26-372.66|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1719  : { 57'h000000000000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_0  };
  assign _1392_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_108  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:374.26-374.58|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1722  : \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_298 ;
  assign _1393_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:376.26-376.75|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_293  : { 29'h00000000, \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit  };
  assign _1394_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:377.26-377.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_296  : { 57'h000000000000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_2  };
  assign _1395_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:378.26-378.64|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_300  : { 57'h000000000000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_0  };
  assign _1396_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret  ? (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:115.15-135.4|testOut/nondeleyed_init/DatPath_1stage.v:255.18-317.4|testOut/nondeleyed_init/CSRFile_1stage.v:420.20-420.46|testOut/nondeleyed_init/Core_1stage.v:116.18-153.4" *) \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_239  : \Core_1stage.DatPath_1stage.CSRFile_1stage.tvec ;
  assign _1399_ = ~ \SodorRequestRouter_1stage_0.io_corePort_req_bits_addr [31];
  assign _1400_ = ~ \SodorRequestRouter_1stage_0.io_respAddress [31];
  assign _1401_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:28.20-28.52" *) $signed(\SodorRequestRouter_1stage_0._in_range_T_3 );
  assign _1402_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:158.29-181.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:32.25-32.62" *) $signed(\SodorRequestRouter_1stage_0._resp_in_range_T_3 );
  assign _1407_ = ~ \SodorRequestRouter_1stage_1.io_corePort_req_bits_addr [31];
  assign _1408_ = ~ \SodorRequestRouter_1stage_1.io_respAddress [31];
  assign _1409_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:28.20-28.52" *) $signed(\SodorRequestRouter_1stage_1._in_range_T_3 );
  assign _1410_ = ! (* src = "testOut/nondeleyed_init/SodorInternalTile_1stage.v:182.29-205.4|testOut/nondeleyed_init/SodorRequestRouter_1stage.v:32.25-32.62" *) $signed(\SodorRequestRouter_1stage_1._resp_in_range_T_3 );
  assign io_debug_port_resp_valid = memory_io_debug_port_resp_valid;
  assign io_debug_port_resp_bits_data = memory_io_debug_port_resp_bits_data;
  assign io_master_port_0_req_valid = router_io_masterPort_req_valid;
  assign io_master_port_0_req_bits_addr = router_io_masterPort_req_bits_addr;
  assign io_master_port_0_req_bits_data = router_io_masterPort_req_bits_data;
  assign io_master_port_0_req_bits_fcn = router_io_masterPort_req_bits_fcn;
  assign io_master_port_0_req_bits_typ = router_io_masterPort_req_bits_typ;
  assign io_master_port_1_req_valid = router_1_io_masterPort_req_valid;
  assign io_master_port_1_req_bits_addr = router_1_io_masterPort_req_bits_addr;
  assign io_master_port_1_req_bits_data = router_1_io_masterPort_req_bits_data;
  assign io_master_port_1_req_bits_fcn = router_1_io_masterPort_req_bits_fcn;
  assign io_master_port_1_req_bits_typ = router_1_io_masterPort_req_bits_typ;
  assign core_clock = clock;
  assign core_reset = reset;
  assign core_io_imem_resp_valid = router_1_io_corePort_resp_valid;
  assign core_io_imem_resp_bits_data = router_1_io_corePort_resp_bits_data;
  assign core_io_dmem_resp_valid = router_io_corePort_resp_valid;
  assign core_io_dmem_resp_bits_data = router_io_corePort_resp_bits_data;
  assign core_io_interrupt_debug = io_interrupt_debug;
  assign core_io_interrupt_mtip = io_interrupt_mtip;
  assign core_io_interrupt_msip = io_interrupt_msip;
  assign core_io_interrupt_meip = io_interrupt_meip;
  assign core_io_hartid = io_hartid;
  assign core_io_reset_vector = io_reset_vector;
  assign memory_clock = clock;
  assign memory_io_core_ports_0_req_valid = router_io_scratchPort_req_valid;
  assign memory_io_core_ports_0_req_bits_addr = router_io_scratchPort_req_bits_addr;
  assign memory_io_core_ports_0_req_bits_data = router_io_scratchPort_req_bits_data;
  assign memory_io_core_ports_0_req_bits_fcn = router_io_scratchPort_req_bits_fcn;
  assign memory_io_core_ports_0_req_bits_typ = router_io_scratchPort_req_bits_typ;
  assign memory_io_core_ports_1_req_valid = router_1_io_scratchPort_req_valid;
  assign memory_io_core_ports_1_req_bits_addr = router_1_io_scratchPort_req_bits_addr;
  assign memory_io_core_ports_1_req_bits_typ = router_1_io_scratchPort_req_bits_typ;
  assign memory_io_debug_port_req_valid = io_debug_port_req_valid;
  assign memory_io_debug_port_req_bits_addr = io_debug_port_req_bits_addr;
  assign memory_io_debug_port_req_bits_data = io_debug_port_req_bits_data;
  assign memory_io_debug_port_req_bits_fcn = io_debug_port_req_bits_fcn;
  assign memory_io_debug_port_req_bits_typ = io_debug_port_req_bits_typ;
  assign router_io_masterPort_resp_valid = io_master_port_0_resp_valid;
  assign router_io_masterPort_resp_bits_data = io_master_port_0_resp_bits_data;
  assign router_io_scratchPort_resp_valid = memory_io_core_ports_0_resp_valid;
  assign router_io_scratchPort_resp_bits_data = memory_io_core_ports_0_resp_bits_data;
  assign router_io_corePort_req_valid = core_io_dmem_req_valid;
  assign router_io_corePort_req_bits_addr = core_io_dmem_req_bits_addr;
  assign router_io_corePort_req_bits_data = core_io_dmem_req_bits_data;
  assign router_io_corePort_req_bits_fcn = core_io_dmem_req_bits_fcn;
  assign router_io_corePort_req_bits_typ = core_io_dmem_req_bits_typ;
  assign router_io_respAddress = core_io_dmem_req_bits_addr;
  assign router_1_io_masterPort_resp_valid = io_master_port_1_resp_valid;
  assign router_1_io_masterPort_resp_bits_data = io_master_port_1_resp_bits_data;
  assign router_1_io_scratchPort_resp_valid = memory_io_core_ports_1_resp_valid;
  assign router_1_io_scratchPort_resp_bits_data = memory_io_core_ports_1_resp_bits_data;
  assign router_1_io_corePort_req_valid = core_io_imem_req_valid;
  assign router_1_io_corePort_req_bits_addr = core_io_imem_req_bits_addr;
  assign router_1_io_corePort_req_bits_data = 32'd0;
  assign router_1_io_corePort_req_bits_fcn = 1'h0;
  assign router_1_io_corePort_req_bits_typ = 3'h7;
  assign router_1_io_respAddress = core_io_imem_req_bits_addr;
  assign \Core_1stage.io_imem_req_valid  = \Core_1stage.d_io_imem_req_valid ;
  assign \Core_1stage.io_imem_req_bits_addr  = \Core_1stage.d_io_imem_req_bits_addr ;
  assign \Core_1stage.io_dmem_req_valid  = \Core_1stage.c_io_dmem_req_valid ;
  assign \Core_1stage.io_dmem_req_bits_addr  = \Core_1stage.d_io_dmem_req_bits_addr ;
  assign \Core_1stage.io_dmem_req_bits_data  = \Core_1stage.d_io_dmem_req_bits_data ;
  assign \Core_1stage.io_dmem_req_bits_fcn  = \Core_1stage.c_io_dmem_req_bits_fcn ;
  assign \Core_1stage.io_dmem_req_bits_typ  = \Core_1stage.c_io_dmem_req_bits_typ ;
  assign \Core_1stage.c_clock  = \Core_1stage.clock ;
  assign \Core_1stage.c_reset  = \Core_1stage.reset ;
  assign \Core_1stage.c_io_imem_resp_valid  = \Core_1stage.io_imem_resp_valid ;
  assign \Core_1stage.c_io_dmem_resp_valid  = \Core_1stage.io_dmem_resp_valid ;
  assign \Core_1stage.c_io_dat_inst  = \Core_1stage.d_io_dat_inst ;
  assign \Core_1stage.c_io_dat_imiss  = \Core_1stage.d_io_dat_imiss ;
  assign \Core_1stage.c_io_dat_br_eq  = \Core_1stage.d_io_dat_br_eq ;
  assign \Core_1stage.c_io_dat_br_lt  = \Core_1stage.d_io_dat_br_lt ;
  assign \Core_1stage.c_io_dat_br_ltu  = \Core_1stage.d_io_dat_br_ltu ;
  assign \Core_1stage.c_io_dat_csr_eret  = \Core_1stage.d_io_dat_csr_eret ;
  assign \Core_1stage.c_io_dat_csr_interrupt  = \Core_1stage.d_io_dat_csr_interrupt ;
  assign \Core_1stage.c_io_dat_inst_misaligned  = \Core_1stage.d_io_dat_inst_misaligned ;
  assign \Core_1stage.c_io_dat_mem_address_low  = \Core_1stage.d_io_dat_mem_address_low ;
  assign \Core_1stage.d_clock  = \Core_1stage.clock ;
  assign \Core_1stage.d_reset  = \Core_1stage.reset ;
  assign \Core_1stage.d_io_imem_resp_valid  = \Core_1stage.io_imem_resp_valid ;
  assign \Core_1stage.d_io_imem_resp_bits_data  = \Core_1stage.io_imem_resp_bits_data ;
  assign \Core_1stage.d_io_dmem_resp_bits_data  = \Core_1stage.io_dmem_resp_bits_data ;
  assign \Core_1stage.d_io_ctl_stall  = \Core_1stage.c_io_ctl_stall ;
  assign \Core_1stage.d_io_ctl_dmiss  = \Core_1stage.c_io_ctl_dmiss ;
  assign \Core_1stage.d_io_ctl_pc_sel  = \Core_1stage.c_io_ctl_pc_sel ;
  assign \Core_1stage.d_io_ctl_op1_sel  = \Core_1stage.c_io_ctl_op1_sel ;
  assign \Core_1stage.d_io_ctl_op2_sel  = \Core_1stage.c_io_ctl_op2_sel ;
  assign \Core_1stage.d_io_ctl_alu_fun  = \Core_1stage.c_io_ctl_alu_fun ;
  assign \Core_1stage.d_io_ctl_wb_sel  = \Core_1stage.c_io_ctl_wb_sel ;
  assign \Core_1stage.d_io_ctl_rf_wen  = \Core_1stage.c_io_ctl_rf_wen ;
  assign \Core_1stage.d_io_ctl_csr_cmd  = \Core_1stage.c_io_ctl_csr_cmd ;
  assign \Core_1stage.d_io_ctl_exception  = \Core_1stage.c_io_ctl_exception ;
  assign \Core_1stage.d_io_ctl_exception_cause  = \Core_1stage.c_io_ctl_exception_cause ;
  assign \Core_1stage.d_io_ctl_pc_sel_no_xept  = \Core_1stage.c_io_ctl_pc_sel_no_xept ;
  assign \Core_1stage.d_io_interrupt_debug  = \Core_1stage.io_interrupt_debug ;
  assign \Core_1stage.d_io_interrupt_mtip  = \Core_1stage.io_interrupt_mtip ;
  assign \Core_1stage.d_io_interrupt_msip  = \Core_1stage.io_interrupt_msip ;
  assign \Core_1stage.d_io_interrupt_meip  = \Core_1stage.io_interrupt_meip ;
  assign \Core_1stage.d_io_hartid  = \Core_1stage.io_hartid ;
  assign \Core_1stage.d_io_reset_vector  = \Core_1stage.io_reset_vector ;
  assign \Core_1stage.CtlPath_1stage._csignals_T  = _0300_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_1  = _0310_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_3  = _0311_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_5  = _0312_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_7  = _0322_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_9  = _0323_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_11  = _0327_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_13  = _0328_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_15  = _0329_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_16  = _0307_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_17  = _0330_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_19  = _0331_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_21  = _0332_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_23  = _0333_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_25  = _0334_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_27  = _0335_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_29  = _0336_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_31  = _0337_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_32  = _0308_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_33  = _0338_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_35  = _0339_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_37  = _0340_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_38  = _0309_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_39  = _0341_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_41  = _0342_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_43  = _0343_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_45  = _0344_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_47  = _0345_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_49  = _0346_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_51  = _0347_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_53  = _0348_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_55  = _0349_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_57  = _0350_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_59  = _0351_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_61  = _0352_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_63  = _0353_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_65  = _0354_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_67  = _0355_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_69  = _0356_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_71  = _0357_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_73  = _0358_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_75  = _0359_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_77  = _0360_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_79  = _0361_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_81  = _0362_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_83  = _0363_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_85  = _0364_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_87  = _0365_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_89  = _0366_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_91  = _0367_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_93  = _0368_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_95  = _0369_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_97  = _0370_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_99  = _0371_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_130  = _0435_;
  assign \Core_1stage.CtlPath_1stage.cs_val_inst  = _0465_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_162  = _0777_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_163  = _0778_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_164  = _0489_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_165  = _0490_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_166  = _0491_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_167  = _0492_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_168  = _0493_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_169  = _0494_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_170  = _0495_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_171  = _0496_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_172  = _0497_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_173  = _0498_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_174  = _0499_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_175  = _0500_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_176  = _0501_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_177  = _0502_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_178  = _0503_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_179  = _0504_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_180  = _0505_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_181  = _0506_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_182  = _0507_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_183  = _0508_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_184  = _0509_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_185  = _0510_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_186  = _0511_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_187  = _0512_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_188  = _0513_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_189  = _0514_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_190  = _0515_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_191  = _0516_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_192  = _0517_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_193  = _0518_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_194  = _0519_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_195  = _0520_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_196  = _0521_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_197  = _0522_;
  assign \Core_1stage.CtlPath_1stage.cs_br_type  = _0523_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_208  = _0524_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_209  = _0525_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_210  = _0526_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_211  = _0527_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_212  = _0528_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_213  = _0529_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_214  = _0530_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_215  = _0531_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_216  = _0532_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_217  = _0533_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_218  = _0534_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_219  = _0535_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_220  = _0536_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_221  = _0537_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_222  = _0538_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_223  = _0539_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_224  = _0540_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_225  = _0541_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_226  = _0542_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_227  = _0543_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_228  = _0544_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_229  = _0545_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_230  = _0546_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_231  = _0547_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_232  = _0548_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_233  = _0549_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_234  = _0550_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_235  = _0551_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_236  = _0552_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_237  = _0553_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_238  = _0554_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_239  = _0555_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_240  = _0556_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_241  = _0557_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_242  = _0558_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_243  = _0559_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_244  = _0560_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_245  = _0561_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_246  = _0562_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_266  = _0563_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_267  = _0564_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_268  = _0565_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_269  = _0566_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_270  = _0567_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_271  = _0568_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_272  = _0569_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_273  = _0570_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_274  = _0571_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_275  = _0572_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_276  = _0573_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_277  = _0574_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_278  = _0575_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_279  = _0576_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_280  = _0577_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_281  = _0578_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_282  = _0579_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_283  = _0580_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_284  = _0581_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_285  = _0582_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_286  = _0583_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_287  = _0584_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_288  = _0585_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_289  = _0586_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_290  = _0587_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_291  = _0588_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_292  = _0589_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_293  = _0590_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_294  = _0591_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_295  = _0592_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_303  = _0593_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_304  = _0594_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_305  = _0595_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_306  = _0596_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_307  = _0597_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_308  = _0598_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_309  = _0599_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_310  = _0600_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_311  = _0601_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_312  = _0602_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_313  = _0603_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_314  = _0604_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_315  = _0605_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_316  = _0606_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_317  = _0607_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_318  = _0608_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_319  = _0609_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_320  = _0610_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_321  = _0611_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_322  = _0612_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_323  = _0613_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_324  = _0614_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_325  = _0615_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_326  = _0616_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_327  = _0617_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_328  = _0618_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_329  = _0619_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_330  = _0620_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_331  = _0621_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_332  = _0622_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_333  = _0623_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_334  = _0624_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_335  = _0625_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_336  = _0626_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_337  = _0627_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_338  = _0628_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_339  = _0629_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_340  = _0630_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_341  = _0631_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_342  = _0632_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_343  = _0633_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_344  = _0634_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_352  = _0635_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_353  = _0636_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_354  = _0637_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_355  = _0638_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_356  = _0639_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_357  = _0640_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_358  = _0641_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_359  = _0642_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_360  = _0643_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_361  = _0644_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_362  = _0645_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_363  = _0646_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_364  = _0647_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_365  = _0648_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_366  = _0649_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_367  = _0650_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_368  = _0651_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_369  = _0652_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_370  = _0653_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_371  = _0654_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_372  = _0655_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_373  = _0656_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_374  = _0657_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_375  = _0658_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_376  = _0659_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_377  = _0660_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_378  = _0661_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_379  = _0662_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_380  = _0663_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_381  = _0664_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_382  = _0665_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_383  = _0666_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_384  = _0667_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_385  = _0668_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_386  = _0669_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_387  = _0670_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_388  = _0671_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_389  = _0672_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_390  = _0673_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_391  = _0674_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_392  = _0675_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_393  = _0676_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_407  = _0677_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_408  = _0678_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_409  = _0679_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_410  = _0680_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_411  = _0681_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_412  = _0682_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_436  = _0683_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_437  = _0684_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_438  = _0685_;
  assign \Core_1stage.CtlPath_1stage.cs0_2  = _0412_;
  assign \Core_1stage.CtlPath_1stage.cs0_3  = _0418_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_537  = _0686_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_538  = _0687_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_539  = _0688_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_540  = _0689_;
  assign \Core_1stage.CtlPath_1stage.cs0_4  = _0690_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_583  = _0691_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_584  = _0692_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_585  = _0693_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_586  = _0694_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_587  = _0695_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_588  = _0696_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_589  = _0697_;
  assign \Core_1stage.CtlPath_1stage.cs0_5  = _0698_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_593  = _0699_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_594  = _0700_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_595  = _0701_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_596  = _0702_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_597  = _0703_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_598  = _0704_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_599  = _0705_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_600  = _0706_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_601  = _0707_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_602  = _0708_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_603  = _0709_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_604  = _0710_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_605  = _0711_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_606  = _0712_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_607  = _0713_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_608  = _0714_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_609  = _0715_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_610  = _0716_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_611  = _0717_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_612  = _0718_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_613  = _0719_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_614  = _0720_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_615  = _0721_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_616  = _0722_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_617  = _0723_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_618  = _0724_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_619  = _0725_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_620  = _0726_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_621  = _0727_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_622  = _0728_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_623  = _0729_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_624  = _0730_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_625  = _0731_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_626  = _0732_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_627  = _0733_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_628  = _0734_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_629  = _0735_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_630  = _0736_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_631  = _0737_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_632  = _0738_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_633  = _0739_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_634  = _0740_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_635  = _0741_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_636  = _0742_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_637  = _0743_;
  assign \Core_1stage.CtlPath_1stage._csignals_T_638  = _0744_;
  assign \Core_1stage.CtlPath_1stage.cs0_6  = _0745_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_3  = _0746_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_5  = _0747_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_8  = _0748_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_11  = _0749_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_13  = _0750_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_15  = _0751_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_18  = _0752_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_19  = _0753_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_20  = _0754_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_21  = _0755_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_22  = _0756_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_23  = _0757_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_24  = _0758_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_25  = _0759_;
  assign \Core_1stage.CtlPath_1stage._ctrl_pc_sel_no_xept_T_26  = _0760_;
  assign \Core_1stage.CtlPath_1stage.ctrl_pc_sel_no_xept  = _0761_;
  assign \Core_1stage.CtlPath_1stage._GEN_0  = _0762_;
  assign \Core_1stage.CtlPath_1stage._misaligned_mask_T_1  = _0488_;
  assign \Core_1stage.CtlPath_1stage._misaligned_mask_T_3  = _0487_;
  assign \Core_1stage.CtlPath_1stage._misaligned_mask_T_4  = _0375_;
  assign \Core_1stage.CtlPath_1stage.misaligned_mask  = \Core_1stage.CtlPath_1stage._misaligned_mask_T_4 [2:0];
  assign \Core_1stage.CtlPath_1stage._data_misaligned_T  = _0301_;
  assign \Core_1stage.CtlPath_1stage.data_misaligned  = _0302_;
  assign \Core_1stage.CtlPath_1stage.stall  = _0422_;
  assign \Core_1stage.CtlPath_1stage.rs1_addr  = \Core_1stage.CtlPath_1stage.io_dat_inst [19:15];
  assign \Core_1stage.CtlPath_1stage.csr_ren  = _0303_;
  assign \Core_1stage.CtlPath_1stage.csr_cmd  = _0763_;
  assign \Core_1stage.CtlPath_1stage.illegal  = _0304_;
  assign \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T  = _0764_;
  assign \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T_1  = _0765_;
  assign \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T_2  = _0766_;
  assign \Core_1stage.CtlPath_1stage.io_dmem_req_valid  = _0305_;
  assign \Core_1stage.CtlPath_1stage.io_dmem_req_bits_fcn  = _0767_;
  assign \Core_1stage.CtlPath_1stage.io_dmem_req_bits_typ  = _0768_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_stall  = _0424_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_dmiss  = _0379_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_pc_sel  = _0769_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_op1_sel  = _0770_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_op2_sel  = _0771_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_alu_fun  = _0772_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_wb_sel  = _0773_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_rf_wen  = _0774_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_csr_cmd  = _0775_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_exception  = _0430_;
  assign \Core_1stage.CtlPath_1stage.io_ctl_exception_cause  = { 29'h00000000, \Core_1stage.CtlPath_1stage._io_ctl_exception_cause_T_2  };
  assign \Core_1stage.CtlPath_1stage.io_ctl_pc_sel_no_xept  = _0776_;
  assign _0481_ = \Core_1stage.CtlPath_1stage.io_imem_resp_valid ;
  assign _0483_ = \Core_1stage.CtlPath_1stage.io_dmem_resp_valid ;
  assign _0485_ = \Core_1stage.CtlPath_1stage.reset ;
  assign _0299_ = _0484_;
  assign { _0300_[31:15], _0300_[11:7] } = 22'h000000;
  assign { _0300_[14:12], _0300_[6:0] } = { \Core_1stage.CtlPath_1stage.io_dat_inst [14:12], \Core_1stage.CtlPath_1stage.io_dat_inst [6:0] };
  assign _0307_[31:7] = 25'h0000000;
  assign _0307_[6:0] = \Core_1stage.CtlPath_1stage.io_dat_inst [6:0];
  assign { _0308_[25:15], _0308_[11:7] } = 16'h0000;
  assign { _0308_[31:26], _0308_[14:12], _0308_[6:0] } = { \Core_1stage.CtlPath_1stage.io_dat_inst [31:26], \Core_1stage.CtlPath_1stage.io_dat_inst [14:12], \Core_1stage.CtlPath_1stage.io_dat_inst [6:0] };
  assign { _0309_[24:15], _0309_[11:7] } = 15'h0000;
  assign { _0309_[31:25], _0309_[14:12], _0309_[6:0] } = { \Core_1stage.CtlPath_1stage.io_dat_inst [31:25], \Core_1stage.CtlPath_1stage.io_dat_inst [14:12], \Core_1stage.CtlPath_1stage.io_dat_inst [6:0] };
  assign \Core_1stage.c_io_ctl_pc_sel_no_xept  = \Core_1stage.CtlPath_1stage.io_ctl_pc_sel_no_xept ;
  assign \Core_1stage.c_io_ctl_exception_cause  = \Core_1stage.CtlPath_1stage.io_ctl_exception_cause ;
  assign \Core_1stage.c_io_ctl_exception  = \Core_1stage.CtlPath_1stage.io_ctl_exception ;
  assign \Core_1stage.c_io_ctl_csr_cmd  = \Core_1stage.CtlPath_1stage.io_ctl_csr_cmd ;
  assign \Core_1stage.c_io_ctl_rf_wen  = \Core_1stage.CtlPath_1stage.io_ctl_rf_wen ;
  assign \Core_1stage.c_io_ctl_wb_sel  = \Core_1stage.CtlPath_1stage.io_ctl_wb_sel ;
  assign \Core_1stage.c_io_ctl_alu_fun  = \Core_1stage.CtlPath_1stage.io_ctl_alu_fun ;
  assign \Core_1stage.c_io_ctl_op2_sel  = \Core_1stage.CtlPath_1stage.io_ctl_op2_sel ;
  assign \Core_1stage.c_io_ctl_op1_sel  = \Core_1stage.CtlPath_1stage.io_ctl_op1_sel ;
  assign \Core_1stage.c_io_ctl_pc_sel  = \Core_1stage.CtlPath_1stage.io_ctl_pc_sel ;
  assign \Core_1stage.c_io_ctl_dmiss  = \Core_1stage.CtlPath_1stage.io_ctl_dmiss ;
  assign \Core_1stage.c_io_ctl_stall  = \Core_1stage.CtlPath_1stage.io_ctl_stall ;
  assign \Core_1stage.CtlPath_1stage.io_dat_mem_address_low  = \Core_1stage.c_io_dat_mem_address_low ;
  assign \Core_1stage.CtlPath_1stage.io_dat_inst_misaligned  = \Core_1stage.c_io_dat_inst_misaligned ;
  assign \Core_1stage.CtlPath_1stage.io_dat_csr_interrupt  = \Core_1stage.c_io_dat_csr_interrupt ;
  assign \Core_1stage.CtlPath_1stage.io_dat_csr_eret  = \Core_1stage.c_io_dat_csr_eret ;
  assign \Core_1stage.CtlPath_1stage.io_dat_br_ltu  = \Core_1stage.c_io_dat_br_ltu ;
  assign \Core_1stage.CtlPath_1stage.io_dat_br_lt  = \Core_1stage.c_io_dat_br_lt ;
  assign \Core_1stage.CtlPath_1stage.io_dat_br_eq  = \Core_1stage.c_io_dat_br_eq ;
  assign \Core_1stage.CtlPath_1stage.io_dat_imiss  = \Core_1stage.c_io_dat_imiss ;
  assign \Core_1stage.CtlPath_1stage.io_dat_inst  = \Core_1stage.c_io_dat_inst ;
  assign \Core_1stage.CtlPath_1stage.io_dmem_resp_valid  = \Core_1stage.c_io_dmem_resp_valid ;
  assign \Core_1stage.c_io_dmem_req_bits_typ  = \Core_1stage.CtlPath_1stage.io_dmem_req_bits_typ ;
  assign \Core_1stage.c_io_dmem_req_bits_fcn  = \Core_1stage.CtlPath_1stage.io_dmem_req_bits_fcn ;
  assign \Core_1stage.c_io_dmem_req_valid  = \Core_1stage.CtlPath_1stage.io_dmem_req_valid ;
  assign \Core_1stage.CtlPath_1stage.io_imem_resp_valid  = \Core_1stage.c_io_imem_resp_valid ;
  assign \Core_1stage.CtlPath_1stage.reset  = \Core_1stage.c_reset ;
  assign \Core_1stage.CtlPath_1stage.clock  = \Core_1stage.c_clock ;
  assign \Core_1stage.DatPath_1stage._pc_next_T  = _0813_;
  assign \Core_1stage.DatPath_1stage._pc_next_T_1  = _0814_;
  assign \Core_1stage.DatPath_1stage._pc_next_T_2  = _0815_;
  assign \Core_1stage.DatPath_1stage._pc_next_T_3  = _0816_;
  assign \Core_1stage.DatPath_1stage._pc_next_T_4  = _0817_;
  assign \Core_1stage.DatPath_1stage.exception_target  = \Core_1stage.DatPath_1stage.csr_io_evec ;
  assign \Core_1stage.DatPath_1stage.pc_plus4  = _0795_;
  assign \Core_1stage.DatPath_1stage._pc_next_T_5  = _0925_;
  assign \Core_1stage.DatPath_1stage.inst  = _0926_;
  assign \Core_1stage.DatPath_1stage.rs1_addr  = \Core_1stage.DatPath_1stage.inst [19:15];
  assign \Core_1stage.DatPath_1stage.rs1_data  = _0927_;
  assign \Core_1stage.DatPath_1stage.imm_i  = \Core_1stage.DatPath_1stage.inst [31:20];
  assign \Core_1stage.DatPath_1stage._imm_i_sext_T_2  = _0928_;
  assign \Core_1stage.DatPath_1stage.imm_i_sext  = { \Core_1stage.DatPath_1stage._imm_i_sext_T_2 , \Core_1stage.DatPath_1stage.imm_i  };
  assign \Core_1stage.DatPath_1stage._jump_reg_target_T_1  = _0796_;
  assign \Core_1stage.DatPath_1stage.jump_reg_target  = _0800_;
  assign \Core_1stage.DatPath_1stage._pc_next_T_6  = _0929_;
  assign \Core_1stage.DatPath_1stage.imm_j  = { \Core_1stage.DatPath_1stage.inst [31], \Core_1stage.DatPath_1stage.inst [19:12], \Core_1stage.DatPath_1stage.inst [20], \Core_1stage.DatPath_1stage.inst [30:21] };
  assign \Core_1stage.DatPath_1stage._imm_j_sext_T_2  = _0930_;
  assign \Core_1stage.DatPath_1stage.imm_j_sext  = { \Core_1stage.DatPath_1stage._imm_j_sext_T_2 , \Core_1stage.DatPath_1stage.inst [31], \Core_1stage.DatPath_1stage.inst [19:12], \Core_1stage.DatPath_1stage.inst [20], \Core_1stage.DatPath_1stage.inst [30:21], 1'h0 };
  assign \Core_1stage.DatPath_1stage.jmp_target  = _0797_;
  assign \Core_1stage.DatPath_1stage._pc_next_T_7  = _0931_;
  assign \Core_1stage.DatPath_1stage.imm_b  = { \Core_1stage.DatPath_1stage.inst [31], \Core_1stage.DatPath_1stage.inst [7], \Core_1stage.DatPath_1stage.inst [30:25], \Core_1stage.DatPath_1stage.inst [11:8] };
  assign \Core_1stage.DatPath_1stage._imm_b_sext_T_2  = _0932_;
  assign \Core_1stage.DatPath_1stage.imm_b_sext  = { \Core_1stage.DatPath_1stage._imm_b_sext_T_2 , \Core_1stage.DatPath_1stage.inst [31], \Core_1stage.DatPath_1stage.inst [7], \Core_1stage.DatPath_1stage.inst [30:25], \Core_1stage.DatPath_1stage.inst [11:8], 1'h0 };
  assign \Core_1stage.DatPath_1stage.br_target  = _0798_;
  assign \Core_1stage.DatPath_1stage._T  = _0875_;
  assign \Core_1stage.DatPath_1stage._T_3  = _0876_;
  assign \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_2  = _0818_;
  assign \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_6  = _0819_;
  assign \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_7  = _0801_;
  assign \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_8  = _0884_;
  assign \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_11  = _0822_;
  assign \Core_1stage.DatPath_1stage._io_dat_inst_misaligned_T_12  = _0803_;
  assign \Core_1stage.DatPath_1stage._tval_inst_ma_T_3  = _0933_;
  assign \Core_1stage.DatPath_1stage._tval_inst_ma_T_4  = _0934_;
  assign \Core_1stage.DatPath_1stage.tval_inst_ma  = _0935_;
  assign \Core_1stage.DatPath_1stage.rs2_addr  = \Core_1stage.DatPath_1stage.inst [24:20];
  assign \Core_1stage.DatPath_1stage.wb_addr  = \Core_1stage.DatPath_1stage.inst [11:7];
  assign \Core_1stage.DatPath_1stage.interrupt_edge  = _0804_;
  assign \Core_1stage.DatPath_1stage.wb_wen  = _0806_;
  assign \Core_1stage.DatPath_1stage._T_5  = _0870_;
  assign \Core_1stage.DatPath_1stage._wb_data_T  = _0824_;
  assign \Core_1stage.DatPath_1stage._alu_out_T  = _0825_;
  assign \Core_1stage.DatPath_1stage._alu_op1_T  = _0826_;
  assign \Core_1stage.DatPath_1stage._alu_op1_T_1  = _0827_;
  assign \Core_1stage.DatPath_1stage.imm_u  = \Core_1stage.DatPath_1stage.inst [31:12];
  assign \Core_1stage.DatPath_1stage.imm_u_sext  = { \Core_1stage.DatPath_1stage.imm_u , 12'h000 };
  assign \Core_1stage.DatPath_1stage._alu_op1_T_2  = _0828_;
  assign \Core_1stage.DatPath_1stage.imm_z  = { 27'h0000000, \Core_1stage.DatPath_1stage.rs1_addr  };
  assign \Core_1stage.DatPath_1stage._alu_op1_T_3  = _0936_;
  assign \Core_1stage.DatPath_1stage._alu_op1_T_4  = _0937_;
  assign \Core_1stage.DatPath_1stage.alu_op1  = _0938_;
  assign \Core_1stage.DatPath_1stage._alu_op2_T  = _0829_;
  assign \Core_1stage.DatPath_1stage.rs2_data  = _0939_;
  assign \Core_1stage.DatPath_1stage._alu_op2_T_1  = _0830_;
  assign \Core_1stage.DatPath_1stage._alu_op2_T_2  = _0831_;
  assign \Core_1stage.DatPath_1stage._alu_op2_T_3  = _0832_;
  assign \Core_1stage.DatPath_1stage.imm_s  = { \Core_1stage.DatPath_1stage.inst [31:25], \Core_1stage.DatPath_1stage.wb_addr  };
  assign \Core_1stage.DatPath_1stage._imm_s_sext_T_2  = _0940_;
  assign \Core_1stage.DatPath_1stage.imm_s_sext  = { \Core_1stage.DatPath_1stage._imm_s_sext_T_2 , \Core_1stage.DatPath_1stage.inst [31:25], \Core_1stage.DatPath_1stage.wb_addr  };
  assign \Core_1stage.DatPath_1stage._alu_op2_T_4  = _0941_;
  assign \Core_1stage.DatPath_1stage._alu_op2_T_5  = _0942_;
  assign \Core_1stage.DatPath_1stage._alu_op2_T_6  = _0943_;
  assign \Core_1stage.DatPath_1stage.alu_op2  = _0944_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_2  = _0799_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_3  = _0833_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_5  = _0924_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_6  = _0834_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_7  = _0807_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_8  = _0835_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_9  = _0885_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_10  = _0836_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_11  = _0981_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_12  = _0837_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_13  = _0945_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_14  = _0946_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_15  = _0856_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_16  = _0838_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_17  = _0857_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_18  = _0839_;
  assign \Core_1stage.DatPath_1stage.alu_shamt  = \Core_1stage.DatPath_1stage.alu_op2 [4:0];
  assign \Core_1stage.DatPath_1stage._GEN_2  = { 31'h00000000, \Core_1stage.DatPath_1stage.alu_op1  };
  assign \Core_1stage.DatPath_1stage._alu_out_T_19  = _0921_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_21  = _0840_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_24  = _0923_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_25  = _0841_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_26  = _0922_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_27  = _0842_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_28  = _0947_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_29  = _0948_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_30  = _0949_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_31  = _0950_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_32  = _0951_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_33  = _0952_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_34  = _0953_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_35  = _0954_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_36  = _0955_;
  assign \Core_1stage.DatPath_1stage._alu_out_T_37  = _0956_;
  assign \Core_1stage.DatPath_1stage.alu_out  = _0957_;
  assign \Core_1stage.DatPath_1stage._wb_data_T_1  = _0843_;
  assign \Core_1stage.DatPath_1stage._wb_data_T_2  = _0844_;
  assign \Core_1stage.DatPath_1stage._wb_data_T_3  = _0845_;
  assign \Core_1stage.DatPath_1stage._wb_data_T_4  = _0958_;
  assign \Core_1stage.DatPath_1stage._wb_data_T_5  = _0959_;
  assign \Core_1stage.DatPath_1stage._wb_data_T_6  = _0960_;
  assign \Core_1stage.DatPath_1stage.wb_data  = _0961_;
  assign \Core_1stage.DatPath_1stage._csr_io_tval_T  = _0846_;
  assign \Core_1stage.DatPath_1stage._csr_io_tval_T_1  = _0847_;
  assign \Core_1stage.DatPath_1stage._csr_io_tval_T_2  = _0848_;
  assign \Core_1stage.DatPath_1stage._csr_io_tval_T_3  = _0849_;
  assign \Core_1stage.DatPath_1stage._csr_io_tval_T_4  = _0962_;
  assign \Core_1stage.DatPath_1stage._csr_io_tval_T_5  = _0963_;
  assign \Core_1stage.DatPath_1stage._csr_io_tval_T_6  = _0964_;
  assign \Core_1stage.DatPath_1stage._io_dat_br_lt_T  = _0965_;
  assign \Core_1stage.DatPath_1stage._io_dat_br_lt_T_1  = _0966_;
  assign \Core_1stage.DatPath_1stage._T_8  = \Core_1stage.DatPath_1stage.csr_io_time ;
  assign \Core_1stage.DatPath_1stage._T_9  = _0967_;
  assign \Core_1stage.DatPath_1stage._T_11  = _0968_;
  assign \Core_1stage.DatPath_1stage._T_13  = _0969_;
  assign \Core_1stage.DatPath_1stage._T_15  = _0970_;
  assign \Core_1stage.DatPath_1stage._T_17  = _0971_;
  assign \Core_1stage.DatPath_1stage._T_19  = _0972_;
  assign \Core_1stage.DatPath_1stage._T_20  = _0973_;
  assign \Core_1stage.DatPath_1stage.regfile_io_ddpath_rdata_MPORT_en  = 1'h1;
  assign \Core_1stage.DatPath_1stage.regfile_io_ddpath_rdata_MPORT_addr  = 5'h00;
  assign \Core_1stage.DatPath_1stage.regfile_io_ddpath_rdata_MPORT_data  = _0860_;
  assign \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_en  = 1'h1;
  assign \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_addr  = \Core_1stage.DatPath_1stage.inst [19:15];
  assign \Core_1stage.DatPath_1stage.regfile_rs1_data_MPORT_data  = _0861_;
  assign \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_en  = 1'h1;
  assign \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_addr  = \Core_1stage.DatPath_1stage.inst [24:20];
  assign \Core_1stage.DatPath_1stage.regfile_rs2_data_MPORT_data  = _0862_;
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_data  = _0974_;
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_addr  = \Core_1stage.DatPath_1stage.inst [11:7];
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_mask  = 1'h1;
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_en  = _0808_;
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_1_data  = 32'd0;
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_1_addr  = 5'h00;
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_1_mask  = 1'h1;
  assign \Core_1stage.DatPath_1stage.regfile_MPORT_1_en  = 1'h0;
  assign \Core_1stage.DatPath_1stage.io_imem_req_valid  = _0880_;
  assign \Core_1stage.DatPath_1stage.io_imem_req_bits_addr  = \Core_1stage.DatPath_1stage.pc_reg ;
  assign \Core_1stage.DatPath_1stage.io_dmem_req_bits_addr  = _0975_;
  assign \Core_1stage.DatPath_1stage.io_dmem_req_bits_data  = _0976_;
  assign \Core_1stage.DatPath_1stage.io_dat_inst  = _0977_;
  assign \Core_1stage.DatPath_1stage.io_dat_imiss  = _0809_;
  assign \Core_1stage.DatPath_1stage.io_dat_br_eq  = _0855_;
  assign \Core_1stage.DatPath_1stage.io_dat_br_lt  = _0858_;
  assign \Core_1stage.DatPath_1stage.io_dat_br_ltu  = _0859_;
  assign \Core_1stage.DatPath_1stage.io_dat_csr_eret  = \Core_1stage.DatPath_1stage.csr_io_eret ;
  assign \Core_1stage.DatPath_1stage.io_dat_csr_interrupt  = _0810_;
  assign \Core_1stage.DatPath_1stage.io_dat_inst_misaligned  = _0886_;
  assign \Core_1stage.DatPath_1stage.io_dat_mem_address_low  = \Core_1stage.DatPath_1stage.alu_out [2:0];
  assign \Core_1stage.DatPath_1stage.csr_clock  = \Core_1stage.DatPath_1stage.clock ;
  assign \Core_1stage.DatPath_1stage.csr_reset  = \Core_1stage.DatPath_1stage.reset ;
  assign \Core_1stage.DatPath_1stage.csr_io_ungated_clock  = \Core_1stage.DatPath_1stage.clock ;
  assign \Core_1stage.DatPath_1stage.csr_io_interrupts_debug  = \Core_1stage.DatPath_1stage.io_interrupt_debug ;
  assign \Core_1stage.DatPath_1stage.csr_io_interrupts_mtip  = \Core_1stage.DatPath_1stage.io_interrupt_mtip ;
  assign \Core_1stage.DatPath_1stage.csr_io_interrupts_msip  = \Core_1stage.DatPath_1stage.io_interrupt_msip ;
  assign \Core_1stage.DatPath_1stage.csr_io_interrupts_meip  = \Core_1stage.DatPath_1stage.io_interrupt_meip ;
  assign \Core_1stage.DatPath_1stage.csr_io_hartid  = \Core_1stage.DatPath_1stage.io_hartid ;
  assign \Core_1stage.DatPath_1stage.csr_io_rw_addr  = \Core_1stage.DatPath_1stage.inst [31:20];
  assign \Core_1stage.DatPath_1stage.csr_io_rw_cmd  = \Core_1stage.DatPath_1stage.io_ctl_csr_cmd ;
  assign \Core_1stage.DatPath_1stage.csr_io_rw_wdata  = _0978_;
  assign \Core_1stage.DatPath_1stage.csr_io_exception  = \Core_1stage.DatPath_1stage.io_ctl_exception ;
  assign \Core_1stage.DatPath_1stage.csr_io_retire  = _0883_;
  assign \Core_1stage.DatPath_1stage.csr_io_cause  = _0979_;
  assign \Core_1stage.DatPath_1stage.csr_io_pc  = \Core_1stage.DatPath_1stage.pc_reg ;
  assign \Core_1stage.DatPath_1stage.csr_io_tval  = _0980_;
  assign _0784_ = _0794_;
  assign _0783_ = _0793_;
  assign _0782_ = _0792_;
  assign _0781_ = _0791_;
  assign _0780_ = _0790_;
  assign _0779_ = _0789_;
  assign _0889_ = \Core_1stage.DatPath_1stage.reset ;
  assign _0787_ = _0888_;
  assign _0891_ = _0812_;
  assign _0794_ = _0890_;
  assign _0893_ = _0812_;
  assign _0793_ = _0892_;
  assign _0895_ = _0812_;
  assign _0792_ = _0894_;
  assign _0897_ = _0811_;
  assign _0791_ = _0896_;
  assign _0899_ = _0811_;
  assign _0790_ = _0898_;
  assign _0901_ = _0811_;
  assign _0789_ = _0900_;
  assign _0903_ = \Core_1stage.DatPath_1stage._T ;
  assign _0905_ = \Core_1stage.DatPath_1stage.reset ;
  assign _0788_ = _0904_;
  assign _0907_ = \Core_1stage.DatPath_1stage.io_imem_resp_valid ;
  assign _0909_ = \Core_1stage.DatPath_1stage.reset ;
  assign _0785_ = _0908_;
  assign _0911_ = \Core_1stage.DatPath_1stage._pc_next_T_1 ;
  assign _0913_ = \Core_1stage.DatPath_1stage._pc_next_T ;
  assign _0915_ = \Core_1stage.DatPath_1stage._T ;
  assign _0917_ = \Core_1stage.DatPath_1stage.reset ;
  assign _0786_ = _0916_;
  assign _0800_[0] = 1'h0;
  assign _0800_[31:1] = _0796_[31:1];
  assign _0811_ = _0808_;
  assign _0812_ = 1'h0;
  assign _0894_ = 5'hxx;
  assign _0892_ = 32'hxxxxxxxx;
  assign _0890_ = 32'd0;
  assign _0920_ = _0796_[1];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.x79  = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mcountinhibit [2];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_34  = { 5'h00, \Core_1stage.DatPath_1stage.CSRFile_1stage.io_retire  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall  = _1005_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_14  = _1094_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_0  = _1303_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._large_r_T_1  = _1006_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_1  = _1304_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.value  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.large_ , \Core_1stage.DatPath_1stage.CSRFile_1stage.small_  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.x86  = _1096_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_35  = { 5'h00, \Core_1stage.DatPath_1stage.CSRFile_1stage.x86  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.nextSmall_1  = _1007_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_15  = _1097_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_2  = _1305_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._large_r_T_3  = _1008_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_3  = _1306_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.value_1  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.large_1 , \Core_1stage.DatPath_1stage.CSRFile_1stage.small_1  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mip_T  = { 4'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_meip , 3'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_mtip , 3'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_msip , 3'h0 };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mip  = _1015_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_40  = { 16'h0000, \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mip  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.pending_interrupts  = _1016_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.d_interrupts  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug , 14'h0000 };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._m_interrupts_T_3  = _1099_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._m_interrupts_T_5  = _1100_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.m_interrupts  = _1307_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._any_T_78  = _1132_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.anyInterrupt  = _1147_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_95  = _1308_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_96  = _1309_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_97  = _1310_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_98  = _1311_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_99  = _1312_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_100  = _1313_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_101  = _1314_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_102  = _1315_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_103  = _1316_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_104  = _1317_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_105  = _1318_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_106  = _1319_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_107  = _1320_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_108  = _1321_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_109  = _1322_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_111  = _1323_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_112  = _1324_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_113  = _1325_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_114  = _1326_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_115  = _1327_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_116  = _1328_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_117  = _1329_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_118  = _1330_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_119  = _1331_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_120  = _1332_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_121  = _1333_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_122  = _1334_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_123  = _1335_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_124  = _1336_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.whichInterrupt  = _1337_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_41  = { 28'h0000000, \Core_1stage.DatPath_1stage.CSRFile_1stage.whichInterrupt  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_interrupt_T  = _1101_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_lo_lo  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spp , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpie , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_ube , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spie , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_upie , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mie , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_hie , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sie , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uie  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_lo  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tw , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tvm , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mxr , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sum , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mprv , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_xs , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_fs , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpp , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_vs , \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_lo_lo  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_hi_hi  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_debug , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_wfi , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_isa , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dprv , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dv , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_prv , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_v , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero2  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_hi  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_hi_hi , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpv , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_gva , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mbe , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sbe , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sxl , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uxl , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd_rv32 , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero1 , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tsr  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mstatus_T  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_hi , \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus_lo  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mstatus  = \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mstatus_T [31:0];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_1  = _1338_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_3  = { 25'h0000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_1  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._read_mtvec_T_4  = _1102_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mtvec  = _1017_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_18  = _1103_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_21  = _1148_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_22  = _1104_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_23  = { 16'h4000, \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm , 6'h00, \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_cause , 3'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_step , 2'h3 };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_24  = _1105_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_27  = _1149_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_28  = _1106_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.addr  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_v , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_8  = _1018_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_4  = _1064_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_5  = _1065_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_12  = _1019_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_6  = _1066_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_14  = _1020_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_7  = _1067_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_8  = _1068_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_18  = _1021_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_9  = _1069_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_20  = _1022_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_10  = _1070_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_22  = _1023_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_11  = _1071_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_12  = _1072_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_26  = _1024_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_13  = _1073_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_28  = _1025_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_14  = _1074_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_30  = _1026_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_15  = _1075_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_32  = _1027_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_16  = _1076_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_34  = _1028_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_17  = _1077_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_36  = _1029_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_18  = _1078_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_38  = _1030_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_19  = _1079_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_122  = _1031_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._decoded_T_214  = _1032_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_107  = _1080_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_108  = _1081_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_1  = _1339_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_2  = _1150_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_5  = _1340_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._wdata_T_6  = _1107_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata  = _1033_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.system_insn  = _1082_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_172  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr , 20'h00000 };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_173  = _1034_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_174  = _1083_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_176  = _1035_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_177  = _1084_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_179  = _1036_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_180  = _1085_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_182  = _1037_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_183  = _1086_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_185  = _1038_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_186  = _1087_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_call  = _1039_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_break  = _1040_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret  = _1041_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_cease  = _1042_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_wfi  = _1043_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_decode_0_read_illegal_T_16  = _1108_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._cause_T_5  = _1341_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.cause  = _1342_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.cause_lsbs  = \Core_1stage.DatPath_1stage.CSRFile_1stage.cause [7:0];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugInt_T_1  = _1088_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugInt  = _1044_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugTrigger_T_1  = _1109_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugTrigger  = _1045_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugBreak_T_3  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_dcsr_ebreakm , 3'h0 };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugBreak_T_4  = { 3'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage._causeIsDebugBreak_T_3 [3] };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.causeIsDebugBreak  = _1047_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug  = _1154_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._debugTVec_T  = _1343_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.debugTVec  = _1344_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_interruptOffset  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.cause [4:0], 2'h0 };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_interruptVec  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mtvec [31:7], \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_interruptOffset  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec_doVector  = _1049_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._notDebugTVec_T_1  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.read_mtvec [31:2], 2'h0 };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.notDebugTVec  = _1345_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.tvec  = _1346_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_eret_T  = _1155_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.exception  = _1156_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_214  = _1009_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_216  = _1010_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_218  = _1011_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_222  = _1111_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_46  = _1157_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_48  = _1159_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._epc_T  = _1112_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._epc_T_1  = _1160_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.epc  = _1113_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T  = _1347_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T_1  = _1348_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_dcsr_cause_T_2  = _1349_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_51  = _1161_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_52  = _1350_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_73  = { 1'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_145  = _1351_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_146  = _1352_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_170  = _1353_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_174  = _1354_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_175  = _1355_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_176  = _1356_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_178  = _1357_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_180  = _1052_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_182  = _1358_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_183  = _1359_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_207  = _1360_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_211  = _1361_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_212  = _1362_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_213  = _1363_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_215  = _1364_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_217  = _1365_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_239  = _1366_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_241  = _1367_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_242  = _1368_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_273  = _1369_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_274  = _1370_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_279  = _1162_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_4  = _1371_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_5  = _1372_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_6  = _1373_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_7  = _1374_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_8  = _1375_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_9  = _1376_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_10  = _1377_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_11  = _1378_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_12  = _1379_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_13  = _1056_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_14  = _1380_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_15  = _1381_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_16  = _1382_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_17  = _1383_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_18  = _1384_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_19  = _1385_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_107  = _1386_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_108  = _1387_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_115  = { 1'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_4  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_116  = _1163_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_117  = _1164_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_341  = { 16'h0000, \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_7  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_118  = _1165_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_119  = _1166_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_120  = _1167_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_121  = _1168_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_122  = _1169_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_123  = _1170_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_342  = { 31'h00000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_13  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_124  = _1171_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_125  = _1172_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_126  = _1173_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_127  = _1174_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_343  = { 29'h00000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_17  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_128  = _1175_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_344  = { 32'h00000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_128  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_129  = _1176_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_130  = _1177_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_345  = { 32'h00000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_107  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_218  = _1178_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_346  = { 32'h00000000, \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_108  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_219  = _1179_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_366  = _1091_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_367  = _1092_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_368  = _1093_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen  = _1181_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._new_mstatus_WIRE  = { 73'h0000000000000000000, \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.new_mstatus_mie  = \Core_1stage.DatPath_1stage.CSRFile_1stage._new_mstatus_WIRE [3];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.new_mstatus_mpie  = \Core_1stage.DatPath_1stage.CSRFile_1stage._new_mstatus_WIRE [7];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mie_T  = _1057_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mepc_T  = _1114_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mepc_T_1  = _1182_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mepc_T_2  = _1115_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mcause_T  = _1058_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._reg_mcountinhibit_T_1  = _1059_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_293  = _1388_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1714  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.value_1 [63:32], \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_294  = _1389_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1717  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata , \Core_1stage.DatPath_1stage.CSRFile_1stage.value_1 [31:0] };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_296  = _1390_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1719  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.value [63:32], \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata  };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_298  = _1391_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._T_1722  = { \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata , \Core_1stage.DatPath_1stage.CSRFile_1stage.value [31:0] };
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_300  = _1392_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.new_dcsr_ebreakm  = \Core_1stage.DatPath_1stage.CSRFile_1stage.wdata [15];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_315  = _1393_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_316  = _1394_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_318  = _1395_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_rdata  = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_rw_rdata_T_219 [31:0];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_csr_stall  = _1183_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_eret  = _1185_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_singleStep  = _1060_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_debug  = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_debug ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease_r ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_wfi  = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_wfi ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_isa  = 32'd1082130688;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dprv  = 2'h3;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dv  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_prv  = 2'h3;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_v  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd  = _1187_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero2  = 23'h000000;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpv  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_gva  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mbe  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sbe  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sxl  = 2'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uxl  = 2'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd_rv32  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero1  = 8'h00;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tsr  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tw  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tvm  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mxr  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sum  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mprv  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_xs  = 2'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_fs  = 2'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpp  = 2'h3;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_vs  = 2'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spp  = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mpie ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_ube  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spie  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_upie  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_mie ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_hie  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sie  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uie  = 1'h0;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_evec  = _1396_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_time  = \Core_1stage.DatPath_1stage.CSRFile_1stage.value_1 [31:0];
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupt  = _1062_;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupt_cause  = _1012_;
  assign _1193_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_18 ;
  assign _1195_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_107 ;
  assign _1197_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1199_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0983_ = _1198_;
  assign _1201_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _1003_ = _1200_;
  assign _1203_ = _1191_;
  assign _1205_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _1002_ = _1204_;
  assign _1207_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0982_ = _1206_;
  assign _1209_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_19 ;
  assign _1211_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_108 ;
  assign _1213_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1215_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0984_ = _1214_;
  assign _1217_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _1004_ = _1216_;
  assign _1219_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0992_ = _1218_;
  assign _1221_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_11 ;
  assign _1223_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _0999_ = _1222_;
  assign _1225_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_12 ;
  assign _1227_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1229_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0991_ = _1228_;
  assign _1231_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_10 ;
  assign _1233_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _0993_ = _1232_;
  assign _1235_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_interrupt_T ;
  assign _1001_ = _1234_;
  assign _1237_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_15 ;
  assign _1239_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _0989_ = _1238_;
  assign _1241_ = _1063_;
  assign _1243_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.insn_ret ;
  assign _1245_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0988_ = _1244_;
  assign _1247_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_5 ;
  assign _1249_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1251_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0996_ = _1250_;
  assign _1253_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_5 ;
  assign _1255_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1257_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0997_ = _1256_;
  assign _1259_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0998_ = _1258_;
  assign _1261_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_6 ;
  assign _1263_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1265_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _1000_ = _1264_;
  assign _1267_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_9 ;
  assign _1269_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _0995_ = _1268_;
  assign _1271_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_8 ;
  assign _1273_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _0994_ = _1272_;
  assign _1275_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_16 ;
  assign _1277_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _0990_ = _1276_;
  assign _1279_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_14 ;
  assign _1281_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1283_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0987_ = _1282_;
  assign _1285_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._io_decode_0_read_illegal_T_16 ;
  assign _1287_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.trapToDebug ;
  assign _1289_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.exception ;
  assign _1291_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0985_ = _1290_;
  assign _1293_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.decoded_14 ;
  assign _1295_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.csr_wen ;
  assign _1297_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.reset ;
  assign _0986_ = _1296_;
  assign { _1026_[12], _1026_[9:5], _1026_[3:1] } = 9'h000;
  assign { _1026_[11:10], _1026_[4], _1026_[0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [11:10], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [4], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [0] };
  assign { _1034_[31:30], _1034_[28:21], _1034_[19:0] } = 30'h00000000;
  assign { _1034_[29], _1034_[20] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [9], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [0] };
  assign { _1035_[31:29], _1035_[27:21], _1035_[19:0] } = 30'h00000000;
  assign { _1035_[28], _1035_[20] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [8], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [0] };
  assign _1160_[31:2] = _1112_[31:2];
  assign _1160_[1:0] = 2'h3;
  assign { _1031_[12:11], _1031_[9:8], _1031_[6:5] } = 6'h00;
  assign { _1031_[10], _1031_[7], _1031_[4:0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [4:0] };
  assign { _1032_[12:11], _1032_[9:8], _1032_[6:5], _1032_[0] } = 7'h00;
  assign { _1032_[10], _1032_[7], _1032_[4:1] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [4:1] };
  assign { _1030_[12:8], _1030_[5] } = 6'h00;
  assign { _1030_[7:6], _1030_[4:0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7:6], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [4:0] };
  assign { _1029_[12], _1029_[10:8], _1029_[6:5], _1029_[0] } = 7'h00;
  assign { _1029_[11], _1029_[7], _1029_[4:1] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [11], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [4:1] };
  assign { _1028_[12:11], _1028_[9:6], _1028_[0] } = 7'h00;
  assign { _1028_[10], _1028_[5:1] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [5:1] };
  assign { _1027_[12], _1027_[9:5], _1027_[3:2], _1027_[0] } = 9'h000;
  assign { _1027_[11:10], _1027_[4], _1027_[1] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [11:10], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [4], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [1] };
  assign _1149_[31:2] = _1105_[31:2];
  assign _1149_[1:0] = 2'h3;
  assign { _1025_[12], _1025_[9:5], _1025_[3:2] } = 8'h00;
  assign { _1025_[11:10], _1025_[4], _1025_[1:0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [11:10], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [4], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [1:0] };
  assign { _1024_[12:11], _1024_[9:8], _1024_[6:2] } = 9'h000;
  assign { _1024_[10], _1024_[7], _1024_[1:0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [10], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [7], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [1:0] };
  assign { _1023_[12], _1023_[10:6], _1023_[4:2] } = 9'h000;
  assign { _1023_[11], _1023_[5], _1023_[1:0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [11], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [5], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [1:0] };
  assign _1148_[31:2] = _1103_[31:2];
  assign _1148_[1:0] = 2'h3;
  assign { _1022_[12:7], _1022_[5:2] } = 10'h000;
  assign { _1022_[6], _1022_[1:0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [6], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [1:0] };
  assign { _1021_[12:7], _1021_[5:3] } = 9'h000;
  assign { _1021_[6], _1021_[2:0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [6], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [2:0] };
  assign { _1018_[12], _1018_[10:7], _1018_[4:3], _1018_[1] } = 8'h00;
  assign { _1018_[11], _1018_[6:5], _1018_[2], _1018_[0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [11], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [6:5], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [2], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [0] };
  assign { _1015_[15:12], _1015_[10:8], _1015_[6:4], _1015_[2:0] } = 13'h0000;
  assign { _1015_[11], _1015_[7], _1015_[3] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_meip , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_mtip , \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_msip  };
  assign { _1020_[12:7], _1020_[5:3], _1020_[1:0] } = 11'h000;
  assign { _1020_[6], _1020_[2] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [6], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [2] };
  assign { _1019_[12], _1019_[10:6], _1019_[4:3], _1019_[1] } = 9'h000;
  assign { _1019_[11], _1019_[5], _1019_[2], _1019_[0] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [11], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [5], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [2], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [0] };
  assign _1299_ = 1'h0;
  assign _1300_ = 1'h0;
  assign _1186_ = 1'h0;
  assign _1301_ = 1'h0;
  assign _1187_ = 1'h0;
  assign _1182_[31:2] = _1114_[31:2];
  assign _1182_[1:0] = 2'h3;
  assign _1058_[30:4] = 27'h0000000;
  assign { _1058_[31], _1058_[3:0] } = { _1033_[31], _1033_[3:0] };
  assign _1059_[1] = 1'h0;
  assign { _1059_[31:2], _1059_[0] } = { _1033_[31:2], _1033_[0] };
  assign { _1057_[31:12], _1057_[10:8], _1057_[6:4], _1057_[2:0] } = 29'h00000000;
  assign { _1057_[11], _1057_[7], _1057_[3] } = { _1033_[11], _1033_[7], _1033_[3] };
  assign _1353_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._GEN_73 ;
  assign _1360_ = { 1'h0, \Core_1stage.DatPath_1stage.CSRFile_1stage.reg_mstatus_spp  };
  assign { _1037_[31:30], _1037_[28:22], _1037_[20:0] } = 30'h00000000;
  assign { _1037_[29], _1037_[21] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [9], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [1] };
  assign { _1036_[31:30], _1036_[28:23], _1036_[21:0] } = 30'h00000000;
  assign { _1036_[29], _1036_[22] } = { \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [9], \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [2] };
  assign { _1038_[31:30], _1038_[27:0] } = 30'h00000000;
  assign _1038_[29:28] = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr [9:8];
  assign _1161_ = 1'h1;
  assign _1118_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1119_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1120_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1121_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1122_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1123_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1124_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1125_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1126_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1127_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1128_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1129_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1130_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1131_ = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug ;
  assign _1323_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_109 ;
  assign _1324_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_111 ;
  assign _1325_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_112 ;
  assign _1326_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_113 ;
  assign _1327_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_114 ;
  assign _1328_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_115 ;
  assign _1329_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_116 ;
  assign _1330_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_117 ;
  assign _1331_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_118 ;
  assign _1332_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_119 ;
  assign _1333_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_120 ;
  assign _1334_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_121 ;
  assign _1335_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_122 ;
  assign _1336_ = \Core_1stage.DatPath_1stage.CSRFile_1stage._which_T_123 ;
  assign \Core_1stage.DatPath_1stage.csr_io_interrupt_cause  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupt_cause ;
  assign \Core_1stage.DatPath_1stage.csr_io_interrupt  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupt ;
  assign \Core_1stage.DatPath_1stage.csr_io_time  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_time ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_tval  = \Core_1stage.DatPath_1stage.csr_io_tval ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_pc  = \Core_1stage.DatPath_1stage.csr_io_pc ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_cause  = \Core_1stage.DatPath_1stage.csr_io_cause ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_retire  = \Core_1stage.DatPath_1stage.csr_io_retire ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_exception  = \Core_1stage.DatPath_1stage.csr_io_exception ;
  assign \Core_1stage.DatPath_1stage.csr_io_evec  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_evec ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_uie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uie ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_sie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sie ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_hie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_hie ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_mie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mie ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_upie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_upie ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_spie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spie ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_ube  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_ube ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_mpie  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpie ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_spp  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_spp ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_vs  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_vs ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_mpp  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpp ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_fs  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_fs ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_xs  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_xs ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_mprv  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mprv ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_sum  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sum ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_mxr  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mxr ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_tvm  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tvm ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_tw  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tw ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_tsr  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_tsr ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_zero1  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero1 ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_sd_rv32  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd_rv32 ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_uxl  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_uxl ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_sxl  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sxl ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_sbe  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sbe ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_mbe  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mbe ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_gva  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_gva ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_mpv  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_mpv ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_zero2  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_zero2 ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_sd  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_sd ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_v  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_v ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_prv  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_prv ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_dv  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dv ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_dprv  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_dprv ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_isa  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_isa ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_wfi  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_wfi ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_cease  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_cease ;
  assign \Core_1stage.DatPath_1stage.csr_io_status_debug  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_status_debug ;
  assign \Core_1stage.DatPath_1stage.csr_io_singleStep  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_singleStep ;
  assign \Core_1stage.DatPath_1stage.csr_io_eret  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_eret ;
  assign \Core_1stage.DatPath_1stage.csr_io_csr_stall  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_csr_stall ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_wdata  = \Core_1stage.DatPath_1stage.csr_io_rw_wdata ;
  assign \Core_1stage.DatPath_1stage.csr_io_rw_rdata  = \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_rdata ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_cmd  = \Core_1stage.DatPath_1stage.csr_io_rw_cmd ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_rw_addr  = \Core_1stage.DatPath_1stage.csr_io_rw_addr ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_hartid  = \Core_1stage.DatPath_1stage.csr_io_hartid ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_meip  = \Core_1stage.DatPath_1stage.csr_io_interrupts_meip ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_msip  = \Core_1stage.DatPath_1stage.csr_io_interrupts_msip ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_mtip  = \Core_1stage.DatPath_1stage.csr_io_interrupts_mtip ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_interrupts_debug  = \Core_1stage.DatPath_1stage.csr_io_interrupts_debug ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.io_ungated_clock  = \Core_1stage.DatPath_1stage.csr_io_ungated_clock ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.reset  = \Core_1stage.DatPath_1stage.csr_reset ;
  assign \Core_1stage.DatPath_1stage.CSRFile_1stage.clock  = \Core_1stage.DatPath_1stage.csr_clock ;
  assign \Core_1stage.DatPath_1stage.io_reset_vector  = \Core_1stage.d_io_reset_vector ;
  assign \Core_1stage.DatPath_1stage.io_hartid  = \Core_1stage.d_io_hartid ;
  assign \Core_1stage.DatPath_1stage.io_interrupt_meip  = \Core_1stage.d_io_interrupt_meip ;
  assign \Core_1stage.DatPath_1stage.io_interrupt_msip  = \Core_1stage.d_io_interrupt_msip ;
  assign \Core_1stage.DatPath_1stage.io_interrupt_mtip  = \Core_1stage.d_io_interrupt_mtip ;
  assign \Core_1stage.DatPath_1stage.io_interrupt_debug  = \Core_1stage.d_io_interrupt_debug ;
  assign \Core_1stage.d_io_dat_mem_address_low  = \Core_1stage.DatPath_1stage.io_dat_mem_address_low ;
  assign \Core_1stage.d_io_dat_inst_misaligned  = \Core_1stage.DatPath_1stage.io_dat_inst_misaligned ;
  assign \Core_1stage.d_io_dat_csr_interrupt  = \Core_1stage.DatPath_1stage.io_dat_csr_interrupt ;
  assign \Core_1stage.d_io_dat_csr_eret  = \Core_1stage.DatPath_1stage.io_dat_csr_eret ;
  assign \Core_1stage.d_io_dat_br_ltu  = \Core_1stage.DatPath_1stage.io_dat_br_ltu ;
  assign \Core_1stage.d_io_dat_br_lt  = \Core_1stage.DatPath_1stage.io_dat_br_lt ;
  assign \Core_1stage.d_io_dat_br_eq  = \Core_1stage.DatPath_1stage.io_dat_br_eq ;
  assign \Core_1stage.d_io_dat_imiss  = \Core_1stage.DatPath_1stage.io_dat_imiss ;
  assign \Core_1stage.d_io_dat_inst  = \Core_1stage.DatPath_1stage.io_dat_inst ;
  assign \Core_1stage.DatPath_1stage.io_ctl_pc_sel_no_xept  = \Core_1stage.d_io_ctl_pc_sel_no_xept ;
  assign \Core_1stage.DatPath_1stage.io_ctl_exception_cause  = \Core_1stage.d_io_ctl_exception_cause ;
  assign \Core_1stage.DatPath_1stage.io_ctl_exception  = \Core_1stage.d_io_ctl_exception ;
  assign \Core_1stage.DatPath_1stage.io_ctl_csr_cmd  = \Core_1stage.d_io_ctl_csr_cmd ;
  assign \Core_1stage.DatPath_1stage.io_ctl_rf_wen  = \Core_1stage.d_io_ctl_rf_wen ;
  assign \Core_1stage.DatPath_1stage.io_ctl_wb_sel  = \Core_1stage.d_io_ctl_wb_sel ;
  assign \Core_1stage.DatPath_1stage.io_ctl_alu_fun  = \Core_1stage.d_io_ctl_alu_fun ;
  assign \Core_1stage.DatPath_1stage.io_ctl_op2_sel  = \Core_1stage.d_io_ctl_op2_sel ;
  assign \Core_1stage.DatPath_1stage.io_ctl_op1_sel  = \Core_1stage.d_io_ctl_op1_sel ;
  assign \Core_1stage.DatPath_1stage.io_ctl_pc_sel  = \Core_1stage.d_io_ctl_pc_sel ;
  assign \Core_1stage.DatPath_1stage.io_ctl_dmiss  = \Core_1stage.d_io_ctl_dmiss ;
  assign \Core_1stage.DatPath_1stage.io_ctl_stall  = \Core_1stage.d_io_ctl_stall ;
  assign \Core_1stage.DatPath_1stage.io_dmem_resp_bits_data  = \Core_1stage.d_io_dmem_resp_bits_data ;
  assign \Core_1stage.d_io_dmem_req_bits_data  = \Core_1stage.DatPath_1stage.io_dmem_req_bits_data ;
  assign \Core_1stage.d_io_dmem_req_bits_addr  = \Core_1stage.DatPath_1stage.io_dmem_req_bits_addr ;
  assign \Core_1stage.DatPath_1stage.io_imem_resp_bits_data  = \Core_1stage.d_io_imem_resp_bits_data ;
  assign \Core_1stage.DatPath_1stage.io_imem_resp_valid  = \Core_1stage.d_io_imem_resp_valid ;
  assign \Core_1stage.d_io_imem_req_bits_addr  = \Core_1stage.DatPath_1stage.io_imem_req_bits_addr ;
  assign \Core_1stage.d_io_imem_req_valid  = \Core_1stage.DatPath_1stage.io_imem_req_valid ;
  assign \Core_1stage.DatPath_1stage.reset  = \Core_1stage.d_reset ;
  assign \Core_1stage.DatPath_1stage.clock  = \Core_1stage.d_clock ;
  assign \Core_1stage.io_reset_vector  = core_io_reset_vector;
  assign \Core_1stage.io_hartid  = core_io_hartid;
  assign \Core_1stage.io_interrupt_meip  = core_io_interrupt_meip;
  assign \Core_1stage.io_interrupt_msip  = core_io_interrupt_msip;
  assign \Core_1stage.io_interrupt_mtip  = core_io_interrupt_mtip;
  assign \Core_1stage.io_interrupt_debug  = core_io_interrupt_debug;
  assign \Core_1stage.io_dmem_resp_bits_data  = core_io_dmem_resp_bits_data;
  assign \Core_1stage.io_dmem_resp_valid  = core_io_dmem_resp_valid;
  assign core_io_dmem_req_bits_typ = \Core_1stage.io_dmem_req_bits_typ ;
  assign core_io_dmem_req_bits_fcn = \Core_1stage.io_dmem_req_bits_fcn ;
  assign core_io_dmem_req_bits_data = \Core_1stage.io_dmem_req_bits_data ;
  assign core_io_dmem_req_bits_addr = \Core_1stage.io_dmem_req_bits_addr ;
  assign core_io_dmem_req_valid = \Core_1stage.io_dmem_req_valid ;
  assign \Core_1stage.io_imem_resp_bits_data  = core_io_imem_resp_bits_data;
  assign \Core_1stage.io_imem_resp_valid  = core_io_imem_resp_valid;
  assign core_io_imem_req_bits_addr = \Core_1stage.io_imem_req_bits_addr ;
  assign core_io_imem_req_valid = \Core_1stage.io_imem_req_valid ;
  assign \Core_1stage.reset  = core_reset;
  assign \Core_1stage.clock  = core_clock;
  assign \AsyncScratchPadMemory_1stage._io_core_ports_0_resp_bits_data_T_1  = _0153_;
  assign \AsyncScratchPadMemory_1stage._io_core_ports_1_resp_bits_data_T_1  = _0154_;
  assign \AsyncScratchPadMemory_1stage._io_debug_port_resp_bits_data_T_1  = _0155_;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data  = _0066_;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data  = _0068_;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_data  = _0067_;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_data  = \AsyncScratchPadMemory_1stage.module__io_mem_data_0 ;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_addr  = \AsyncScratchPadMemory_1stage.module__io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_mask  = \AsyncScratchPadMemory_1stage.module__io_mem_masks_0 ;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_en  = _0048_;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_data  = \AsyncScratchPadMemory_1stage.module_1_io_mem_data_0 ;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_addr  = \AsyncScratchPadMemory_1stage.module_1_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_mask  = \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_0 ;
  assign \AsyncScratchPadMemory_1stage.mem_0_MPORT_1_en  = _0049_;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data  = _0069_;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data  = _0071_;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_data  = _0070_;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_data  = \AsyncScratchPadMemory_1stage.module__io_mem_data_1 ;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_addr  = \AsyncScratchPadMemory_1stage.module__io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_mask  = \AsyncScratchPadMemory_1stage.module__io_mem_masks_1 ;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_en  = _0050_;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_data  = \AsyncScratchPadMemory_1stage.module_1_io_mem_data_1 ;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_addr  = \AsyncScratchPadMemory_1stage.module_1_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_mask  = \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_1 ;
  assign \AsyncScratchPadMemory_1stage.mem_1_MPORT_1_en  = _0051_;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data  = _0072_;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data  = _0074_;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_data  = _0073_;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_data  = \AsyncScratchPadMemory_1stage.module__io_mem_data_2 ;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_addr  = \AsyncScratchPadMemory_1stage.module__io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_mask  = \AsyncScratchPadMemory_1stage.module__io_mem_masks_2 ;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_en  = _0052_;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_data  = \AsyncScratchPadMemory_1stage.module_1_io_mem_data_2 ;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_addr  = \AsyncScratchPadMemory_1stage.module_1_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_mask  = \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_2 ;
  assign \AsyncScratchPadMemory_1stage.mem_2_MPORT_1_en  = _0053_;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data  = _0075_;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data  = _0077_;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_en  = 1'h1;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_addr  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_data  = _0076_;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_data  = \AsyncScratchPadMemory_1stage.module__io_mem_data_3 ;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_addr  = \AsyncScratchPadMemory_1stage.module__io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_mask  = \AsyncScratchPadMemory_1stage.module__io_mem_masks_3 ;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_en  = _0054_;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_data  = \AsyncScratchPadMemory_1stage.module_1_io_mem_data_3 ;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_addr  = \AsyncScratchPadMemory_1stage.module_1_io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_mask  = \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_3 ;
  assign \AsyncScratchPadMemory_1stage.mem_3_MPORT_1_en  = _0055_;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_valid  = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_valid  = \AsyncScratchPadMemory_1stage.io_core_ports_1_req_valid ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_data ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_valid  = \AsyncScratchPadMemory_1stage.io_debug_port_req_valid ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_addr [20:0];
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_size  = \AsyncScratchPadMemory_1stage._io_core_ports_0_resp_bits_data_T_1 [1:0];
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_signed  = _0102_;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0  = \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_0_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1  = \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_0_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2  = \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_0_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3  = \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_0_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.module__io_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_addr [20:0];
  assign \AsyncScratchPadMemory_1stage.module__io_data  = \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_data ;
  assign \AsyncScratchPadMemory_1stage.module__io_size  = \AsyncScratchPadMemory_1stage._io_core_ports_0_resp_bits_data_T_1 [1:0];
  assign \AsyncScratchPadMemory_1stage.module__io_en  = _0056_;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_1_req_bits_addr [20:0];
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_size  = \AsyncScratchPadMemory_1stage._io_core_ports_1_resp_bits_data_T_1 [1:0];
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_signed  = _0103_;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0  = \AsyncScratchPadMemory_1stage.mem_0_io_core_ports_1_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1  = \AsyncScratchPadMemory_1stage.mem_1_io_core_ports_1_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2  = \AsyncScratchPadMemory_1stage.mem_2_io_core_ports_1_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3  = \AsyncScratchPadMemory_1stage.mem_3_io_core_ports_1_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_addr  = \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_addr [20:0];
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_size  = \AsyncScratchPadMemory_1stage._io_debug_port_resp_bits_data_T_1 [1:0];
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_signed  = _0104_;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_0  = \AsyncScratchPadMemory_1stage.mem_0_io_debug_port_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_1  = \AsyncScratchPadMemory_1stage.mem_1_io_debug_port_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_2  = \AsyncScratchPadMemory_1stage.mem_2_io_debug_port_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_3  = \AsyncScratchPadMemory_1stage.mem_3_io_debug_port_resp_bits_data_MPORT_data ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_addr  = \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_addr [20:0];
  assign \AsyncScratchPadMemory_1stage.module_1_io_data  = \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_data ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_size  = \AsyncScratchPadMemory_1stage._io_debug_port_resp_bits_data_T_1 [1:0];
  assign \AsyncScratchPadMemory_1stage.module_1_io_en  = _0057_;
  assign _0023_ = _0047_;
  assign _0022_ = _0046_;
  assign _0021_ = _0045_;
  assign _0020_ = _0044_;
  assign _0019_ = _0043_;
  assign _0018_ = _0042_;
  assign _0017_ = _0041_;
  assign _0016_ = _0040_;
  assign _0015_ = _0039_;
  assign _0014_ = _0038_;
  assign _0013_ = _0037_;
  assign _0012_ = _0036_;
  assign _0011_ = _0035_;
  assign _0010_ = _0034_;
  assign _0009_ = _0033_;
  assign _0008_ = _0032_;
  assign _0007_ = _0031_;
  assign _0006_ = _0030_;
  assign _0005_ = _0029_;
  assign _0004_ = _0028_;
  assign _0003_ = _0027_;
  assign _0002_ = _0026_;
  assign _0001_ = _0025_;
  assign _0000_ = _0024_;
  assign _0106_ = _0065_;
  assign _0047_ = _0105_;
  assign _0108_ = _0065_;
  assign _0046_ = _0107_;
  assign _0110_ = _0065_;
  assign _0045_ = _0109_;
  assign _0112_ = _0064_;
  assign _0044_ = _0111_;
  assign _0114_ = _0064_;
  assign _0043_ = _0113_;
  assign _0116_ = _0064_;
  assign _0042_ = _0115_;
  assign _0118_ = _0063_;
  assign _0041_ = _0117_;
  assign _0120_ = _0063_;
  assign _0040_ = _0119_;
  assign _0122_ = _0063_;
  assign _0039_ = _0121_;
  assign _0124_ = _0062_;
  assign _0038_ = _0123_;
  assign _0126_ = _0062_;
  assign _0037_ = _0125_;
  assign _0128_ = _0062_;
  assign _0036_ = _0127_;
  assign _0130_ = _0061_;
  assign _0035_ = _0129_;
  assign _0132_ = _0061_;
  assign _0034_ = _0131_;
  assign _0134_ = _0061_;
  assign _0033_ = _0133_;
  assign _0136_ = _0060_;
  assign _0032_ = _0135_;
  assign _0138_ = _0060_;
  assign _0031_ = _0137_;
  assign _0140_ = _0060_;
  assign _0030_ = _0139_;
  assign _0142_ = _0059_;
  assign _0029_ = _0141_;
  assign _0144_ = _0059_;
  assign _0028_ = _0143_;
  assign _0146_ = _0059_;
  assign _0027_ = _0145_;
  assign _0148_ = _0058_;
  assign _0026_ = _0147_;
  assign _0150_ = _0058_;
  assign _0025_ = _0149_;
  assign _0152_ = _0058_;
  assign _0024_ = _0151_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.s_offset  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_addr [1:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_0 , \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_1 , \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_2 , \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_3  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_1  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_0.s_offset , 3'h0 };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_2  = _0179_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_0  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_2 [31:24];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_1  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_2 [23:16];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_2  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_2 [15:8];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.shiftedVec_3  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._shiftedVec_T_2 [7:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._bytes_T_1  = _0181_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._bytes_T_3  = _0182_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.bytes  = _0183_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._sign_T_1  = _0180_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_1  = _0184_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_2  = _0185_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_3  = _0186_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.sign  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._GEN_3 [7];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._masks_mask_T  = _0178_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_mask  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._masks_mask_T [7:4];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._masks_maskWithOffset_T  = { 1'h0, \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_mask  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_maskWithOffset  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0._masks_maskWithOffset_T [3:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_3  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_maskWithOffset [0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_2  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_maskWithOffset [1];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_1  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_maskWithOffset [2];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_0  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.masks_maskWithOffset [3];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_2  = _0187_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_3  = _0170_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_4  = _0174_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_7  = _0156_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_0  = _0188_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_10  = _0189_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_11  = _0171_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_12  = _0175_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_15  = _0158_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_1  = _0190_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_18  = _0191_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_19  = _0172_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_20  = _0176_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_23  = _0160_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_2  = _0192_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_26  = _0193_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_27  = _0173_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_28  = _0177_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0._maskedVec_T_31  = _0162_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_3  = _0194_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data_lo  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_2 , \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_3  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data_hi  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_0 , \AsyncScratchPadMemory_1stage.MemReader_1stage_0.maskedVec_1  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data_hi , \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data_lo  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_addr  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_addr [11:2];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_3  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_3 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_2  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_2 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_1  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_1 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_data_0  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_data_0 ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_mem_addr  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_data  = \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_data ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_signed  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_signed ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_size  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_size ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_0.io_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data_module_io_addr ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.offset  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_addr [1:0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.offset , 3'h0 };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._GEN_0  = { 31'h00000000, \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_data  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1  = _0280_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [27:24];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [31:28];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [19:16];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [23:20];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [11:8];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [15:12];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [3:0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._shiftedVec_T_1 [7:4];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_1  = _0283_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_3  = _0284_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_T_5  = _0285_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_mask_T  = _0281_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_mask  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_mask_T [7:4];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._GEN_1  = { 3'h0, \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_mask  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_maskWithOffset_T  = _0282_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_maskWithOffset  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0._masks_maskWithOffset_T [3:0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_maskWithOffset [0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_maskWithOffset [1];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_maskWithOffset [2];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_0  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.masks_maskWithOffset [3];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_addr  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_addr [11:2];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_0  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi , \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_1  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_1 , \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_1  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_2  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_2 , \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_2  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_3  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_hi_3 , \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.shiftedVec_lo_3  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_0  = _0273_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_1  = _0274_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_2  = _0275_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_3  = _0276_;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_masks_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_3 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_masks_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_2 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_masks_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_1 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_masks_0  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_masks_0 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_data_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_3 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_data_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_2 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_data_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_1 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_data_0  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_data_0 ;
  assign \AsyncScratchPadMemory_1stage.module__io_mem_addr  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_en  = \AsyncScratchPadMemory_1stage.module__io_en ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_size  = \AsyncScratchPadMemory_1stage.module__io_size ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_data  = \AsyncScratchPadMemory_1stage.module__io_data ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_0.io_addr  = \AsyncScratchPadMemory_1stage.module__io_addr ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.s_offset  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_addr [1:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_0 , \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_1 , \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_2 , \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_3  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_1  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_1.s_offset , 3'h0 };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_2  = _0218_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_0  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_2 [31:24];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_1  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_2 [23:16];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_2  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_2 [15:8];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.shiftedVec_3  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._shiftedVec_T_2 [7:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._bytes_T_1  = _0220_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._bytes_T_3  = _0221_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.bytes  = _0222_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._sign_T_1  = _0219_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_1  = _0223_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_2  = _0224_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_3  = _0225_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.sign  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._GEN_3 [7];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._masks_mask_T  = _0217_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_mask  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._masks_mask_T [7:4];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._masks_maskWithOffset_T  = { 1'h0, \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_mask  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_maskWithOffset  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1._masks_maskWithOffset_T [3:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_3  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_maskWithOffset [0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_2  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_maskWithOffset [1];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_1  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_maskWithOffset [2];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_0  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.masks_maskWithOffset [3];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_2  = _0226_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_3  = _0209_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_4  = _0213_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_7  = _0195_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_0  = _0227_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_10  = _0228_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_11  = _0210_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_12  = _0214_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_15  = _0197_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_1  = _0229_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_18  = _0230_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_19  = _0211_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_20  = _0215_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_23  = _0199_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_2  = _0231_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_26  = _0232_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_27  = _0212_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_28  = _0216_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1._maskedVec_T_31  = _0201_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_3  = _0233_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data_lo  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_2 , \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_3  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data_hi  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_0 , \AsyncScratchPadMemory_1stage.MemReader_1stage_1.maskedVec_1  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data_hi , \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data_lo  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_addr  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_addr [11:2];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_3  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_3 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_2  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_2 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_1  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_1 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_data_0  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_data_0 ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_mem_addr  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_data  = \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_data ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_signed  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_signed ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_size  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_size ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_1.io_addr  = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data_module_io_addr ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.s_offset  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_addr [1:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_0 , \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_1 , \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_2 , \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_3  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_1  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_2.s_offset , 3'h0 };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_2  = _0257_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_0  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_2 [31:24];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_1  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_2 [23:16];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_2  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_2 [15:8];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.shiftedVec_3  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._shiftedVec_T_2 [7:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._bytes_T_1  = _0259_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._bytes_T_3  = _0260_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.bytes  = _0261_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._sign_T_1  = _0258_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_1  = _0262_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_2  = _0263_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_3  = _0264_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.sign  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._GEN_3 [7];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._masks_mask_T  = _0256_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_mask  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._masks_mask_T [7:4];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._masks_maskWithOffset_T  = { 1'h0, \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_mask  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_maskWithOffset  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2._masks_maskWithOffset_T [3:0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_3  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_maskWithOffset [0];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_2  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_maskWithOffset [1];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_1  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_maskWithOffset [2];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_0  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.masks_maskWithOffset [3];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_2  = _0265_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_3  = _0248_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_4  = _0252_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_7  = _0234_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_0  = _0266_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_10  = _0267_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_11  = _0249_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_12  = _0253_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_15  = _0236_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_1  = _0268_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_18  = _0269_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_19  = _0250_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_20  = _0254_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_23  = _0238_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_2  = _0270_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_26  = _0271_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_27  = _0251_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_28  = _0255_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2._maskedVec_T_31  = _0240_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_3  = _0272_;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data_lo  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_2 , \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_3  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data_hi  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_0 , \AsyncScratchPadMemory_1stage.MemReader_1stage_2.maskedVec_1  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data  = { \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data_hi , \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data_lo  };
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_addr  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_addr [11:2];
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_3  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_3 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_2  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_2 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_1  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_1 ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_data_0  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_data_0 ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_mem_addr  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_data  = \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_data ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_signed  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_signed ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_size  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_size ;
  assign \AsyncScratchPadMemory_1stage.MemReader_1stage_2.io_addr  = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data_module_io_addr ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.offset  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_addr [1:0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.offset , 3'h0 };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._GEN_0  = { 31'h00000000, \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_data  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1  = _0293_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [27:24];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [31:28];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [19:16];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [23:20];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [11:8];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [15:12];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [3:0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._shiftedVec_T_1 [7:4];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_1  = _0296_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_3  = _0297_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_T_5  = _0298_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_mask_T  = _0294_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_mask  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_mask_T [7:4];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._GEN_1  = { 3'h0, \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_mask  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_maskWithOffset_T  = _0295_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_maskWithOffset  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1._masks_maskWithOffset_T [3:0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_maskWithOffset [0];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_maskWithOffset [1];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_maskWithOffset [2];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_0  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.masks_maskWithOffset [3];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_addr  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_addr [11:2];
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_0  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi , \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_1  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_1 , \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_1  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_2  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_2 , \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_2  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_3  = { \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_hi_3 , \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.shiftedVec_lo_3  };
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_0  = _0286_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_1  = _0287_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_2  = _0288_;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_3  = _0289_;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_3 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_2 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_1 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_masks_0  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_masks_0 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_data_3  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_3 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_data_2  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_2 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_data_1  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_1 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_data_0  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_data_0 ;
  assign \AsyncScratchPadMemory_1stage.module_1_io_mem_addr  = \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_mem_addr ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_en  = \AsyncScratchPadMemory_1stage.module_1_io_en ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_size  = \AsyncScratchPadMemory_1stage.module_1_io_size ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_data  = \AsyncScratchPadMemory_1stage.module_1_io_data ;
  assign \AsyncScratchPadMemory_1stage.MemWriter_1stage_1.io_addr  = \AsyncScratchPadMemory_1stage.module_1_io_addr ;
  assign memory_io_debug_port_resp_bits_data = \AsyncScratchPadMemory_1stage.io_debug_port_resp_bits_data ;
  assign memory_io_debug_port_resp_valid = \AsyncScratchPadMemory_1stage.io_debug_port_resp_valid ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_typ  = memory_io_debug_port_req_bits_typ;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_fcn  = memory_io_debug_port_req_bits_fcn;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_data  = memory_io_debug_port_req_bits_data;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_req_bits_addr  = memory_io_debug_port_req_bits_addr;
  assign \AsyncScratchPadMemory_1stage.io_debug_port_req_valid  = memory_io_debug_port_req_valid;
  assign memory_io_core_ports_1_resp_bits_data = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_bits_data ;
  assign memory_io_core_ports_1_resp_valid = \AsyncScratchPadMemory_1stage.io_core_ports_1_resp_valid ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_req_bits_typ  = memory_io_core_ports_1_req_bits_typ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_req_bits_addr  = memory_io_core_ports_1_req_bits_addr;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_1_req_valid  = memory_io_core_ports_1_req_valid;
  assign memory_io_core_ports_0_resp_bits_data = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_bits_data ;
  assign memory_io_core_ports_0_resp_valid = \AsyncScratchPadMemory_1stage.io_core_ports_0_resp_valid ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_typ  = memory_io_core_ports_0_req_bits_typ;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_fcn  = memory_io_core_ports_0_req_bits_fcn;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_data  = memory_io_core_ports_0_req_bits_data;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_req_bits_addr  = memory_io_core_ports_0_req_bits_addr;
  assign \AsyncScratchPadMemory_1stage.io_core_ports_0_req_valid  = memory_io_core_ports_0_req_valid;
  assign \AsyncScratchPadMemory_1stage.clock  = memory_clock;
  assign \SodorRequestRouter_1stage_0._in_range_T  = _1403_;
  assign \SodorRequestRouter_1stage_0._in_range_T_1  = { 1'h0, \SodorRequestRouter_1stage_0._in_range_T  };
  assign \SodorRequestRouter_1stage_0._in_range_T_3  = _1397_;
  assign \SodorRequestRouter_1stage_0.in_range  = _1401_;
  assign \SodorRequestRouter_1stage_0._resp_in_range_T  = _1404_;
  assign \SodorRequestRouter_1stage_0._resp_in_range_T_1  = { 1'h0, \SodorRequestRouter_1stage_0._resp_in_range_T  };
  assign \SodorRequestRouter_1stage_0._resp_in_range_T_3  = _1398_;
  assign \SodorRequestRouter_1stage_0.resp_in_range  = _1402_;
  assign \SodorRequestRouter_1stage_0.io_masterPort_req_valid  = \SodorRequestRouter_1stage_0.io_corePort_req_valid ;
  assign \SodorRequestRouter_1stage_0.io_masterPort_req_bits_addr  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_addr ;
  assign \SodorRequestRouter_1stage_0.io_masterPort_req_bits_data  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_data ;
  assign \SodorRequestRouter_1stage_0.io_masterPort_req_bits_fcn  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_fcn ;
  assign \SodorRequestRouter_1stage_0.io_masterPort_req_bits_typ  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_typ ;
  assign \SodorRequestRouter_1stage_0.io_scratchPort_req_valid  = \SodorRequestRouter_1stage_0.io_corePort_req_valid ;
  assign \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_addr  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_addr ;
  assign \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_data  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_data ;
  assign \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_fcn  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_fcn ;
  assign \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_typ  = \SodorRequestRouter_1stage_0.io_corePort_req_bits_typ ;
  assign \SodorRequestRouter_1stage_0.io_corePort_resp_valid  = \SodorRequestRouter_1stage_0.io_scratchPort_resp_valid ;
  assign \SodorRequestRouter_1stage_0.io_corePort_resp_bits_data  = \SodorRequestRouter_1stage_0.io_scratchPort_resp_bits_data ;
  assign _1403_[30:0] = \SodorRequestRouter_1stage_0.io_corePort_req_bits_addr [30:0];
  assign _1403_[31] = _1399_;
  assign _1397_[17:0] = 18'h00000;
  assign _1397_[32:18] = { 1'h0, _1399_, \SodorRequestRouter_1stage_0.io_corePort_req_bits_addr [30:18] };
  assign _1404_[30:0] = \SodorRequestRouter_1stage_0.io_respAddress [30:0];
  assign _1404_[31] = _1400_;
  assign _1398_[17:0] = 18'h00000;
  assign _1398_[32:18] = { 1'h0, _1400_, \SodorRequestRouter_1stage_0.io_respAddress [30:18] };
  assign \SodorRequestRouter_1stage_0.io_respAddress  = router_io_respAddress;
  assign router_io_corePort_resp_bits_data = \SodorRequestRouter_1stage_0.io_corePort_resp_bits_data ;
  assign router_io_corePort_resp_valid = \SodorRequestRouter_1stage_0.io_corePort_resp_valid ;
  assign \SodorRequestRouter_1stage_0.io_corePort_req_bits_typ  = router_io_corePort_req_bits_typ;
  assign \SodorRequestRouter_1stage_0.io_corePort_req_bits_fcn  = router_io_corePort_req_bits_fcn;
  assign \SodorRequestRouter_1stage_0.io_corePort_req_bits_data  = router_io_corePort_req_bits_data;
  assign \SodorRequestRouter_1stage_0.io_corePort_req_bits_addr  = router_io_corePort_req_bits_addr;
  assign \SodorRequestRouter_1stage_0.io_corePort_req_valid  = router_io_corePort_req_valid;
  assign \SodorRequestRouter_1stage_0.io_scratchPort_resp_bits_data  = router_io_scratchPort_resp_bits_data;
  assign \SodorRequestRouter_1stage_0.io_scratchPort_resp_valid  = router_io_scratchPort_resp_valid;
  assign router_io_scratchPort_req_bits_typ = \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_typ ;
  assign router_io_scratchPort_req_bits_fcn = \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_fcn ;
  assign router_io_scratchPort_req_bits_data = \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_data ;
  assign router_io_scratchPort_req_bits_addr = \SodorRequestRouter_1stage_0.io_scratchPort_req_bits_addr ;
  assign router_io_scratchPort_req_valid = \SodorRequestRouter_1stage_0.io_scratchPort_req_valid ;
  assign \SodorRequestRouter_1stage_0.io_masterPort_resp_bits_data  = router_io_masterPort_resp_bits_data;
  assign \SodorRequestRouter_1stage_0.io_masterPort_resp_valid  = router_io_masterPort_resp_valid;
  assign router_io_masterPort_req_bits_typ = \SodorRequestRouter_1stage_0.io_masterPort_req_bits_typ ;
  assign router_io_masterPort_req_bits_fcn = \SodorRequestRouter_1stage_0.io_masterPort_req_bits_fcn ;
  assign router_io_masterPort_req_bits_data = \SodorRequestRouter_1stage_0.io_masterPort_req_bits_data ;
  assign router_io_masterPort_req_bits_addr = \SodorRequestRouter_1stage_0.io_masterPort_req_bits_addr ;
  assign router_io_masterPort_req_valid = \SodorRequestRouter_1stage_0.io_masterPort_req_valid ;
  assign \SodorRequestRouter_1stage_1._in_range_T  = _1411_;
  assign \SodorRequestRouter_1stage_1._in_range_T_1  = { 1'h0, \SodorRequestRouter_1stage_1._in_range_T  };
  assign \SodorRequestRouter_1stage_1._in_range_T_3  = _1405_;
  assign \SodorRequestRouter_1stage_1.in_range  = _1409_;
  assign \SodorRequestRouter_1stage_1._resp_in_range_T  = _1412_;
  assign \SodorRequestRouter_1stage_1._resp_in_range_T_1  = { 1'h0, \SodorRequestRouter_1stage_1._resp_in_range_T  };
  assign \SodorRequestRouter_1stage_1._resp_in_range_T_3  = _1406_;
  assign \SodorRequestRouter_1stage_1.resp_in_range  = _1410_;
  assign \SodorRequestRouter_1stage_1.io_masterPort_req_valid  = \SodorRequestRouter_1stage_1.io_corePort_req_valid ;
  assign \SodorRequestRouter_1stage_1.io_masterPort_req_bits_addr  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_addr ;
  assign \SodorRequestRouter_1stage_1.io_masterPort_req_bits_data  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_data ;
  assign \SodorRequestRouter_1stage_1.io_masterPort_req_bits_fcn  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_fcn ;
  assign \SodorRequestRouter_1stage_1.io_masterPort_req_bits_typ  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_typ ;
  assign \SodorRequestRouter_1stage_1.io_scratchPort_req_valid  = \SodorRequestRouter_1stage_1.io_corePort_req_valid ;
  assign \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_addr  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_addr ;
  assign \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_data  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_data ;
  assign \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_fcn  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_fcn ;
  assign \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_typ  = \SodorRequestRouter_1stage_1.io_corePort_req_bits_typ ;
  assign \SodorRequestRouter_1stage_1.io_corePort_resp_valid  = \SodorRequestRouter_1stage_1.io_scratchPort_resp_valid ;
  assign \SodorRequestRouter_1stage_1.io_corePort_resp_bits_data  = \SodorRequestRouter_1stage_1.io_scratchPort_resp_bits_data ;
  assign _1411_[30:0] = \SodorRequestRouter_1stage_1.io_corePort_req_bits_addr [30:0];
  assign _1411_[31] = _1407_;
  assign _1405_[17:0] = 18'h00000;
  assign _1405_[32:18] = { 1'h0, _1407_, \SodorRequestRouter_1stage_1.io_corePort_req_bits_addr [30:18] };
  assign _1412_[30:0] = \SodorRequestRouter_1stage_1.io_respAddress [30:0];
  assign _1412_[31] = _1408_;
  assign _1406_[17:0] = 18'h00000;
  assign _1406_[32:18] = { 1'h0, _1408_, \SodorRequestRouter_1stage_1.io_respAddress [30:18] };
  assign \SodorRequestRouter_1stage_1.io_respAddress  = router_1_io_respAddress;
  assign router_1_io_corePort_resp_bits_data = \SodorRequestRouter_1stage_1.io_corePort_resp_bits_data ;
  assign router_1_io_corePort_resp_valid = \SodorRequestRouter_1stage_1.io_corePort_resp_valid ;
  assign \SodorRequestRouter_1stage_1.io_corePort_req_bits_typ  = 3'h7;
  assign \SodorRequestRouter_1stage_1.io_corePort_req_bits_fcn  = 1'h0;
  assign \SodorRequestRouter_1stage_1.io_corePort_req_bits_data  = 32'd0;
  assign \SodorRequestRouter_1stage_1.io_corePort_req_bits_addr  = router_1_io_corePort_req_bits_addr;
  assign \SodorRequestRouter_1stage_1.io_corePort_req_valid  = router_1_io_corePort_req_valid;
  assign \SodorRequestRouter_1stage_1.io_scratchPort_resp_bits_data  = router_1_io_scratchPort_resp_bits_data;
  assign \SodorRequestRouter_1stage_1.io_scratchPort_resp_valid  = router_1_io_scratchPort_resp_valid;
  assign router_1_io_scratchPort_req_bits_typ = \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_typ ;
  assign router_1_io_scratchPort_req_bits_fcn = \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_fcn ;
  assign router_1_io_scratchPort_req_bits_data = \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_data ;
  assign router_1_io_scratchPort_req_bits_addr = \SodorRequestRouter_1stage_1.io_scratchPort_req_bits_addr ;
  assign router_1_io_scratchPort_req_valid = \SodorRequestRouter_1stage_1.io_scratchPort_req_valid ;
  assign \SodorRequestRouter_1stage_1.io_masterPort_resp_bits_data  = router_1_io_masterPort_resp_bits_data;
  assign \SodorRequestRouter_1stage_1.io_masterPort_resp_valid  = router_1_io_masterPort_resp_valid;
  assign router_1_io_masterPort_req_bits_typ = \SodorRequestRouter_1stage_1.io_masterPort_req_bits_typ ;
  assign router_1_io_masterPort_req_bits_fcn = \SodorRequestRouter_1stage_1.io_masterPort_req_bits_fcn ;
  assign router_1_io_masterPort_req_bits_data = \SodorRequestRouter_1stage_1.io_masterPort_req_bits_data ;
  assign router_1_io_masterPort_req_bits_addr = \SodorRequestRouter_1stage_1.io_masterPort_req_bits_addr ;
  assign router_1_io_masterPort_req_valid = \SodorRequestRouter_1stage_1.io_masterPort_req_valid ;
endmodule
