m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ravin/Documents/GitHub/fpga_processor/simulation/modelsim
vALU
!s110 1621845104
!i10b 1
!s100 VYHVhknN6Y3b_bA]o=3CY0
IT2fN3gckImn0DCU=;2dG22
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1621844659
8C:/Users/ravin/Documents/GitHub/fpga_processor/ALU.v
FC:/Users/ravin/Documents/GitHub/fpga_processor/ALU.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1621845104.000000
!s107 C:/Users/ravin/Documents/GitHub/fpga_processor/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/ravin/Documents/GitHub/fpga_processor|C:/Users/ravin/Documents/GitHub/fpga_processor/ALU.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/ravin/Documents/GitHub/fpga_processor
Z3 tCvgOpt 0
n@a@l@u
vALU_tb
!s110 1621845117
!i10b 1
!s100 Da?z20FA_YkD6GOT@eH?g2
I?VZNj3ZmAEm>@@cO_?0l43
R1
R0
w1621844928
8C:/Users/ravin/Documents/GitHub/fpga_processor/tb/ALU_tb.v
FC:/Users/ravin/Documents/GitHub/fpga_processor/tb/ALU_tb.v
L0 2
R2
r1
!s85 0
31
!s108 1621845117.000000
!s107 C:/Users/ravin/Documents/GitHub/fpga_processor/tb/ALU_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/ravin/Documents/GitHub/fpga_processor/tb/ALU_tb.v|
!i113 1
o-work work
R3
n@a@l@u_tb
