
*** Running vivado
    with args -log basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source basys3.tcl -notrace
Command: synth_design -top basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 835.188 ; gain = 233.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/basys3.v:23]
INFO: [Synth 8-6157] synthesizing module 'timeDiv' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/timeDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timeDiv' (1#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/timeDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (3#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_2' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2' (5#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register' (6#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Extend' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extend' (7#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/RAM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'RAM' (9#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'LeftShift_2' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/LeftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LeftShift_2' (10#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/LeftShift_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_4' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4' (11#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLU' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CLU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CLU.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CLU' (12#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CLU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Jump' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Jump.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Jump' (13#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/Jump.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (14#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SegLED' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/7_SegLED.v:22]
INFO: [Synth 8-226] default block is never used [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/7_SegLED.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SegLED' (15#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/7_SegLED.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX_4_r' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/MUX_4_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4_r' (16#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/MUX_4_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4_r2' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/mux4_r2.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/mux4_r2.v:37]
INFO: [Synth 8-6155] done synthesizing module 'mux4_r2' (17#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/mux4_r2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3' (18#1) [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/basys3.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 929.949 ; gain = 328.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 929.949 ; gain = 328.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 929.949 ; gain = 328.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 929.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/constrs_1/new/001.xdc]
Finished Parsing XDC File [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/constrs_1/new/001.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/constrs_1/new/001.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1048.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1048.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DBDataSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RegWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ExtSel" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[0]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[1]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[2]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[3]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[4]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[5]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[6]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[7]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[8]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[9]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[10]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[11]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[12]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[13]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[14]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[15]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[16]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[17]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[18]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[19]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[20]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[21]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[22]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[23]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[24]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[25]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[26]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[27]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[28]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[29]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[30]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[31]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[32]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[33]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[34]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[35]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[36]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[37]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[38]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[39]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[40]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[41]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[42]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[43]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[44]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[45]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[46]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[47]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[48]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[49]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[50]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[51]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[52]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[53]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[54]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[55]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[56]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[57]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[58]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[59]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[60]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[61]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[62]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[63]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[64]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[65]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[66]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[67]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[68]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[69]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[70]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[71]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[72]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[73]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[74]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[75]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[76]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[77]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[78]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[79]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[80]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[81]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[82]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[83]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[84]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[85]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[86]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[87]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[88]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[89]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[90]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[91]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[92]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[93]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[94]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[95]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[96]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[97]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[98]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Ins_reg[99]' [F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sources_1/new/IRAM.v:33]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 61    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 107   
	   2 Input      8 Bit        Muxes := 183   
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 12    
	  17 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 142   
	   2 Input      1 Bit        Muxes := 216   
	   4 Input      1 Bit        Muxes := 48    
	  17 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timeDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IRAM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 72    
	   2 Input      8 Bit        Muxes := 126   
	   4 Input      2 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 125   
	   4 Input      1 Bit        Muxes := 32    
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 61    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 57    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 15    
Module Mux_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module CLU 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 14    
Module MUX_4_r 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module mux4_r2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[31]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[30]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[29]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[28]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[27]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[26]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[25]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[24]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[23]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[22]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[21]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[20]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[19]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[18]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[17]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[16]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[15]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[14]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[13]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[12]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[11]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[10]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[9]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[8]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[7]
WARNING: [Synth 8-3331] design RAM has unconnected port daDdr[6]
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[0][5]' (LD) to 'cpu/InsRegister/Ins_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[127][5]' (LD) to 'cpu/InsRegister/Ins_reg[127][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[126][5]' (LD) to 'cpu/InsRegister/Ins_reg[126][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[125][5]' (LD) to 'cpu/InsRegister/Ins_reg[125][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[124][5]' (LD) to 'cpu/InsRegister/Ins_reg[124][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[123][5]' (LD) to 'cpu/InsRegister/Ins_reg[123][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[122][5]' (LD) to 'cpu/InsRegister/Ins_reg[122][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[121][5]' (LD) to 'cpu/InsRegister/Ins_reg[121][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[120][5]' (LD) to 'cpu/InsRegister/Ins_reg[120][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[119][5]' (LD) to 'cpu/InsRegister/Ins_reg[119][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[118][5]' (LD) to 'cpu/InsRegister/Ins_reg[118][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[117][5]' (LD) to 'cpu/InsRegister/Ins_reg[117][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[116][5]' (LD) to 'cpu/InsRegister/Ins_reg[116][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[115][5]' (LD) to 'cpu/InsRegister/Ins_reg[115][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[114][5]' (LD) to 'cpu/InsRegister/Ins_reg[114][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[113][5]' (LD) to 'cpu/InsRegister/Ins_reg[113][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[112][5]' (LD) to 'cpu/InsRegister/Ins_reg[112][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[111][5]' (LD) to 'cpu/InsRegister/Ins_reg[111][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[110][5]' (LD) to 'cpu/InsRegister/Ins_reg[110][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[109][5]' (LD) to 'cpu/InsRegister/Ins_reg[109][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[108][5]' (LD) to 'cpu/InsRegister/Ins_reg[108][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[107][5]' (LD) to 'cpu/InsRegister/Ins_reg[107][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[106][5]' (LD) to 'cpu/InsRegister/Ins_reg[106][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[105][5]' (LD) to 'cpu/InsRegister/Ins_reg[105][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[104][5]' (LD) to 'cpu/InsRegister/Ins_reg[104][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[103][5]' (LD) to 'cpu/InsRegister/Ins_reg[103][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[102][5]' (LD) to 'cpu/InsRegister/Ins_reg[102][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[101][5]' (LD) to 'cpu/InsRegister/Ins_reg[101][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[100][5]' (LD) to 'cpu/InsRegister/Ins_reg[100][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[99][5]' (LD) to 'cpu/InsRegister/Ins_reg[99][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[98][5]' (LD) to 'cpu/InsRegister/Ins_reg[98][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[97][5]' (LD) to 'cpu/InsRegister/Ins_reg[97][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[96][5]' (LD) to 'cpu/InsRegister/Ins_reg[96][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[95][5]' (LD) to 'cpu/InsRegister/Ins_reg[95][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[94][5]' (LD) to 'cpu/InsRegister/Ins_reg[94][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[93][5]' (LD) to 'cpu/InsRegister/Ins_reg[93][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[92][5]' (LD) to 'cpu/InsRegister/Ins_reg[92][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[91][5]' (LD) to 'cpu/InsRegister/Ins_reg[91][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[90][5]' (LD) to 'cpu/InsRegister/Ins_reg[90][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[89][5]' (LD) to 'cpu/InsRegister/Ins_reg[89][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[88][5]' (LD) to 'cpu/InsRegister/Ins_reg[88][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[87][5]' (LD) to 'cpu/InsRegister/Ins_reg[87][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[86][5]' (LD) to 'cpu/InsRegister/Ins_reg[86][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[85][5]' (LD) to 'cpu/InsRegister/Ins_reg[85][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[84][5]' (LD) to 'cpu/InsRegister/Ins_reg[84][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[83][5]' (LD) to 'cpu/InsRegister/Ins_reg[83][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[82][5]' (LD) to 'cpu/InsRegister/Ins_reg[82][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[81][5]' (LD) to 'cpu/InsRegister/Ins_reg[81][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[80][5]' (LD) to 'cpu/InsRegister/Ins_reg[80][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[79][5]' (LD) to 'cpu/InsRegister/Ins_reg[79][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[78][5]' (LD) to 'cpu/InsRegister/Ins_reg[78][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[77][5]' (LD) to 'cpu/InsRegister/Ins_reg[77][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[76][5]' (LD) to 'cpu/InsRegister/Ins_reg[76][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[75][5]' (LD) to 'cpu/InsRegister/Ins_reg[75][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[74][5]' (LD) to 'cpu/InsRegister/Ins_reg[74][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[73][5]' (LD) to 'cpu/InsRegister/Ins_reg[73][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[72][5]' (LD) to 'cpu/InsRegister/Ins_reg[72][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[71][5]' (LD) to 'cpu/InsRegister/Ins_reg[71][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[70][5]' (LD) to 'cpu/InsRegister/Ins_reg[70][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[69][5]' (LD) to 'cpu/InsRegister/Ins_reg[69][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[68][5]' (LD) to 'cpu/InsRegister/Ins_reg[68][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[67][5]' (LD) to 'cpu/InsRegister/Ins_reg[67][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[66][5]' (LD) to 'cpu/InsRegister/Ins_reg[66][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[65][5]' (LD) to 'cpu/InsRegister/Ins_reg[65][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[64][5]' (LD) to 'cpu/InsRegister/Ins_reg[64][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[63][5]' (LD) to 'cpu/InsRegister/Ins_reg[63][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[62][5]' (LD) to 'cpu/InsRegister/Ins_reg[62][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[61][5]' (LD) to 'cpu/InsRegister/Ins_reg[61][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[60][5]' (LD) to 'cpu/InsRegister/Ins_reg[60][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[59][5]' (LD) to 'cpu/InsRegister/Ins_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[58][5]' (LD) to 'cpu/InsRegister/Ins_reg[58][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[57][5]' (LD) to 'cpu/InsRegister/Ins_reg[57][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[56][5]' (LD) to 'cpu/InsRegister/Ins_reg[56][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[55][5]' (LD) to 'cpu/InsRegister/Ins_reg[55][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[54][5]' (LD) to 'cpu/InsRegister/Ins_reg[54][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[53][5]' (LD) to 'cpu/InsRegister/Ins_reg[53][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[52][5]' (LD) to 'cpu/InsRegister/Ins_reg[52][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[51][5]' (LD) to 'cpu/InsRegister/Ins_reg[51][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[50][5]' (LD) to 'cpu/InsRegister/Ins_reg[50][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[49][5]' (LD) to 'cpu/InsRegister/Ins_reg[49][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[48][5]' (LD) to 'cpu/InsRegister/Ins_reg[48][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[47][5]' (LD) to 'cpu/InsRegister/Ins_reg[47][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[46][5]' (LD) to 'cpu/InsRegister/Ins_reg[46][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[45][5]' (LD) to 'cpu/InsRegister/Ins_reg[45][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[44][5]' (LD) to 'cpu/InsRegister/Ins_reg[44][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[43][5]' (LD) to 'cpu/InsRegister/Ins_reg[43][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[42][5]' (LD) to 'cpu/InsRegister/Ins_reg[42][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[41][5]' (LD) to 'cpu/InsRegister/Ins_reg[41][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[40][5]' (LD) to 'cpu/InsRegister/Ins_reg[40][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[39][5]' (LD) to 'cpu/InsRegister/Ins_reg[39][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[38][5]' (LD) to 'cpu/InsRegister/Ins_reg[38][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[37][5]' (LD) to 'cpu/InsRegister/Ins_reg[37][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[36][5]' (LD) to 'cpu/InsRegister/Ins_reg[36][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[35][5]' (LD) to 'cpu/InsRegister/Ins_reg[35][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[34][5]' (LD) to 'cpu/InsRegister/Ins_reg[34][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[33][5]' (LD) to 'cpu/InsRegister/Ins_reg[33][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[32][5]' (LD) to 'cpu/InsRegister/Ins_reg[32][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[31][5]' (LD) to 'cpu/InsRegister/Ins_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[30][5]' (LD) to 'cpu/InsRegister/Ins_reg[30][7]'
INFO: [Synth 8-3886] merging instance 'cpu/InsRegister/Ins_reg[29][5]' (LD) to 'cpu/InsRegister/Ins_reg[29][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cpu/control_unit/InsMemRW_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[127][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[126][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[125][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[124][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[123][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[122][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[121][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[120][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[119][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[118][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[117][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[116][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[115][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[114][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[113][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[112][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[111][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[110][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[109][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[108][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[107][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[106][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[105][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[104][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[103][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[102][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[101][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[100][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[99][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[98][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[97][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[96][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[95][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[94][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[93][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[92][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[91][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[90][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[89][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[88][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[87][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[86][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[85][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[84][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[83][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[82][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[81][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[80][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[79][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[78][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[77][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[76][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[75][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[74][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[73][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[72][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[71][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[70][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[69][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[68][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[67][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[66][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[65][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[64][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[63][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[62][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[61][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[60][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[59][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[58][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[57][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[56][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[55][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[54][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[53][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[52][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[51][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[50][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[49][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[48][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[47][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[46][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[45][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[44][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[43][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[42][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[41][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[40][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[39][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[38][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[37][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[36][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[35][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[34][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[33][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[32][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/InsRegister /\Ins_reg[30][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[0][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[1][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[2][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[3][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[4][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[5][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[6][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[7][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[8][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[9][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[10][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[11][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[12][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[13][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[14][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[15][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[16][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[17][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[18][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[19][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[20][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[21][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[22][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[23][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[24][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[25][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[26][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[27][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[28][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[29][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[30][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[31][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[32][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[33][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[34][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[35][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[36][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[37][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[38][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[39][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[40][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[41][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[42][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[43][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[44][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[45][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[46][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[47][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[48][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[49][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[50][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[51][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[52][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[53][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[54][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[55][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[56][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[57][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[58][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[59][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[60][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[61][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[62][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[63][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[64][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[65][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[66][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[67][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[68][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[69][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[70][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[71][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[72][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[73][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[74][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[75][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[76][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[77][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[78][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[79][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[80][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[81][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[82][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[83][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[84][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[85][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[86][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[87][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[88][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[89][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[90][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[91][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[92][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[93][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[94][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[95][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[96][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[97][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[98][4]) is unused and will be removed from module IRAM.
WARNING: [Synth 8-3332] Sequential element (Ins_reg[99][4]) is unused and will be removed from module IRAM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    17|
|3     |LUT1   |     4|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |    14|
|7     |LUT5   |     4|
|8     |LUT6   |    23|
|9     |FDRE   |    74|
|10    |LD     |     1|
|11    |IBUF   |     5|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |   163|
|2     |  LED            |SegLED  |     7|
|3     |  cpu            |CPU     |    22|
|4     |    control_unit |CLU     |     1|
|5     |    pc           |PC      |     9|
|6     |    pc4_adder    |Adder   |    12|
|7     |  timeMux        |mux4_r2 |    73|
|8     |  time_div       |timeDiv |    41|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1048.258 ; gain = 328.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1048.258 ; gain = 446.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1048.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
264 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1048.258 ; gain = 742.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1048.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Learning/CPU/GitHub/cpu/cpu/cpu.runs/synth_1/basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basys3_utilization_synth.rpt -pb basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 10:18:28 2019...
