
---------- Begin Simulation Statistics ----------
final_tick                               2541826278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   210711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.91                       # Real time elapsed on the host
host_tick_rate                              593451732                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195533                       # Number of instructions simulated
sim_ops                                       4195533                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011816                       # Number of seconds simulated
sim_ticks                                 11816433500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.623603                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377650                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846301                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2410                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74667                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802946                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53188                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278703                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225515                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63837                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26923                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195533                       # Number of instructions committed
system.cpu.committedOps                       4195533                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629605                       # CPI: cycles per instruction
system.cpu.discardedOps                        188833                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606899                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451459                       # DTB hits
system.cpu.dtb.data_misses                       7706                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405425                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848798                       # DTB read hits
system.cpu.dtb.read_misses                       6916                       # DTB read misses
system.cpu.dtb.write_accesses                  201474                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602661                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18033                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372479                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027208                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658796                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16728809                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177632                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954000                       # ITB accesses
system.cpu.itb.fetch_acv                          509                       # ITB acv
system.cpu.itb.fetch_hits                      946704                       # ITB hits
system.cpu.itb.fetch_misses                      7296                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4217     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6080                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14423                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5130                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10912002000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8988500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18132500      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               881662000      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11820785000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902985                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946784                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7989181500     67.59%     67.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3831603500     32.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23619194                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85414      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541115     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839259     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592574     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195533                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6890385                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22804456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22804456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22804456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22804456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116945.928205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116945.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116945.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116945.928205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13042489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13042489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13042489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13042489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66884.558974                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66884.558974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66884.558974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66884.558974                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22454959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22454959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116952.911458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116952.911458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12842992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12842992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66890.583333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66890.583333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.263502                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539415016000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.263502                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203969                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203969                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128154                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34845                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86529                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34246                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29012                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29012                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40928                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11109440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11109440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17815857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157473                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157034     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157473                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820657536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376263000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461896250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471511476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378786374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850297850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471511476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471511476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188726996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188726996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188726996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471511476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378786374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039024846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406788                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111706                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121155                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121155                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5861                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011743500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4761524750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13717.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32467.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103942                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80283                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121155                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.877833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.428250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.436631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34386     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24257     29.81%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9923     12.20%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4658      5.72%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2362      2.90%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1444      1.77%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          937      1.15%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          570      0.70%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2827      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.033333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.410752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.810717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1293     17.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5543     75.72%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.02%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.19%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            7      0.10%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6516     89.02%     89.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      1.22%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              484      6.61%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      2.21%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9385920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11816428500                       # Total gap between requests
system.mem_ctrls.avgGap                      42482.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4941504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418189126.186001896858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376121610.636576592922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644244475.289434909821                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121155                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2505611750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255913000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290658449750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28781.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32256.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399062.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315745080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167795925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560775600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309676500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5170734480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183207840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640344305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.586324                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    425626000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10996387500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265293840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140980455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486341100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311232060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5109698880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        234606240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7480561455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.064237                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    558684250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10863329250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11809233500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626782                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626782                       # number of overall hits
system.cpu.icache.overall_hits::total         1626782                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87120                       # number of overall misses
system.cpu.icache.overall_misses::total         87120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5356194000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5356194000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5356194000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5356194000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1713902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1713902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1713902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1713902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050831                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61480.647383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61480.647383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61480.647383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61480.647383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86529                       # number of writebacks
system.cpu.icache.writebacks::total             86529                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87120                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5269075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5269075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5269075000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5269075000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050831                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050831                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050831                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050831                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60480.658861                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60480.658861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60480.658861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60480.658861                       # average overall mshr miss latency
system.cpu.icache.replacements                  86529                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626782                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5356194000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5356194000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1713902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1713902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61480.647383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61480.647383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5269075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5269075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60480.658861                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60480.658861                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86607                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.049442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3514923                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3514923                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312209                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312209                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105737                       # number of overall misses
system.cpu.dcache.overall_misses::total        105737                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6788885000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6788885000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6788885000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6788885000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074571                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074571                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64205.386951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64205.386951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64205.386951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64205.386951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34669                       # number of writebacks
system.cpu.dcache.writebacks::total             34669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69056                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69056                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69056                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69056                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4406059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4406059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4406059500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4406059500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048701                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63804.151703                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63804.151703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63804.151703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63804.151703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68912                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3310719000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3310719000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67226.815847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67226.815847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2683746500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2683746500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67041.705178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67041.705178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478166000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478166000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61571.357762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61571.357762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722313000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59338.949182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59338.949182                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63549500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63549500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70925.781250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70925.781250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69925.781250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69925.781250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541826278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.488443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.938545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.488443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950438                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950438                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548389398500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 962724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747136                       # Number of bytes of host memory used
host_op_rate                                   962704                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.45                       # Real time elapsed on the host
host_tick_rate                              668187239                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6210162                       # Number of instructions simulated
sim_ops                                       6210162                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004310                       # Number of seconds simulated
sim_ticks                                  4310322000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.930270                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   99149                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292214                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                842                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23850                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            268961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19428                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          131889                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           112461                       # Number of indirect misses.
system.cpu.branchPred.lookups                  336158                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26960                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10872                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1273486                       # Number of instructions committed
system.cpu.committedOps                       1273486                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.708292                       # CPI: cycles per instruction
system.cpu.discardedOps                         61985                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57003                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       413885                       # DTB hits
system.cpu.dtb.data_misses                       1544                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36556                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       248221                       # DTB read hits
system.cpu.dtb.read_misses                       1288                       # DTB read misses
system.cpu.dtb.write_accesses                   20447                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165664                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 676                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1022264                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            291186                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180410                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6438155                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149069                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160672                       # ITB accesses
system.cpu.itb.fetch_acv                          107                       # ITB acv
system.cpu.itb.fetch_hits                      159170                       # ITB hits
system.cpu.itb.fetch_misses                      1502                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   161      4.30%      4.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.52% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2977     79.60%     84.12% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.78%     86.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.18%     93.13% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.33% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3740                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5444                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.93%     40.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1884     58.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3235                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2673                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2865098500     66.43%     66.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40796500      0.95%     67.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5789000      0.13%     67.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1401258000     32.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4312942000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.702229                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.826275                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               392                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522959                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686767                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3792122000     87.92%     87.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            520820000     12.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      161                       # number of times the context was actually changed
system.cpu.numCycles                          8542916                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21451      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  801592     62.94%     64.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2328      0.18%     64.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   497      0.04%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250383     19.66%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165093     12.96%     97.48% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               791      0.06%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              798      0.06%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30531      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1273486                       # Class of committed instruction
system.cpu.quiesceCycles                        77728                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2104761                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        74580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2205967651                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2205967651                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2205967651                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2205967651                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118187.390892                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118187.390892                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118187.390892                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118187.390892                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           108                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          108                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1271678290                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1271678290                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1271678290                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1271678290                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68131.705867                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68131.705867                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68131.705867                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68131.705867                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4719483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115109.341463                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2669483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65109.341463                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65109.341463                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2201248168                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2201248168                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118194.167096                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118194.167096                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269008807                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269008807                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68138.359482                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68138.359482                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              49960                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27234                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41231                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6043                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6394                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6394                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8259                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       123695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       123695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        43840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5277632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5277632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1486080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1487559                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7957127                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75404                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038853                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75290     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75404                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1508000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           429533151                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           80315750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          219019250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2638848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         935040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3573888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2638848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2638848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1742976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1742976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               55842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612215978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         216930429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             829146407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612215978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612215978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404372574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404372574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404372574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612215978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        216930429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1233518981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090955750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4153                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63924                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       55842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68425                       # Number of write requests accepted
system.mem_ctrls.readBursts                     55842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2859                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   865                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3304                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    837147500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  264915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1830578750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15800.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34550.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        68                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37908                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47905                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 55842                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    216                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.137049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.844723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.418962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13937     40.13%     40.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10570     30.43%     70.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4394     12.65%     83.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1934      5.57%     88.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1038      2.99%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          562      1.62%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          360      1.04%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          282      0.81%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1655      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34732                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.760655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.709146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.364010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1182     28.46%     28.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              29      0.70%     29.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             94      2.26%     31.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           414      9.97%     41.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2007     48.33%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           268      6.45%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            71      1.71%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            31      0.75%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            19      0.46%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            19      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.05%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             3      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4153                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.803167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3555     85.62%     85.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              267      6.43%     92.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              222      5.35%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               68      1.64%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.58%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.12%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3390912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  182976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4323840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3573888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4379200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1003.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    829.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1015.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4310322000                       # Total gap between requests
system.mem_ctrls.avgGap                      34685.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2458112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       932800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4323840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570285004.229382395744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216410746.111311405897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1003136192.609276056290                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1309452750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    521126000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109944575750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31758.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35669.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1606789.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            142057440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75482550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           214692660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          185242140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     340510560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1878127200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         76267200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2912379750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.675680                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    181713750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3991558500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106400280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56530320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           164334240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167906520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     340510560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1848114990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101514240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2785311150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.195609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247712750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3925490750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               111000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97289651                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.3                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              793500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              538000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6522320000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       459494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           459494                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       459494                       # number of overall hits
system.cpu.icache.overall_hits::total          459494                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41232                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41232                       # number of overall misses
system.cpu.icache.overall_misses::total         41232                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2688610500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2688610500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2688610500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2688610500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       500726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       500726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       500726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       500726                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65206.890279                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65206.890279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65206.890279                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65206.890279                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41231                       # number of writebacks
system.cpu.icache.writebacks::total             41231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41232                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2647378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2647378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2647378500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2647378500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082344                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082344                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082344                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082344                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64206.890279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64206.890279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64206.890279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64206.890279                       # average overall mshr miss latency
system.cpu.icache.replacements                  41231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       459494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          459494                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41232                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2688610500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2688610500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       500726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       500726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65206.890279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65206.890279                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2647378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2647378500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64206.890279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64206.890279                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              520925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41231                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.634304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1042684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1042684                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       378848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           378848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       378848                       # number of overall hits
system.cpu.dcache.overall_hits::total          378848                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21543                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21543                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21543                       # number of overall misses
system.cpu.dcache.overall_misses::total         21543                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1429718000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1429718000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1429718000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1429718000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       400391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       400391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       400391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       400391                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66365.780068                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66365.780068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66365.780068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66365.780068                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8610                       # number of writebacks
system.cpu.dcache.writebacks::total              8610                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    962189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    962189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    962189000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    962189000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91331500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91331500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67220.134134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67220.134134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67220.134134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67220.134134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102735.095613                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102735.095613                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14612                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       231907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          231907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    673348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    673348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72247.639485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72247.639485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    576665500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    576665500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91331500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91331500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72857.296273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72857.296273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194736.673774                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194736.673774                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       146941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         146941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    756370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    756370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61880.880308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61880.880308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    385523500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    385523500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60247.460541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60247.460541                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5003                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5003                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24917000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24917000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 81963.815789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81963.815789                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24613000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24613000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057283                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057283                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 80963.815789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80963.815789                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5187                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5187                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5187                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5187                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6563120000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              361619                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14612                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.748084                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          627                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            836382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           836382                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2853573791500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261822                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747136                       # Number of bytes of host memory used
host_op_rate                                   261822                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1767.86                       # Real time elapsed on the host
host_tick_rate                              172628870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   462865978                       # Number of instructions simulated
sim_ops                                     462865978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.305184                       # Number of seconds simulated
sim_ticks                                305184393000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.252069                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                27208510                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            141327721                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1961                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1951602                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         142814192                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10354390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        82131596                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         71777206                       # Number of indirect misses.
system.cpu.branchPred.lookups               154464014                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5169897                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       240300                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   456655816                       # Number of instructions committed
system.cpu.committedOps                     456655816                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.336139                       # CPI: cycles per instruction
system.cpu.discardedOps                      20796948                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                159749231                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    162386002                       # DTB hits
system.cpu.dtb.data_misses                       2119                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                105970880                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    107411819                       # DTB read hits
system.cpu.dtb.read_misses                        780                       # DTB read misses
system.cpu.dtb.write_accesses                53778351                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    54974183                       # DTB write hits
system.cpu.dtb.write_misses                      1339                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1604                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          263223850                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         118882409                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         60390653                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        70930735                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.748425                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               135840685                       # ITB accesses
system.cpu.itb.fetch_acv                          127                       # ITB acv
system.cpu.itb.fetch_hits                   135840397                       # ITB hits
system.cpu.itb.fetch_misses                       288                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    25      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13033      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     857      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2031      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                 1034      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             5067392     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5084373                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5086561                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      141                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5545     35.95%     35.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      47      0.30%     36.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     313      2.03%     38.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9519     61.72%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15424                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5544     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       47      0.41%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      313      2.73%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5544     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11448                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             298096205500     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                89717500      0.03%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               325504000      0.11%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6629865000      2.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         305141292000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999820                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.582414                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.742220                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1968                      
system.cpu.kern.mode_good::user                  1967                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2054                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1967                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.958130                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978374                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28449614000      9.32%      9.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         276651393000     90.66%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             40234000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       25                       # number of times the context was actually changed
system.cpu.numCycles                        610155846                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       141                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            20986246      4.60%      4.60% # Class of committed instruction
system.cpu.op_class_0::IntAlu               254478764     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12690      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1233      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::MemRead              121032221     26.50%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              54974964     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               534      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              518      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5168638      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                456655816                       # Class of committed instruction
system.cpu.quiesceCycles                       212940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       539225111                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4395008                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 535                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        538                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          132                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       655471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1310714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        68815                       # number of demand (read+write) misses
system.iocache.demand_misses::total             68815                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        68815                       # number of overall misses
system.iocache.overall_misses::total            68815                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8128970560                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8128970560                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8128970560                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8128970560                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        68815                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           68815                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        68815                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          68815                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118127.887234                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118127.887234                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118127.887234                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118127.887234                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           954                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   20                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    47.700000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          68672                       # number of writebacks
system.iocache.writebacks::total                68672                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        68815                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        68815                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        68815                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        68815                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4684310475                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4684310475                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4684310475                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4684310475                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68071.066991                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68071.066991                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68071.066991                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68071.066991                       # average overall mshr miss latency
system.iocache.replacements                     68815                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          143                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              143                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     17722453                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     17722453                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          143                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            143                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123933.237762                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123933.237762                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          143                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     10572453                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     10572453                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73933.237762                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73933.237762                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        68672                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        68672                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8111248107                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8111248107                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        68672                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        68672                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118115.798389                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118115.798389                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        68672                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        68672                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4673738022                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4673738022                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68058.859826                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68058.859826                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  68831                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                68831                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               619335                       # Number of tag accesses
system.iocache.tags.data_accesses              619335                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 481                       # Transaction distribution
system.membus.trans_dist::ReadResp             476703                       # Transaction distribution
system.membus.trans_dist::WriteReq               1123                       # Transaction distribution
system.membus.trans_dist::WriteResp              1123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       320026                       # Transaction distribution
system.membus.trans_dist::WritebackClean       212863                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122354                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110349                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110349                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         212863                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        263359                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         68672                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       137642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       137642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       638589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       638589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1120706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1123914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1900145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4395776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4395776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     27246464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     27246464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5077                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39994816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39999893                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71642133                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              131                       # Total snoops (count)
system.membus.snoopTraffic                       8384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            656858                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000201                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014175                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  656726     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     132      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              656858                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3247500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3516191462                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             765953                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2011636000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1135627250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       13623232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23908160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37532160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     13623232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13623232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20481664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20481664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          212863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          373565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              586440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       320026                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             320026                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44639347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78340048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122981911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44639347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44639347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67112423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67112423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67112423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44639347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78340048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190094334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    531738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    200916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    363592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000622995750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        32045                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        32044                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1630873                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             501604                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      586440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    586440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21920                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            55278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            45494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26871                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8750666000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2822600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19335416000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15501.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34251.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       217                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   334015                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  367317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                586440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  511956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    695                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       394939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.654007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.852616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.127278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       201077     50.91%     50.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115001     29.12%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35433      8.97%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14215      3.60%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7250      1.84%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3778      0.96%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2556      0.65%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1831      0.46%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13798      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       394939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.616527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.647901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4044     12.62%     12.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3401     10.61%     23.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         19181     59.86%     83.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3599     11.23%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1350      4.21%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           347      1.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            89      0.28%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            17      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32044                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.593728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.949920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31511     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           400      1.25%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            46      0.14%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            16      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            17      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32045                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36129280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1402880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34031488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37532160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34104896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       118.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  305181820000                       # Total gap between requests
system.mem_ctrls.avgGap                     272647.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     12858624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23269888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34031488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42133950.146002389491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76248617.340009257197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2516.511386609472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111511233.144874483347                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       212863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       373565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       532889                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7012029750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12322330250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1056000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7221549522500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32941.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32985.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     88000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13551695.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1713428640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            910724100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2301379080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1509822360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24090814800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      95446810650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36814545600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       162787525230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.407110                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  94822242250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10190700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200171450750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1106378700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            588076995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1729293720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1265886540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24090814800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59117508960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67407641760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       155305601475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.891035                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 174641926250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10190700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 120351766750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  624                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 624                       # Transaction distribution
system.iobus.trans_dist::WriteReq               69795                       # Transaction distribution
system.iobus.trans_dist::WriteResp              69795                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       137630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       137630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  140838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3632                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1269                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5077                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4396152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4396152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4401229                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1030000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            68958000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2085000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           358556560                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2179000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 282                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           141                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283851.067589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          141    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             141                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    305071593000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    112800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    138709083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        138709083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    138709083                       # number of overall hits
system.cpu.icache.overall_hits::total       138709083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       212862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         212862                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       212862                       # number of overall misses
system.cpu.icache.overall_misses::total        212862                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14136670000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14136670000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14136670000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14136670000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    138921945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    138921945                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    138921945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    138921945                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001532                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001532                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001532                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001532                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66412.370456                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66412.370456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66412.370456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66412.370456                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       212863                       # number of writebacks
system.cpu.icache.writebacks::total            212863                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       212862                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       212862                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       212862                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       212862                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13923807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13923807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13923807000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13923807000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001532                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001532                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001532                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001532                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65412.365758                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65412.365758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65412.365758                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65412.365758                       # average overall mshr miss latency
system.cpu.icache.replacements                 212863                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    138709083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       138709083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       212862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        212862                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14136670000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14136670000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    138921945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    138921945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66412.370456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66412.370456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       212862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       212862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13923807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13923807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65412.365758                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65412.365758                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           138930324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            213375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            651.108724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278056753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278056753                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    146213108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        146213108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    146213108                       # number of overall hits
system.cpu.dcache.overall_hits::total       146213108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       464232                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         464232                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       464232                       # number of overall misses
system.cpu.dcache.overall_misses::total        464232                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29952616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29952616000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29952616000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29952616000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    146677340                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    146677340                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    146677340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    146677340                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64520.791328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64520.791328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64520.791328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64520.791328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       251354                       # number of writebacks
system.cpu.dcache.writebacks::total            251354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        93232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        93232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       371000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       371000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       371000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       371000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1604                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1604                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23872657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23872657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23872657000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23872657000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     75035500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     75035500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002529                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64346.784367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64346.784367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64346.784367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64346.784367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46780.236908                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46780.236908                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 373565                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    101603369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       101603369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       261090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        261090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17723233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17723233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    101864459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    101864459                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67881.699797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67881.699797                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       260640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       260640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          481                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          481                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17430605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17430605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     75035500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     75035500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66876.170196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66876.170196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 155998.960499                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155998.960499                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44609739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44609739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       203142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       203142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12229383000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12229383000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44812881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44812881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60201.154857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60201.154857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        92782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110360                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110360                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1123                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1123                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6442052000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6442052000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58373.069953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58373.069953                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10153124                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10153124                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2582                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2582                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    204570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    204570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10155706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10155706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000254                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000254                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79229.279628                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79229.279628                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2576                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2576                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    201637500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    201637500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78275.427019                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78275.427019                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10155681                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10155681                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10155681                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10155681                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 305184393000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           166966545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            374589                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            445.732643                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         334351019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        334351019                       # Number of data accesses

---------- End Simulation Statistics   ----------
