
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v
# synth_design -part xc7z020clg484-3 -top dpll -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dpll -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23050 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 26.895 ; free physical = 254947 ; free virtual = 315790
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dpll' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:3]
INFO: [Synth 8-6157] synthesizing module 'phasecomparator' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:74]
INFO: [Synth 8-6155] done synthesizing module 'phasecomparator' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:74]
INFO: [Synth 8-6157] synthesizing module 'variableresetrandomwalkfilter' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:145]
	Parameter N_FilterLength bound to: 8 - type: integer 
	Parameter N_FilterResetValue bound to: 8 - type: integer 
	Parameter N_FilterMaxValue bound to: 8 - type: integer 
	Parameter N_FilterMinValue bound to: 248 - type: integer 
	Parameter ResetterCounterLength bound to: 4 - type: integer 
	Parameter ResetterCounterMaxValue bound to: 3 - type: integer 
	Parameter ResetterCounterMinValue bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'randomwalkfilter' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:105]
	Parameter FilterLength bound to: 8 - type: integer 
	Parameter FilterResetValue bound to: 32 - type: integer 
	Parameter FilterMaxValue bound to: 32 - type: integer 
	Parameter FilterMinValue bound to: 224 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'randomwalkfilter' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:105]
WARNING: [Synth 8-567] referenced signal 'ResetterCounter' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:192]
INFO: [Synth 8-6155] done synthesizing module 'variableresetrandomwalkfilter' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:145]
INFO: [Synth 8-6157] synthesizing module 'freqdivider' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:37]
	Parameter DividerLength bound to: 7 - type: integer 
	Parameter DividerMaxValue bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'freqdivider' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:37]
INFO: [Synth 8-6155] done synthesizing module 'dpll' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 254806 ; free virtual = 315653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 254795 ; free virtual = 315641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.656 ; free physical = 254795 ; free virtual = 315641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:215]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dpll-isdn.v:176]
INFO: [Synth 8-5544] ROM "ResetterValue" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FrequencyOut" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.309 ; gain = 96.664 ; free physical = 254790 ; free virtual = 315637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phasecomparator 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module randomwalkfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variableresetrandomwalkfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module freqdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "inst_zrwf/ResetterValue" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inst_freqdiv/FrequencyOut" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253543 ; free virtual = 314391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253775 ; free virtual = 314623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253771 ; free virtual = 314619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253988 ; free virtual = 314836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253988 ; free virtual = 314836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253987 ; free virtual = 314835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253987 ; free virtual = 314835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253988 ; free virtual = 314836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253988 ; free virtual = 314836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     4|
|3     |LUT2   |    18|
|4     |LUT3   |     9|
|5     |LUT4   |     5|
|6     |LUT5   |     8|
|7     |LUT6   |    12|
|8     |FDRE   |    36|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------------------------+------+
|      |Instance          |Module                        |Cells |
+------+------------------+------------------------------+------+
|1     |top               |                              |    96|
|2     |  inst_freqdiv    |freqdivider                   |    19|
|3     |  inst_ph_cmp     |phasecomparator               |     8|
|4     |  inst_zrwf       |variableresetrandomwalkfilter |    69|
|5     |    inst_M_Filter |randomwalkfilter              |    29|
+------+------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253987 ; free virtual = 314835
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253967 ; free virtual = 314815
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.934 ; gain = 228.289 ; free physical = 253970 ; free virtual = 314819
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.090 ; gain = 0.000 ; free physical = 253855 ; free virtual = 314704
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1845.090 ; gain = 371.543 ; free physical = 253901 ; free virtual = 314749
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2395.746 ; gain = 550.656 ; free physical = 252457 ; free virtual = 313307
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports MainClock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.746 ; gain = 0.000 ; free physical = 252457 ; free virtual = 313307
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.758 ; gain = 0.000 ; free physical = 252519 ; free virtual = 313368
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "MainClock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2529.035 ; gain = 0.004 ; free physical = 251560 ; free virtual = 312411

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c3ef50eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251561 ; free virtual = 312411

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c3ef50eb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251435 ; free virtual = 312286
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c3ef50eb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251435 ; free virtual = 312285
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 73c77be5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251434 ; free virtual = 312284
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 73c77be5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251434 ; free virtual = 312284
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 3e376b82

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251432 ; free virtual = 312282
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3e376b82

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251432 ; free virtual = 312282
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251432 ; free virtual = 312282
Ending Logic Optimization Task | Checksum: 3e376b82

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251430 ; free virtual = 312281

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 3e376b82

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251425 ; free virtual = 312275

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 3e376b82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251425 ; free virtual = 312275

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251425 ; free virtual = 312275
Ending Netlist Obfuscation Task | Checksum: 3e376b82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.035 ; gain = 0.000 ; free physical = 251425 ; free virtual = 312275
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2529.035 ; gain = 0.004 ; free physical = 251425 ; free virtual = 312275
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 3e376b82
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dpll ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.031 ; gain = 0.000 ; free physical = 251382 ; free virtual = 312233
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2562.020 ; gain = 0.988 ; free physical = 251376 ; free virtual = 312227
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "MainClock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.219 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2562.020 ; gain = 0.988 ; free physical = 251366 ; free virtual = 312216
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2758.211 ; gain = 196.191 ; free physical = 251431 ; free virtual = 312282
Power optimization passes: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2758.211 ; gain = 197.180 ; free physical = 251431 ; free virtual = 312282

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251450 ; free virtual = 312300


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dpll ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 1 Total: 36
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/1 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 11f98327e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251378 ; free virtual = 312228
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 11f98327e
Power optimization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2758.211 ; gain = 229.176 ; free physical = 251446 ; free virtual = 312297
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 24513512 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 112352bb0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251478 ; free virtual = 312328
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 112352bb0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251484 ; free virtual = 312334
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 112352bb0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251485 ; free virtual = 312336
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 112352bb0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251485 ; free virtual = 312336
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 112352bb0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251485 ; free virtual = 312336

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251485 ; free virtual = 312336
Ending Netlist Obfuscation Task | Checksum: 112352bb0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251485 ; free virtual = 312336
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252481 ; free virtual = 313347
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5336b977

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252480 ; free virtual = 313347
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252475 ; free virtual = 313343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 33375570

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252400 ; free virtual = 313271

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 50b40507

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252396 ; free virtual = 313269

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 50b40507

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252394 ; free virtual = 313266
Phase 1 Placer Initialization | Checksum: 50b40507

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252391 ; free virtual = 313264

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 614f7bb9

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252369 ; free virtual = 313242

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252164 ; free virtual = 313049

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 4e2549b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252162 ; free virtual = 313048
Phase 2 Global Placement | Checksum: 36cd57d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252162 ; free virtual = 313048

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 36cd57d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252162 ; free virtual = 313048

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8a64631c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252163 ; free virtual = 313049

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f4c28a2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252163 ; free virtual = 313049

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bf29ca03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252163 ; free virtual = 313049

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 123ba452b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313043

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10f2da97e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313043

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e2c2db31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252158 ; free virtual = 313043
Phase 3 Detail Placement | Checksum: 1e2c2db31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252158 ; free virtual = 313043

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c390d348

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c390d348

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252155 ; free virtual = 313041
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.153. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 216ee64cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252155 ; free virtual = 313041
Phase 4.1 Post Commit Optimization | Checksum: 216ee64cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252155 ; free virtual = 313041

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216ee64cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313043

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 216ee64cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313043

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313043
Phase 4.4 Final Placement Cleanup | Checksum: 13202dd02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313043
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13202dd02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313043
Ending Placer Task | Checksum: dccc7eba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252170 ; free virtual = 313056
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252170 ; free virtual = 313056
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252146 ; free virtual = 313031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252147 ; free virtual = 313033
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 252157 ; free virtual = 313044
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "MainClock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d2eee4f4 ConstDB: 0 ShapeSum: 9dd99c6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "MainClock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "SignalIn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignalIn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 14396fe0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251820 ; free virtual = 312684
Post Restoration Checksum: NetGraph: 9415f03c NumContArr: af810dd0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14396fe0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251785 ; free virtual = 312649

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14396fe0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251745 ; free virtual = 312609

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14396fe0c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251745 ; free virtual = 312609
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e640ea65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251723 ; free virtual = 312587
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.274  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 8b51cce9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251720 ; free virtual = 312584

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a67f6e33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251703 ; free virtual = 312567

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.943  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fa6c9440

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251684 ; free virtual = 312548
Phase 4 Rip-up And Reroute | Checksum: 1fa6c9440

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251684 ; free virtual = 312548

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fa6c9440

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251684 ; free virtual = 312548

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fa6c9440

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251684 ; free virtual = 312548
Phase 5 Delay and Skew Optimization | Checksum: 1fa6c9440

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251683 ; free virtual = 312547

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eb3b73fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251690 ; free virtual = 312554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.943  | TNS=0.000  | WHS=0.173  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1eb3b73fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251690 ; free virtual = 312554
Phase 6 Post Hold Fix | Checksum: 1eb3b73fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251692 ; free virtual = 312556

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00289945 %
  Global Horizontal Routing Utilization  = 0.00600068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 249c97545

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251690 ; free virtual = 312554

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 249c97545

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251688 ; free virtual = 312552

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f06dcf86

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251684 ; free virtual = 312548

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.943  | TNS=0.000  | WHS=0.173  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f06dcf86

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251683 ; free virtual = 312547
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251749 ; free virtual = 312613

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251748 ; free virtual = 312612
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251746 ; free virtual = 312610
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251734 ; free virtual = 312600
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.211 ; gain = 0.000 ; free physical = 251737 ; free virtual = 312604
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "MainClock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2775.656 ; gain = 0.000 ; free physical = 251162 ; free virtual = 311950
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:22:30 2022...
