

================================================================
== Vitis HLS Report for 'doitgen_Pipeline_VITIS_LOOP_16_3'
================================================================
* Date:           Mon May  5 03:28:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        doitgen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      597|      597|  2.985 us|  2.985 us|  597|  597|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_3  |      595|      595|       161|         15|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 161


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 161
* Pipeline : 1
  Pipeline-0 : II = 15, D = 161, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 164 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln19_59_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_59"   --->   Operation 167 'read' 'bitcast_ln19_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln19_57_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_57"   --->   Operation 168 'read' 'bitcast_ln19_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln19_55_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_55"   --->   Operation 169 'read' 'bitcast_ln19_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln19_53_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_53"   --->   Operation 170 'read' 'bitcast_ln19_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln19_51_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_51"   --->   Operation 171 'read' 'bitcast_ln19_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%bitcast_ln19_49_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_49"   --->   Operation 172 'read' 'bitcast_ln19_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln19_47_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_47"   --->   Operation 173 'read' 'bitcast_ln19_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln19_45_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_45"   --->   Operation 174 'read' 'bitcast_ln19_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln19_43_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_43"   --->   Operation 175 'read' 'bitcast_ln19_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln19_41_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_41"   --->   Operation 176 'read' 'bitcast_ln19_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln19_39_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_39"   --->   Operation 177 'read' 'bitcast_ln19_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln19_37_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_37"   --->   Operation 178 'read' 'bitcast_ln19_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln19_35_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_35"   --->   Operation 179 'read' 'bitcast_ln19_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln19_33_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_33"   --->   Operation 180 'read' 'bitcast_ln19_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln19_31_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_31"   --->   Operation 181 'read' 'bitcast_ln19_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln19_29_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_29"   --->   Operation 182 'read' 'bitcast_ln19_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln19_27_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_27"   --->   Operation 183 'read' 'bitcast_ln19_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln19_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_25"   --->   Operation 184 'read' 'bitcast_ln19_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln19_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_23"   --->   Operation 185 'read' 'bitcast_ln19_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln19_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_21"   --->   Operation 186 'read' 'bitcast_ln19_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln19_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_19"   --->   Operation 187 'read' 'bitcast_ln19_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln19_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_17"   --->   Operation 188 'read' 'bitcast_ln19_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln19_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_15"   --->   Operation 189 'read' 'bitcast_ln19_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln19_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_13"   --->   Operation 190 'read' 'bitcast_ln19_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln19_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_11"   --->   Operation 191 'read' 'bitcast_ln19_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln19_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_9"   --->   Operation 192 'read' 'bitcast_ln19_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln19_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_7"   --->   Operation 193 'read' 'bitcast_ln19_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln19_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_5"   --->   Operation 194 'read' 'bitcast_ln19_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln19_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_3"   --->   Operation 195 'read' 'bitcast_ln19_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln19_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln19_1"   --->   Operation 196 'read' 'bitcast_ln19_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %p"   --->   Operation 197 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_18_4"   --->   Operation 198 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_2 = load i5 %p" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16]   --->   Operation 199 'load' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.63ns)   --->   "%icmp_ln16 = icmp_eq  i5 %p_2, i5 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16]   --->   Operation 201 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 202 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.70ns)   --->   "%add_ln16 = add i5 %p_2, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16]   --->   Operation 203 'add' 'add_ln16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %VITIS_LOOP_18_4.split, void %for.inc36.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16]   --->   Operation 204 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %p_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16]   --->   Operation 205 'zext' 'p_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i5 %p_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 206 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%C4_addr = getelementptr i64 %C4, i64 0, i64 %p_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 207 'getelementptr' 'C4_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.70ns)   --->   "%add_ln19 = add i6 %zext_ln19_4, i6 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 208 'add' 'add_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i6 %add_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 209 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%C4_addr_1 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 210 'getelementptr' 'C4_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 211 [2/2] (1.20ns)   --->   "%C4_load = load i10 %C4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 211 'load' 'C4_load' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_1 : Operation 212 [2/2] (1.20ns)   --->   "%C4_load_1 = load i10 %C4_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 212 'load' 'C4_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_1 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln16 = store i5 %add_ln16, i5 %p" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16]   --->   Operation 213 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.90>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i5 %p_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 214 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.70ns)   --->   "%add_ln19_1 = add i7 %zext_ln19_2, i7 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 215 'add' 'add_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i7 %add_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 216 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%C4_addr_2 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 217 'getelementptr' 'C4_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.70ns)   --->   "%add_ln19_2 = add i7 %zext_ln19_2, i7 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 218 'add' 'add_ln19_2' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i7 %add_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 219 'zext' 'zext_ln19_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%C4_addr_3 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 220 'getelementptr' 'C4_addr_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 221 [1/2] (1.20ns)   --->   "%C4_load = load i10 %C4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 221 'load' 'C4_load' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_2 : Operation 222 [1/2] (1.20ns)   --->   "%C4_load_1 = load i10 %C4_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 222 'load' 'C4_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_2 : Operation 223 [2/2] (1.20ns)   --->   "%C4_load_2 = load i10 %C4_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 223 'load' 'C4_load_2' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_2 : Operation 224 [2/2] (1.20ns)   --->   "%C4_load_3 = load i10 %C4_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 224 'load' 'C4_load_3' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i5 %p_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 225 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.70ns)   --->   "%add_ln19_3 = add i8 %zext_ln19_3, i8 120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 226 'add' 'add_ln19_3' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i8 %add_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 227 'zext' 'zext_ln19_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%C4_addr_4 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 228 'getelementptr' 'C4_addr_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.70ns)   --->   "%add_ln19_4 = add i8 %zext_ln19_3, i8 150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 229 'add' 'add_ln19_4' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i8 %add_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 230 'zext' 'zext_ln19_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%C4_addr_5 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 231 'getelementptr' 'C4_addr_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i64 %C4_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 232 'bitcast' 'bitcast_ln19_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 233 [5/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln19_1_read, i64 %bitcast_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 233 'dmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i64 %C4_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 234 'bitcast' 'bitcast_ln19_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 235 [5/5] (3.33ns)   --->   "%mul_1 = dmul i64 %bitcast_ln19_3_read, i64 %bitcast_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 235 'dmul' 'mul_1' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/2] (1.20ns)   --->   "%C4_load_2 = load i10 %C4_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 236 'load' 'C4_load_2' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_3 : Operation 237 [1/2] (1.20ns)   --->   "%C4_load_3 = load i10 %C4_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 237 'load' 'C4_load_3' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_3 : Operation 238 [2/2] (1.20ns)   --->   "%C4_load_4 = load i10 %C4_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 238 'load' 'C4_load_4' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_3 : Operation 239 [2/2] (1.20ns)   --->   "%C4_load_5 = load i10 %C4_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 239 'load' 'C4_load_5' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln19_5 = add i8 %zext_ln19_3, i8 180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 240 'add' 'add_ln19_5' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i8 %add_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 241 'zext' 'zext_ln19_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%C4_addr_6 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 242 'getelementptr' 'C4_addr_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln19_6 = add i7 %zext_ln19_2, i7 82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 243 'add' 'add_ln19_6' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i7 %add_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 244 'sext' 'sext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i8 %sext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 245 'zext' 'zext_ln19_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%C4_addr_7 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 246 'getelementptr' 'C4_addr_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 247 [4/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln19_1_read, i64 %bitcast_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 247 'dmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [4/5] (3.33ns)   --->   "%mul_1 = dmul i64 %bitcast_ln19_3_read, i64 %bitcast_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 248 'dmul' 'mul_1' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i64 %C4_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 249 'bitcast' 'bitcast_ln19_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 250 [5/5] (3.33ns)   --->   "%mul_2 = dmul i64 %bitcast_ln19_5_read, i64 %bitcast_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 250 'dmul' 'mul_2' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i64 %C4_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 251 'bitcast' 'bitcast_ln19_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 252 [5/5] (3.33ns)   --->   "%mul_3 = dmul i64 %bitcast_ln19_7_read, i64 %bitcast_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 252 'dmul' 'mul_3' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/2] (1.20ns)   --->   "%C4_load_4 = load i10 %C4_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 253 'load' 'C4_load_4' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_4 : Operation 254 [1/2] (1.20ns)   --->   "%C4_load_5 = load i10 %C4_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 254 'load' 'C4_load_5' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_4 : Operation 255 [2/2] (1.20ns)   --->   "%C4_load_6 = load i10 %C4_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 255 'load' 'C4_load_6' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_4 : Operation 256 [2/2] (1.20ns)   --->   "%C4_load_7 = load i10 %C4_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 256 'load' 'C4_load_7' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %p_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 257 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.71ns)   --->   "%add_ln19_7 = add i9 %zext_ln19_1, i9 240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 258 'add' 'add_ln19_7' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i9 %add_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 259 'zext' 'zext_ln19_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%C4_addr_8 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 260 'getelementptr' 'C4_addr_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.71ns)   --->   "%add_ln19_8 = add i9 %zext_ln19_1, i9 270" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 261 'add' 'add_ln19_8' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i9 %add_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 262 'zext' 'zext_ln19_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%C4_addr_9 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 263 'getelementptr' 'C4_addr_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 264 [3/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln19_1_read, i64 %bitcast_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 264 'dmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [3/5] (3.33ns)   --->   "%mul_1 = dmul i64 %bitcast_ln19_3_read, i64 %bitcast_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 265 'dmul' 'mul_1' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [4/5] (3.33ns)   --->   "%mul_2 = dmul i64 %bitcast_ln19_5_read, i64 %bitcast_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 266 'dmul' 'mul_2' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [4/5] (3.33ns)   --->   "%mul_3 = dmul i64 %bitcast_ln19_7_read, i64 %bitcast_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 267 'dmul' 'mul_3' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i64 %C4_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 268 'bitcast' 'bitcast_ln19_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 269 [5/5] (3.33ns)   --->   "%mul_4 = dmul i64 %bitcast_ln19_9_read, i64 %bitcast_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 269 'dmul' 'mul_4' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i64 %C4_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 270 'bitcast' 'bitcast_ln19_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 271 [5/5] (3.33ns)   --->   "%mul_5 = dmul i64 %bitcast_ln19_11_read, i64 %bitcast_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 271 'dmul' 'mul_5' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/2] (1.20ns)   --->   "%C4_load_6 = load i10 %C4_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 272 'load' 'C4_load_6' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_5 : Operation 273 [1/2] (1.20ns)   --->   "%C4_load_7 = load i10 %C4_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 273 'load' 'C4_load_7' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_5 : Operation 274 [2/2] (1.20ns)   --->   "%C4_load_8 = load i10 %C4_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 274 'load' 'C4_load_8' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_5 : Operation 275 [2/2] (1.20ns)   --->   "%C4_load_9 = load i10 %C4_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 275 'load' 'C4_load_9' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 276 [1/1] (0.71ns)   --->   "%add_ln19_9 = add i9 %zext_ln19_1, i9 300" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 276 'add' 'add_ln19_9' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i9 %add_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 277 'zext' 'zext_ln19_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%C4_addr_10 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 278 'getelementptr' 'C4_addr_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.71ns)   --->   "%add_ln19_10 = add i9 %zext_ln19_1, i9 330" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 279 'add' 'add_ln19_10' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i9 %add_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 280 'zext' 'zext_ln19_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%C4_addr_11 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 281 'getelementptr' 'C4_addr_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 282 [2/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln19_1_read, i64 %bitcast_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 282 'dmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [2/5] (3.33ns)   --->   "%mul_1 = dmul i64 %bitcast_ln19_3_read, i64 %bitcast_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 283 'dmul' 'mul_1' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [3/5] (3.33ns)   --->   "%mul_2 = dmul i64 %bitcast_ln19_5_read, i64 %bitcast_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 284 'dmul' 'mul_2' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [3/5] (3.33ns)   --->   "%mul_3 = dmul i64 %bitcast_ln19_7_read, i64 %bitcast_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 285 'dmul' 'mul_3' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [4/5] (3.33ns)   --->   "%mul_4 = dmul i64 %bitcast_ln19_9_read, i64 %bitcast_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 286 'dmul' 'mul_4' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [4/5] (3.33ns)   --->   "%mul_5 = dmul i64 %bitcast_ln19_11_read, i64 %bitcast_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 287 'dmul' 'mul_5' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i64 %C4_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 288 'bitcast' 'bitcast_ln19_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 289 [5/5] (3.33ns)   --->   "%mul_6 = dmul i64 %bitcast_ln19_13_read, i64 %bitcast_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 289 'dmul' 'mul_6' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i64 %C4_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 290 'bitcast' 'bitcast_ln19_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 291 [5/5] (3.33ns)   --->   "%mul_7 = dmul i64 %bitcast_ln19_15_read, i64 %bitcast_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 291 'dmul' 'mul_7' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/2] (1.20ns)   --->   "%C4_load_8 = load i10 %C4_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 292 'load' 'C4_load_8' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_6 : Operation 293 [1/2] (1.20ns)   --->   "%C4_load_9 = load i10 %C4_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 293 'load' 'C4_load_9' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_6 : Operation 294 [2/2] (1.20ns)   --->   "%C4_load_10 = load i10 %C4_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 294 'load' 'C4_load_10' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_6 : Operation 295 [2/2] (1.20ns)   --->   "%C4_load_11 = load i10 %C4_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 295 'load' 'C4_load_11' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 296 [1/1] (0.71ns)   --->   "%add_ln19_11 = add i9 %zext_ln19_1, i9 360" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 296 'add' 'add_ln19_11' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i9 %add_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 297 'zext' 'zext_ln19_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%C4_addr_12 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 298 'getelementptr' 'C4_addr_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.70ns)   --->   "%add_ln19_12 = add i8 %zext_ln19_3, i8 134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 299 'add' 'add_ln19_12' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i8 %add_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 300 'sext' 'sext_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i9 %sext_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 301 'zext' 'zext_ln19_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%C4_addr_13 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 302 'getelementptr' 'C4_addr_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 303 [1/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln19_1_read, i64 %bitcast_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 303 'dmul' 'mul' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/5] (3.33ns)   --->   "%mul_1 = dmul i64 %bitcast_ln19_3_read, i64 %bitcast_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 304 'dmul' 'mul_1' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 305 [2/5] (3.33ns)   --->   "%mul_2 = dmul i64 %bitcast_ln19_5_read, i64 %bitcast_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 305 'dmul' 'mul_2' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [2/5] (3.33ns)   --->   "%mul_3 = dmul i64 %bitcast_ln19_7_read, i64 %bitcast_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 306 'dmul' 'mul_3' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [3/5] (3.33ns)   --->   "%mul_4 = dmul i64 %bitcast_ln19_9_read, i64 %bitcast_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 307 'dmul' 'mul_4' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [3/5] (3.33ns)   --->   "%mul_5 = dmul i64 %bitcast_ln19_11_read, i64 %bitcast_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 308 'dmul' 'mul_5' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [4/5] (3.33ns)   --->   "%mul_6 = dmul i64 %bitcast_ln19_13_read, i64 %bitcast_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 309 'dmul' 'mul_6' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [4/5] (3.33ns)   --->   "%mul_7 = dmul i64 %bitcast_ln19_15_read, i64 %bitcast_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 310 'dmul' 'mul_7' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i64 %C4_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 311 'bitcast' 'bitcast_ln19_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 312 [5/5] (3.33ns)   --->   "%mul_8 = dmul i64 %bitcast_ln19_17_read, i64 %bitcast_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 312 'dmul' 'mul_8' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln19_20 = bitcast i64 %C4_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 313 'bitcast' 'bitcast_ln19_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 314 [5/5] (3.33ns)   --->   "%mul_9 = dmul i64 %bitcast_ln19_19_read, i64 %bitcast_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 314 'dmul' 'mul_9' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/2] (1.20ns)   --->   "%C4_load_10 = load i10 %C4_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 315 'load' 'C4_load_10' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_7 : Operation 316 [1/2] (1.20ns)   --->   "%C4_load_11 = load i10 %C4_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 316 'load' 'C4_load_11' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_7 : Operation 317 [2/2] (1.20ns)   --->   "%C4_load_12 = load i10 %C4_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 317 'load' 'C4_load_12' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_7 : Operation 318 [2/2] (1.20ns)   --->   "%C4_load_13 = load i10 %C4_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 318 'load' 'C4_load_13' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 319 [1/1] (0.70ns)   --->   "%add_ln19_13 = add i8 %zext_ln19_3, i8 164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 319 'add' 'add_ln19_13' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i8 %add_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 320 'sext' 'sext_ln19_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i9 %sext_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 321 'zext' 'zext_ln19_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%C4_addr_14 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 322 'getelementptr' 'C4_addr_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.70ns)   --->   "%add_ln19_14 = add i7 %zext_ln19_2, i7 66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 323 'add' 'add_ln19_14' <Predicate = (!icmp_ln16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i7 %add_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 324 'sext' 'sext_ln19_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln19_19 = zext i9 %sext_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 325 'zext' 'zext_ln19_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%C4_addr_15 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 326 'getelementptr' 'C4_addr_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 327 [5/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 327 'dadd' 'add' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/5] (3.33ns)   --->   "%mul_2 = dmul i64 %bitcast_ln19_5_read, i64 %bitcast_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 328 'dmul' 'mul_2' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/5] (3.33ns)   --->   "%mul_3 = dmul i64 %bitcast_ln19_7_read, i64 %bitcast_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 329 'dmul' 'mul_3' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [2/5] (3.33ns)   --->   "%mul_4 = dmul i64 %bitcast_ln19_9_read, i64 %bitcast_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 330 'dmul' 'mul_4' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 331 [2/5] (3.33ns)   --->   "%mul_5 = dmul i64 %bitcast_ln19_11_read, i64 %bitcast_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 331 'dmul' 'mul_5' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [3/5] (3.33ns)   --->   "%mul_6 = dmul i64 %bitcast_ln19_13_read, i64 %bitcast_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 332 'dmul' 'mul_6' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [3/5] (3.33ns)   --->   "%mul_7 = dmul i64 %bitcast_ln19_15_read, i64 %bitcast_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 333 'dmul' 'mul_7' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 334 [4/5] (3.33ns)   --->   "%mul_8 = dmul i64 %bitcast_ln19_17_read, i64 %bitcast_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 334 'dmul' 'mul_8' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 335 [4/5] (3.33ns)   --->   "%mul_9 = dmul i64 %bitcast_ln19_19_read, i64 %bitcast_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 335 'dmul' 'mul_9' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln19_22 = bitcast i64 %C4_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 336 'bitcast' 'bitcast_ln19_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 337 [5/5] (3.33ns)   --->   "%mul_s = dmul i64 %bitcast_ln19_21_read, i64 %bitcast_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 337 'dmul' 'mul_s' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln19_24 = bitcast i64 %C4_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 338 'bitcast' 'bitcast_ln19_24' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 339 [5/5] (3.33ns)   --->   "%mul_10 = dmul i64 %bitcast_ln19_23_read, i64 %bitcast_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 339 'dmul' 'mul_10' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 340 [1/2] (1.20ns)   --->   "%C4_load_12 = load i10 %C4_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 340 'load' 'C4_load_12' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_8 : Operation 341 [1/2] (1.20ns)   --->   "%C4_load_13 = load i10 %C4_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 341 'load' 'C4_load_13' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_8 : Operation 342 [2/2] (1.20ns)   --->   "%C4_load_14 = load i10 %C4_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 342 'load' 'C4_load_14' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_8 : Operation 343 [2/2] (1.20ns)   --->   "%C4_load_15 = load i10 %C4_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 343 'load' 'C4_load_15' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %p_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 344 'zext' 'zext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %p_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 345 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i6 %tmp_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 346 'sext' 'sext_ln19_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln19_20 = zext i9 %sext_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 347 'zext' 'zext_ln19_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%C4_addr_16 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 348 'getelementptr' 'C4_addr_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.72ns)   --->   "%add_ln19_15 = add i10 %zext_ln19, i10 510" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 349 'add' 'add_ln19_15' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln19_21 = zext i10 %add_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 350 'zext' 'zext_ln19_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%C4_addr_17 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 351 'getelementptr' 'C4_addr_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 352 [4/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 352 'dadd' 'add' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [1/5] (3.33ns)   --->   "%mul_4 = dmul i64 %bitcast_ln19_9_read, i64 %bitcast_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 353 'dmul' 'mul_4' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [1/5] (3.33ns)   --->   "%mul_5 = dmul i64 %bitcast_ln19_11_read, i64 %bitcast_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 354 'dmul' 'mul_5' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [2/5] (3.33ns)   --->   "%mul_6 = dmul i64 %bitcast_ln19_13_read, i64 %bitcast_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 355 'dmul' 'mul_6' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [2/5] (3.33ns)   --->   "%mul_7 = dmul i64 %bitcast_ln19_15_read, i64 %bitcast_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 356 'dmul' 'mul_7' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [3/5] (3.33ns)   --->   "%mul_8 = dmul i64 %bitcast_ln19_17_read, i64 %bitcast_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 357 'dmul' 'mul_8' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [3/5] (3.33ns)   --->   "%mul_9 = dmul i64 %bitcast_ln19_19_read, i64 %bitcast_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 358 'dmul' 'mul_9' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [4/5] (3.33ns)   --->   "%mul_s = dmul i64 %bitcast_ln19_21_read, i64 %bitcast_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 359 'dmul' 'mul_s' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [4/5] (3.33ns)   --->   "%mul_10 = dmul i64 %bitcast_ln19_23_read, i64 %bitcast_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 360 'dmul' 'mul_10' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%bitcast_ln19_26 = bitcast i64 %C4_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 361 'bitcast' 'bitcast_ln19_26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 362 [5/5] (3.33ns)   --->   "%mul_11 = dmul i64 %bitcast_ln19_25_read, i64 %bitcast_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 362 'dmul' 'mul_11' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln19_28 = bitcast i64 %C4_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 363 'bitcast' 'bitcast_ln19_28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 364 [5/5] (3.33ns)   --->   "%mul_12 = dmul i64 %bitcast_ln19_27_read, i64 %bitcast_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 364 'dmul' 'mul_12' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 365 [1/2] (1.20ns)   --->   "%C4_load_14 = load i10 %C4_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 365 'load' 'C4_load_14' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_9 : Operation 366 [1/2] (1.20ns)   --->   "%C4_load_15 = load i10 %C4_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 366 'load' 'C4_load_15' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_9 : Operation 367 [2/2] (1.20ns)   --->   "%C4_load_16 = load i10 %C4_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 367 'load' 'C4_load_16' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_9 : Operation 368 [2/2] (1.20ns)   --->   "%C4_load_17 = load i10 %C4_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 368 'load' 'C4_load_17' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 369 [1/1] (0.72ns)   --->   "%add_ln19_16 = add i10 %zext_ln19, i10 540" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 369 'add' 'add_ln19_16' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln19_22 = zext i10 %add_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 370 'zext' 'zext_ln19_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%C4_addr_18 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 371 'getelementptr' 'C4_addr_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.72ns)   --->   "%add_ln19_17 = add i10 %zext_ln19, i10 570" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 372 'add' 'add_ln19_17' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln19_23 = zext i10 %add_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 373 'zext' 'zext_ln19_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%C4_addr_19 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 374 'getelementptr' 'C4_addr_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 375 [3/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 375 'dadd' 'add' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 376 [1/5] (3.33ns)   --->   "%mul_6 = dmul i64 %bitcast_ln19_13_read, i64 %bitcast_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 376 'dmul' 'mul_6' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [1/5] (3.33ns)   --->   "%mul_7 = dmul i64 %bitcast_ln19_15_read, i64 %bitcast_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 377 'dmul' 'mul_7' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 378 [2/5] (3.33ns)   --->   "%mul_8 = dmul i64 %bitcast_ln19_17_read, i64 %bitcast_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 378 'dmul' 'mul_8' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 379 [2/5] (3.33ns)   --->   "%mul_9 = dmul i64 %bitcast_ln19_19_read, i64 %bitcast_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 379 'dmul' 'mul_9' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 380 [3/5] (3.33ns)   --->   "%mul_s = dmul i64 %bitcast_ln19_21_read, i64 %bitcast_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 380 'dmul' 'mul_s' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 381 [3/5] (3.33ns)   --->   "%mul_10 = dmul i64 %bitcast_ln19_23_read, i64 %bitcast_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 381 'dmul' 'mul_10' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 382 [4/5] (3.33ns)   --->   "%mul_11 = dmul i64 %bitcast_ln19_25_read, i64 %bitcast_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 382 'dmul' 'mul_11' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 383 [4/5] (3.33ns)   --->   "%mul_12 = dmul i64 %bitcast_ln19_27_read, i64 %bitcast_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 383 'dmul' 'mul_12' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln19_30 = bitcast i64 %C4_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 384 'bitcast' 'bitcast_ln19_30' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 385 [5/5] (3.33ns)   --->   "%mul_13 = dmul i64 %bitcast_ln19_29_read, i64 %bitcast_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 385 'dmul' 'mul_13' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln19_32 = bitcast i64 %C4_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 386 'bitcast' 'bitcast_ln19_32' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_10 : Operation 387 [5/5] (3.33ns)   --->   "%mul_14 = dmul i64 %bitcast_ln19_31_read, i64 %bitcast_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 387 'dmul' 'mul_14' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 388 [1/2] (1.20ns)   --->   "%C4_load_16 = load i10 %C4_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 388 'load' 'C4_load_16' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_10 : Operation 389 [1/2] (1.20ns)   --->   "%C4_load_17 = load i10 %C4_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 389 'load' 'C4_load_17' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_10 : Operation 390 [2/2] (1.20ns)   --->   "%C4_load_18 = load i10 %C4_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 390 'load' 'C4_load_18' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_10 : Operation 391 [2/2] (1.20ns)   --->   "%C4_load_19 = load i10 %C4_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 391 'load' 'C4_load_19' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 392 [1/1] (0.72ns)   --->   "%add_ln19_18 = add i10 %zext_ln19, i10 600" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 392 'add' 'add_ln19_18' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln19_24 = zext i10 %add_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 393 'zext' 'zext_ln19_24' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%C4_addr_20 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 394 'getelementptr' 'C4_addr_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.72ns)   --->   "%add_ln19_19 = add i10 %zext_ln19, i10 630" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 395 'add' 'add_ln19_19' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln19_25 = zext i10 %add_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 396 'zext' 'zext_ln19_25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%C4_addr_21 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 397 'getelementptr' 'C4_addr_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 398 [2/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 398 'dadd' 'add' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [1/5] (3.33ns)   --->   "%mul_8 = dmul i64 %bitcast_ln19_17_read, i64 %bitcast_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 399 'dmul' 'mul_8' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/5] (3.33ns)   --->   "%mul_9 = dmul i64 %bitcast_ln19_19_read, i64 %bitcast_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 400 'dmul' 'mul_9' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [2/5] (3.33ns)   --->   "%mul_s = dmul i64 %bitcast_ln19_21_read, i64 %bitcast_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 401 'dmul' 'mul_s' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [2/5] (3.33ns)   --->   "%mul_10 = dmul i64 %bitcast_ln19_23_read, i64 %bitcast_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 402 'dmul' 'mul_10' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [3/5] (3.33ns)   --->   "%mul_11 = dmul i64 %bitcast_ln19_25_read, i64 %bitcast_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 403 'dmul' 'mul_11' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [3/5] (3.33ns)   --->   "%mul_12 = dmul i64 %bitcast_ln19_27_read, i64 %bitcast_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 404 'dmul' 'mul_12' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [4/5] (3.33ns)   --->   "%mul_13 = dmul i64 %bitcast_ln19_29_read, i64 %bitcast_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 405 'dmul' 'mul_13' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [4/5] (3.33ns)   --->   "%mul_14 = dmul i64 %bitcast_ln19_31_read, i64 %bitcast_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 406 'dmul' 'mul_14' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln19_34 = bitcast i64 %C4_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 407 'bitcast' 'bitcast_ln19_34' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 408 [5/5] (3.33ns)   --->   "%mul_15 = dmul i64 %bitcast_ln19_33_read, i64 %bitcast_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 408 'dmul' 'mul_15' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln19_36 = bitcast i64 %C4_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 409 'bitcast' 'bitcast_ln19_36' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 410 [5/5] (3.33ns)   --->   "%mul_16 = dmul i64 %bitcast_ln19_35_read, i64 %bitcast_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 410 'dmul' 'mul_16' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/2] (1.20ns)   --->   "%C4_load_18 = load i10 %C4_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 411 'load' 'C4_load_18' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_11 : Operation 412 [1/2] (1.20ns)   --->   "%C4_load_19 = load i10 %C4_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 412 'load' 'C4_load_19' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_11 : Operation 413 [2/2] (1.20ns)   --->   "%C4_load_20 = load i10 %C4_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 413 'load' 'C4_load_20' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_11 : Operation 414 [2/2] (1.20ns)   --->   "%C4_load_21 = load i10 %C4_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 414 'load' 'C4_load_21' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 415 [1/1] (0.72ns)   --->   "%add_ln19_20 = add i10 %zext_ln19, i10 660" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 415 'add' 'add_ln19_20' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln19_26 = zext i10 %add_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 416 'zext' 'zext_ln19_26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%C4_addr_22 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 417 'getelementptr' 'C4_addr_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.72ns)   --->   "%add_ln19_21 = add i10 %zext_ln19, i10 690" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 418 'add' 'add_ln19_21' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln19_27 = zext i10 %add_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 419 'zext' 'zext_ln19_27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%C4_addr_23 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 420 'getelementptr' 'C4_addr_23' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 421 [1/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 421 'dadd' 'add' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [1/5] (3.33ns)   --->   "%mul_s = dmul i64 %bitcast_ln19_21_read, i64 %bitcast_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 422 'dmul' 'mul_s' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 423 [1/5] (3.33ns)   --->   "%mul_10 = dmul i64 %bitcast_ln19_23_read, i64 %bitcast_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 423 'dmul' 'mul_10' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 424 [2/5] (3.33ns)   --->   "%mul_11 = dmul i64 %bitcast_ln19_25_read, i64 %bitcast_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 424 'dmul' 'mul_11' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [2/5] (3.33ns)   --->   "%mul_12 = dmul i64 %bitcast_ln19_27_read, i64 %bitcast_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 425 'dmul' 'mul_12' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [3/5] (3.33ns)   --->   "%mul_13 = dmul i64 %bitcast_ln19_29_read, i64 %bitcast_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 426 'dmul' 'mul_13' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 427 [3/5] (3.33ns)   --->   "%mul_14 = dmul i64 %bitcast_ln19_31_read, i64 %bitcast_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 427 'dmul' 'mul_14' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 428 [4/5] (3.33ns)   --->   "%mul_15 = dmul i64 %bitcast_ln19_33_read, i64 %bitcast_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 428 'dmul' 'mul_15' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [4/5] (3.33ns)   --->   "%mul_16 = dmul i64 %bitcast_ln19_35_read, i64 %bitcast_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 429 'dmul' 'mul_16' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln19_38 = bitcast i64 %C4_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 430 'bitcast' 'bitcast_ln19_38' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 431 [5/5] (3.33ns)   --->   "%mul_17 = dmul i64 %bitcast_ln19_37_read, i64 %bitcast_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 431 'dmul' 'mul_17' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln19_40 = bitcast i64 %C4_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 432 'bitcast' 'bitcast_ln19_40' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_12 : Operation 433 [5/5] (3.33ns)   --->   "%mul_18 = dmul i64 %bitcast_ln19_39_read, i64 %bitcast_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 433 'dmul' 'mul_18' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/2] (1.20ns)   --->   "%C4_load_20 = load i10 %C4_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 434 'load' 'C4_load_20' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_12 : Operation 435 [1/2] (1.20ns)   --->   "%C4_load_21 = load i10 %C4_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 435 'load' 'C4_load_21' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_12 : Operation 436 [2/2] (1.20ns)   --->   "%C4_load_22 = load i10 %C4_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 436 'load' 'C4_load_22' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_12 : Operation 437 [2/2] (1.20ns)   --->   "%C4_load_23 = load i10 %C4_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 437 'load' 'C4_load_23' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 438 [1/1] (0.72ns)   --->   "%add_ln19_22 = add i10 %zext_ln19, i10 720" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 438 'add' 'add_ln19_22' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln19_28 = zext i10 %add_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 439 'zext' 'zext_ln19_28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%C4_addr_24 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 440 'getelementptr' 'C4_addr_24' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 441 [1/1] (0.72ns)   --->   "%add_ln19_23 = add i10 %zext_ln19, i10 750" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 441 'add' 'add_ln19_23' <Predicate = (!icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln19_29 = zext i10 %add_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 442 'zext' 'zext_ln19_29' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%C4_addr_25 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 443 'getelementptr' 'C4_addr_25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 444 [5/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 444 'dadd' 'add_1' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 445 [1/5] (3.33ns)   --->   "%mul_11 = dmul i64 %bitcast_ln19_25_read, i64 %bitcast_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 445 'dmul' 'mul_11' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 446 [1/5] (3.33ns)   --->   "%mul_12 = dmul i64 %bitcast_ln19_27_read, i64 %bitcast_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 446 'dmul' 'mul_12' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [2/5] (3.33ns)   --->   "%mul_13 = dmul i64 %bitcast_ln19_29_read, i64 %bitcast_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 447 'dmul' 'mul_13' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 448 [2/5] (3.33ns)   --->   "%mul_14 = dmul i64 %bitcast_ln19_31_read, i64 %bitcast_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 448 'dmul' 'mul_14' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 449 [3/5] (3.33ns)   --->   "%mul_15 = dmul i64 %bitcast_ln19_33_read, i64 %bitcast_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 449 'dmul' 'mul_15' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 450 [3/5] (3.33ns)   --->   "%mul_16 = dmul i64 %bitcast_ln19_35_read, i64 %bitcast_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 450 'dmul' 'mul_16' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 451 [4/5] (3.33ns)   --->   "%mul_17 = dmul i64 %bitcast_ln19_37_read, i64 %bitcast_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 451 'dmul' 'mul_17' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [4/5] (3.33ns)   --->   "%mul_18 = dmul i64 %bitcast_ln19_39_read, i64 %bitcast_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 452 'dmul' 'mul_18' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln19_42 = bitcast i64 %C4_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 453 'bitcast' 'bitcast_ln19_42' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 454 [5/5] (3.33ns)   --->   "%mul_19 = dmul i64 %bitcast_ln19_41_read, i64 %bitcast_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 454 'dmul' 'mul_19' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln19_44 = bitcast i64 %C4_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 455 'bitcast' 'bitcast_ln19_44' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 456 [5/5] (3.33ns)   --->   "%mul_20 = dmul i64 %bitcast_ln19_43_read, i64 %bitcast_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 456 'dmul' 'mul_20' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 457 [1/2] (1.20ns)   --->   "%C4_load_22 = load i10 %C4_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 457 'load' 'C4_load_22' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_13 : Operation 458 [1/2] (1.20ns)   --->   "%C4_load_23 = load i10 %C4_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 458 'load' 'C4_load_23' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_13 : Operation 459 [2/2] (1.20ns)   --->   "%C4_load_24 = load i10 %C4_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 459 'load' 'C4_load_24' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_13 : Operation 460 [2/2] (1.20ns)   --->   "%C4_load_25 = load i10 %C4_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 460 'load' 'C4_load_25' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 461 [1/1] (0.71ns)   --->   "%add_ln19_24 = add i9 %zext_ln19_1, i9 268" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 461 'add' 'add_ln19_24' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i9 %add_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 462 'sext' 'sext_ln19_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln19_30 = zext i10 %sext_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 463 'zext' 'zext_ln19_30' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%C4_addr_26 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 464 'getelementptr' 'C4_addr_26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.71ns)   --->   "%add_ln19_25 = add i9 %zext_ln19_1, i9 298" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 465 'add' 'add_ln19_25' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i9 %add_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 466 'sext' 'sext_ln19_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln19_31 = zext i10 %sext_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 467 'zext' 'zext_ln19_31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%C4_addr_27 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 468 'getelementptr' 'C4_addr_27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 469 [4/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 469 'dadd' 'add_1' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 470 [1/5] (3.33ns)   --->   "%mul_13 = dmul i64 %bitcast_ln19_29_read, i64 %bitcast_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 470 'dmul' 'mul_13' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 471 [1/5] (3.33ns)   --->   "%mul_14 = dmul i64 %bitcast_ln19_31_read, i64 %bitcast_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 471 'dmul' 'mul_14' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [2/5] (3.33ns)   --->   "%mul_15 = dmul i64 %bitcast_ln19_33_read, i64 %bitcast_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 472 'dmul' 'mul_15' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [2/5] (3.33ns)   --->   "%mul_16 = dmul i64 %bitcast_ln19_35_read, i64 %bitcast_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 473 'dmul' 'mul_16' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 474 [3/5] (3.33ns)   --->   "%mul_17 = dmul i64 %bitcast_ln19_37_read, i64 %bitcast_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 474 'dmul' 'mul_17' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 475 [3/5] (3.33ns)   --->   "%mul_18 = dmul i64 %bitcast_ln19_39_read, i64 %bitcast_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 475 'dmul' 'mul_18' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [4/5] (3.33ns)   --->   "%mul_19 = dmul i64 %bitcast_ln19_41_read, i64 %bitcast_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 476 'dmul' 'mul_19' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 477 [4/5] (3.33ns)   --->   "%mul_20 = dmul i64 %bitcast_ln19_43_read, i64 %bitcast_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 477 'dmul' 'mul_20' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln19_46 = bitcast i64 %C4_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 478 'bitcast' 'bitcast_ln19_46' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 479 [5/5] (3.33ns)   --->   "%mul_21 = dmul i64 %bitcast_ln19_45_read, i64 %bitcast_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 479 'dmul' 'mul_21' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln19_48 = bitcast i64 %C4_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 480 'bitcast' 'bitcast_ln19_48' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_14 : Operation 481 [5/5] (3.33ns)   --->   "%mul_22 = dmul i64 %bitcast_ln19_47_read, i64 %bitcast_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 481 'dmul' 'mul_22' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/2] (1.20ns)   --->   "%C4_load_24 = load i10 %C4_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 482 'load' 'C4_load_24' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_14 : Operation 483 [1/2] (1.20ns)   --->   "%C4_load_25 = load i10 %C4_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 483 'load' 'C4_load_25' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_14 : Operation 484 [2/2] (1.20ns)   --->   "%C4_load_26 = load i10 %C4_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 484 'load' 'C4_load_26' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_14 : Operation 485 [2/2] (1.20ns)   --->   "%C4_load_27 = load i10 %C4_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 485 'load' 'C4_load_27' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 486 [1/1] (0.71ns)   --->   "%add_ln19_26 = add i9 %zext_ln19_1, i9 328" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 486 'add' 'add_ln19_26' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i9 %add_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 487 'sext' 'sext_ln19_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln19_32 = zext i10 %sext_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 488 'zext' 'zext_ln19_32' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%C4_addr_28 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 489 'getelementptr' 'C4_addr_28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (0.71ns)   --->   "%add_ln19_27 = add i9 %zext_ln19_1, i9 358" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 490 'add' 'add_ln19_27' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i9 %add_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 491 'sext' 'sext_ln19_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln19_33 = zext i10 %sext_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 492 'zext' 'zext_ln19_33' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%C4_addr_29 = getelementptr i64 %C4, i64 0, i64 %zext_ln19_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 493 'getelementptr' 'C4_addr_29' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 494 [3/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 494 'dadd' 'add_1' <Predicate = (!icmp_ln16)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/5] (3.33ns)   --->   "%mul_15 = dmul i64 %bitcast_ln19_33_read, i64 %bitcast_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 495 'dmul' 'mul_15' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/5] (3.33ns)   --->   "%mul_16 = dmul i64 %bitcast_ln19_35_read, i64 %bitcast_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 496 'dmul' 'mul_16' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 497 [2/5] (3.33ns)   --->   "%mul_17 = dmul i64 %bitcast_ln19_37_read, i64 %bitcast_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 497 'dmul' 'mul_17' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [2/5] (3.33ns)   --->   "%mul_18 = dmul i64 %bitcast_ln19_39_read, i64 %bitcast_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 498 'dmul' 'mul_18' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [3/5] (3.33ns)   --->   "%mul_19 = dmul i64 %bitcast_ln19_41_read, i64 %bitcast_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 499 'dmul' 'mul_19' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 500 [3/5] (3.33ns)   --->   "%mul_20 = dmul i64 %bitcast_ln19_43_read, i64 %bitcast_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 500 'dmul' 'mul_20' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [4/5] (3.33ns)   --->   "%mul_21 = dmul i64 %bitcast_ln19_45_read, i64 %bitcast_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 501 'dmul' 'mul_21' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [4/5] (3.33ns)   --->   "%mul_22 = dmul i64 %bitcast_ln19_47_read, i64 %bitcast_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 502 'dmul' 'mul_22' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln19_50 = bitcast i64 %C4_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 503 'bitcast' 'bitcast_ln19_50' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 504 [5/5] (3.33ns)   --->   "%mul_23 = dmul i64 %bitcast_ln19_49_read, i64 %bitcast_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 504 'dmul' 'mul_23' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln19_52 = bitcast i64 %C4_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 505 'bitcast' 'bitcast_ln19_52' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 506 [5/5] (3.33ns)   --->   "%mul_24 = dmul i64 %bitcast_ln19_51_read, i64 %bitcast_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 506 'dmul' 'mul_24' <Predicate = (!icmp_ln16)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/2] (1.20ns)   --->   "%C4_load_26 = load i10 %C4_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 507 'load' 'C4_load_26' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_15 : Operation 508 [1/2] (1.20ns)   --->   "%C4_load_27 = load i10 %C4_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 508 'load' 'C4_load_27' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_15 : Operation 509 [2/2] (1.20ns)   --->   "%C4_load_28 = load i10 %C4_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 509 'load' 'C4_load_28' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_15 : Operation 510 [2/2] (1.20ns)   --->   "%C4_load_29 = load i10 %C4_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 510 'load' 'C4_load_29' <Predicate = (!icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 511 [2/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 511 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 512 [1/5] (3.33ns)   --->   "%mul_17 = dmul i64 %bitcast_ln19_37_read, i64 %bitcast_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 512 'dmul' 'mul_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 513 [1/5] (3.33ns)   --->   "%mul_18 = dmul i64 %bitcast_ln19_39_read, i64 %bitcast_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 513 'dmul' 'mul_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 514 [2/5] (3.33ns)   --->   "%mul_19 = dmul i64 %bitcast_ln19_41_read, i64 %bitcast_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 514 'dmul' 'mul_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 515 [2/5] (3.33ns)   --->   "%mul_20 = dmul i64 %bitcast_ln19_43_read, i64 %bitcast_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 515 'dmul' 'mul_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 516 [3/5] (3.33ns)   --->   "%mul_21 = dmul i64 %bitcast_ln19_45_read, i64 %bitcast_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 516 'dmul' 'mul_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 517 [3/5] (3.33ns)   --->   "%mul_22 = dmul i64 %bitcast_ln19_47_read, i64 %bitcast_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 517 'dmul' 'mul_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 518 [4/5] (3.33ns)   --->   "%mul_23 = dmul i64 %bitcast_ln19_49_read, i64 %bitcast_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 518 'dmul' 'mul_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 519 [4/5] (3.33ns)   --->   "%mul_24 = dmul i64 %bitcast_ln19_51_read, i64 %bitcast_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 519 'dmul' 'mul_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln19_54 = bitcast i64 %C4_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 520 'bitcast' 'bitcast_ln19_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 521 [5/5] (3.33ns)   --->   "%mul_25 = dmul i64 %bitcast_ln19_53_read, i64 %bitcast_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 521 'dmul' 'mul_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%bitcast_ln19_56 = bitcast i64 %C4_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 522 'bitcast' 'bitcast_ln19_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [5/5] (3.33ns)   --->   "%mul_26 = dmul i64 %bitcast_ln19_55_read, i64 %bitcast_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 523 'dmul' 'mul_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 524 [1/2] (1.20ns)   --->   "%C4_load_28 = load i10 %C4_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 524 'load' 'C4_load_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_16 : Operation 525 [1/2] (1.20ns)   --->   "%C4_load_29 = load i10 %C4_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 525 'load' 'C4_load_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 526 [1/5] (2.89ns)   --->   "%add_1 = dadd i64 %add, i64 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 526 'dadd' 'add_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 527 [1/5] (3.33ns)   --->   "%mul_19 = dmul i64 %bitcast_ln19_41_read, i64 %bitcast_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 527 'dmul' 'mul_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 528 [1/5] (3.33ns)   --->   "%mul_20 = dmul i64 %bitcast_ln19_43_read, i64 %bitcast_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 528 'dmul' 'mul_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 529 [2/5] (3.33ns)   --->   "%mul_21 = dmul i64 %bitcast_ln19_45_read, i64 %bitcast_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 529 'dmul' 'mul_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 530 [2/5] (3.33ns)   --->   "%mul_22 = dmul i64 %bitcast_ln19_47_read, i64 %bitcast_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 530 'dmul' 'mul_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 531 [3/5] (3.33ns)   --->   "%mul_23 = dmul i64 %bitcast_ln19_49_read, i64 %bitcast_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 531 'dmul' 'mul_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 532 [3/5] (3.33ns)   --->   "%mul_24 = dmul i64 %bitcast_ln19_51_read, i64 %bitcast_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 532 'dmul' 'mul_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 533 [4/5] (3.33ns)   --->   "%mul_25 = dmul i64 %bitcast_ln19_53_read, i64 %bitcast_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 533 'dmul' 'mul_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 534 [4/5] (3.33ns)   --->   "%mul_26 = dmul i64 %bitcast_ln19_55_read, i64 %bitcast_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 534 'dmul' 'mul_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln19_58 = bitcast i64 %C4_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 535 'bitcast' 'bitcast_ln19_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 536 [5/5] (3.33ns)   --->   "%mul_27 = dmul i64 %bitcast_ln19_57_read, i64 %bitcast_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 536 'dmul' 'mul_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln19_60 = bitcast i64 %C4_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 537 'bitcast' 'bitcast_ln19_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 538 [5/5] (3.33ns)   --->   "%mul_28 = dmul i64 %bitcast_ln19_59_read, i64 %bitcast_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 538 'dmul' 'mul_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 539 [5/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 539 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 540 [1/5] (3.33ns)   --->   "%mul_21 = dmul i64 %bitcast_ln19_45_read, i64 %bitcast_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 540 'dmul' 'mul_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 541 [1/5] (3.33ns)   --->   "%mul_22 = dmul i64 %bitcast_ln19_47_read, i64 %bitcast_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 541 'dmul' 'mul_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 542 [2/5] (3.33ns)   --->   "%mul_23 = dmul i64 %bitcast_ln19_49_read, i64 %bitcast_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 542 'dmul' 'mul_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 543 [2/5] (3.33ns)   --->   "%mul_24 = dmul i64 %bitcast_ln19_51_read, i64 %bitcast_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 543 'dmul' 'mul_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 544 [3/5] (3.33ns)   --->   "%mul_25 = dmul i64 %bitcast_ln19_53_read, i64 %bitcast_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 544 'dmul' 'mul_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 545 [3/5] (3.33ns)   --->   "%mul_26 = dmul i64 %bitcast_ln19_55_read, i64 %bitcast_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 545 'dmul' 'mul_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 546 [4/5] (3.33ns)   --->   "%mul_27 = dmul i64 %bitcast_ln19_57_read, i64 %bitcast_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 546 'dmul' 'mul_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 547 [4/5] (3.33ns)   --->   "%mul_28 = dmul i64 %bitcast_ln19_59_read, i64 %bitcast_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 547 'dmul' 'mul_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 548 [4/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 548 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 549 [1/5] (3.33ns)   --->   "%mul_23 = dmul i64 %bitcast_ln19_49_read, i64 %bitcast_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 549 'dmul' 'mul_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 550 [1/5] (3.33ns)   --->   "%mul_24 = dmul i64 %bitcast_ln19_51_read, i64 %bitcast_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 550 'dmul' 'mul_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 551 [2/5] (3.33ns)   --->   "%mul_25 = dmul i64 %bitcast_ln19_53_read, i64 %bitcast_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 551 'dmul' 'mul_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 552 [2/5] (3.33ns)   --->   "%mul_26 = dmul i64 %bitcast_ln19_55_read, i64 %bitcast_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 552 'dmul' 'mul_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 553 [3/5] (3.33ns)   --->   "%mul_27 = dmul i64 %bitcast_ln19_57_read, i64 %bitcast_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 553 'dmul' 'mul_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 554 [3/5] (3.33ns)   --->   "%mul_28 = dmul i64 %bitcast_ln19_59_read, i64 %bitcast_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 554 'dmul' 'mul_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 555 [3/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 555 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 556 [1/5] (3.33ns)   --->   "%mul_25 = dmul i64 %bitcast_ln19_53_read, i64 %bitcast_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 556 'dmul' 'mul_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 557 [1/5] (3.33ns)   --->   "%mul_26 = dmul i64 %bitcast_ln19_55_read, i64 %bitcast_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 557 'dmul' 'mul_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 558 [2/5] (3.33ns)   --->   "%mul_27 = dmul i64 %bitcast_ln19_57_read, i64 %bitcast_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 558 'dmul' 'mul_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 559 [2/5] (3.33ns)   --->   "%mul_28 = dmul i64 %bitcast_ln19_59_read, i64 %bitcast_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 559 'dmul' 'mul_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 560 [2/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 560 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 561 [1/5] (3.33ns)   --->   "%mul_27 = dmul i64 %bitcast_ln19_57_read, i64 %bitcast_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 561 'dmul' 'mul_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 562 [1/5] (3.33ns)   --->   "%mul_28 = dmul i64 %bitcast_ln19_59_read, i64 %bitcast_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 562 'dmul' 'mul_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 563 [1/5] (2.89ns)   --->   "%add_2 = dadd i64 %add_1, i64 %mul_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 563 'dadd' 'add_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 564 [5/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 564 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 565 [4/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 565 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 566 [3/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 566 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 567 [2/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 567 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 568 [1/5] (2.89ns)   --->   "%add_3 = dadd i64 %add_2, i64 %mul_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 568 'dadd' 'add_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 569 [5/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 569 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.89>
ST_29 : Operation 570 [4/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 570 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.89>
ST_30 : Operation 571 [3/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 571 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.89>
ST_31 : Operation 572 [2/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 572 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.89>
ST_32 : Operation 573 [1/5] (2.89ns)   --->   "%add_4 = dadd i64 %add_3, i64 %mul_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 573 'dadd' 'add_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 574 [5/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 574 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 575 [4/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 575 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 576 [3/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 576 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 577 [2/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 577 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 578 [1/5] (2.89ns)   --->   "%add_5 = dadd i64 %add_4, i64 %mul_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 578 'dadd' 'add_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 579 [5/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 579 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 580 [4/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 580 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 581 [3/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 581 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 582 [2/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 582 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 583 [1/5] (2.89ns)   --->   "%add_6 = dadd i64 %add_5, i64 %mul_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 583 'dadd' 'add_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.89>
ST_44 : Operation 584 [5/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 584 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.89>
ST_45 : Operation 585 [4/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 585 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.89>
ST_46 : Operation 586 [3/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 586 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.89>
ST_47 : Operation 587 [2/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 587 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.89>
ST_48 : Operation 588 [1/5] (2.89ns)   --->   "%add_7 = dadd i64 %add_6, i64 %mul_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 588 'dadd' 'add_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.89>
ST_49 : Operation 589 [5/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 589 'dadd' 'add_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.89>
ST_50 : Operation 590 [4/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 590 'dadd' 'add_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.89>
ST_51 : Operation 591 [3/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 591 'dadd' 'add_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.89>
ST_52 : Operation 592 [2/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 592 'dadd' 'add_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.89>
ST_53 : Operation 593 [1/5] (2.89ns)   --->   "%add_8 = dadd i64 %add_7, i64 %mul_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 593 'dadd' 'add_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.89>
ST_54 : Operation 594 [5/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 594 'dadd' 'add_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.89>
ST_55 : Operation 595 [4/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 595 'dadd' 'add_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.89>
ST_56 : Operation 596 [3/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 596 'dadd' 'add_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.89>
ST_57 : Operation 597 [2/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 597 'dadd' 'add_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.89>
ST_58 : Operation 598 [1/5] (2.89ns)   --->   "%add_9 = dadd i64 %add_8, i64 %mul_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 598 'dadd' 'add_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.89>
ST_59 : Operation 599 [5/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 599 'dadd' 'add_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.89>
ST_60 : Operation 600 [4/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 600 'dadd' 'add_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.89>
ST_61 : Operation 601 [3/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 601 'dadd' 'add_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.89>
ST_62 : Operation 602 [2/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 602 'dadd' 'add_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.89>
ST_63 : Operation 603 [1/5] (2.89ns)   --->   "%add_s = dadd i64 %add_9, i64 %mul_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 603 'dadd' 'add_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.89>
ST_64 : Operation 604 [5/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 604 'dadd' 'add_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.89>
ST_65 : Operation 605 [4/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 605 'dadd' 'add_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.89>
ST_66 : Operation 606 [3/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 606 'dadd' 'add_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.89>
ST_67 : Operation 607 [2/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 607 'dadd' 'add_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.89>
ST_68 : Operation 608 [1/5] (2.89ns)   --->   "%add_10 = dadd i64 %add_s, i64 %mul_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 608 'dadd' 'add_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 0.00>

State 70 <SV = 69> <Delay = 2.89>
ST_70 : Operation 609 [5/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 609 'dadd' 'add_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.89>
ST_71 : Operation 610 [4/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 610 'dadd' 'add_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.89>
ST_72 : Operation 611 [3/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 611 'dadd' 'add_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.89>
ST_73 : Operation 612 [2/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 612 'dadd' 'add_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.89>
ST_74 : Operation 613 [1/5] (2.89ns)   --->   "%add_11 = dadd i64 %add_10, i64 %mul_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 613 'dadd' 'add_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.89>
ST_75 : Operation 614 [5/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 614 'dadd' 'add_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.89>
ST_76 : Operation 615 [4/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 615 'dadd' 'add_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.89>
ST_77 : Operation 616 [3/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 616 'dadd' 'add_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.89>
ST_78 : Operation 617 [2/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 617 'dadd' 'add_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.89>
ST_79 : Operation 618 [1/5] (2.89ns)   --->   "%add_12 = dadd i64 %add_11, i64 %mul_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 618 'dadd' 'add_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.89>
ST_80 : Operation 619 [5/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 619 'dadd' 'add_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.89>
ST_81 : Operation 620 [4/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 620 'dadd' 'add_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.89>
ST_82 : Operation 621 [3/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 621 'dadd' 'add_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.89>
ST_83 : Operation 622 [2/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 622 'dadd' 'add_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.89>
ST_84 : Operation 623 [1/5] (2.89ns)   --->   "%add_13 = dadd i64 %add_12, i64 %mul_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 623 'dadd' 'add_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.89>
ST_85 : Operation 624 [5/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 624 'dadd' 'add_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.89>
ST_86 : Operation 625 [4/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 625 'dadd' 'add_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.89>
ST_87 : Operation 626 [3/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 626 'dadd' 'add_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.89>
ST_88 : Operation 627 [2/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 627 'dadd' 'add_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.89>
ST_89 : Operation 628 [1/5] (2.89ns)   --->   "%add_14 = dadd i64 %add_13, i64 %mul_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 628 'dadd' 'add_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.89>
ST_90 : Operation 629 [5/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 629 'dadd' 'add_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.89>
ST_91 : Operation 630 [4/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 630 'dadd' 'add_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.89>
ST_92 : Operation 631 [3/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 631 'dadd' 'add_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.89>
ST_93 : Operation 632 [2/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 632 'dadd' 'add_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.89>
ST_94 : Operation 633 [1/5] (2.89ns)   --->   "%add_15 = dadd i64 %add_14, i64 %mul_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 633 'dadd' 'add_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.89>
ST_95 : Operation 634 [5/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 634 'dadd' 'add_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.89>
ST_96 : Operation 635 [4/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 635 'dadd' 'add_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.89>
ST_97 : Operation 636 [3/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 636 'dadd' 'add_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.89>
ST_98 : Operation 637 [2/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 637 'dadd' 'add_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.89>
ST_99 : Operation 638 [1/5] (2.89ns)   --->   "%add_16 = dadd i64 %add_15, i64 %mul_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 638 'dadd' 'add_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 0.00>

State 101 <SV = 100> <Delay = 2.89>
ST_101 : Operation 639 [5/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 639 'dadd' 'add_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.89>
ST_102 : Operation 640 [4/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 640 'dadd' 'add_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.89>
ST_103 : Operation 641 [3/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 641 'dadd' 'add_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.89>
ST_104 : Operation 642 [2/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 642 'dadd' 'add_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.89>
ST_105 : Operation 643 [1/5] (2.89ns)   --->   "%add_17 = dadd i64 %add_16, i64 %mul_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 643 'dadd' 'add_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.89>
ST_106 : Operation 644 [5/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 644 'dadd' 'add_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.89>
ST_107 : Operation 645 [4/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 645 'dadd' 'add_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.89>
ST_108 : Operation 646 [3/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 646 'dadd' 'add_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.89>
ST_109 : Operation 647 [2/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 647 'dadd' 'add_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.89>
ST_110 : Operation 648 [1/5] (2.89ns)   --->   "%add_18 = dadd i64 %add_17, i64 %mul_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 648 'dadd' 'add_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.89>
ST_111 : Operation 649 [5/5] (2.89ns)   --->   "%add_19 = dadd i64 %add_18, i64 %mul_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 649 'dadd' 'add_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.89>
ST_112 : Operation 650 [4/5] (2.89ns)   --->   "%add_19 = dadd i64 %add_18, i64 %mul_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 650 'dadd' 'add_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.89>
ST_113 : Operation 651 [3/5] (2.89ns)   --->   "%add_19 = dadd i64 %add_18, i64 %mul_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 651 'dadd' 'add_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.89>
ST_114 : Operation 652 [2/5] (2.89ns)   --->   "%add_19 = dadd i64 %add_18, i64 %mul_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 652 'dadd' 'add_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.89>
ST_115 : Operation 653 [1/5] (2.89ns)   --->   "%add_19 = dadd i64 %add_18, i64 %mul_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 653 'dadd' 'add_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.89>
ST_116 : Operation 654 [5/5] (2.89ns)   --->   "%add_20 = dadd i64 %add_19, i64 %mul_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 654 'dadd' 'add_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.89>
ST_117 : Operation 655 [4/5] (2.89ns)   --->   "%add_20 = dadd i64 %add_19, i64 %mul_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 655 'dadd' 'add_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.89>
ST_118 : Operation 656 [3/5] (2.89ns)   --->   "%add_20 = dadd i64 %add_19, i64 %mul_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 656 'dadd' 'add_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.89>
ST_119 : Operation 657 [2/5] (2.89ns)   --->   "%add_20 = dadd i64 %add_19, i64 %mul_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 657 'dadd' 'add_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.89>
ST_120 : Operation 658 [1/5] (2.89ns)   --->   "%add_20 = dadd i64 %add_19, i64 %mul_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 658 'dadd' 'add_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.89>
ST_121 : Operation 659 [5/5] (2.89ns)   --->   "%add_21 = dadd i64 %add_20, i64 %mul_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 659 'dadd' 'add_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.89>
ST_122 : Operation 660 [4/5] (2.89ns)   --->   "%add_21 = dadd i64 %add_20, i64 %mul_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 660 'dadd' 'add_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.89>
ST_123 : Operation 661 [3/5] (2.89ns)   --->   "%add_21 = dadd i64 %add_20, i64 %mul_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 661 'dadd' 'add_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.89>
ST_124 : Operation 662 [2/5] (2.89ns)   --->   "%add_21 = dadd i64 %add_20, i64 %mul_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 662 'dadd' 'add_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.89>
ST_125 : Operation 663 [1/5] (2.89ns)   --->   "%add_21 = dadd i64 %add_20, i64 %mul_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 663 'dadd' 'add_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.89>
ST_126 : Operation 664 [5/5] (2.89ns)   --->   "%add_22 = dadd i64 %add_21, i64 %mul_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 664 'dadd' 'add_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.89>
ST_127 : Operation 665 [4/5] (2.89ns)   --->   "%add_22 = dadd i64 %add_21, i64 %mul_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 665 'dadd' 'add_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.89>
ST_128 : Operation 666 [3/5] (2.89ns)   --->   "%add_22 = dadd i64 %add_21, i64 %mul_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 666 'dadd' 'add_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.89>
ST_129 : Operation 667 [2/5] (2.89ns)   --->   "%add_22 = dadd i64 %add_21, i64 %mul_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 667 'dadd' 'add_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.89>
ST_130 : Operation 668 [1/5] (2.89ns)   --->   "%add_22 = dadd i64 %add_21, i64 %mul_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 668 'dadd' 'add_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 0.00>

State 132 <SV = 131> <Delay = 2.89>
ST_132 : Operation 669 [5/5] (2.89ns)   --->   "%add_23 = dadd i64 %add_22, i64 %mul_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 669 'dadd' 'add_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.89>
ST_133 : Operation 670 [4/5] (2.89ns)   --->   "%add_23 = dadd i64 %add_22, i64 %mul_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 670 'dadd' 'add_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.89>
ST_134 : Operation 671 [3/5] (2.89ns)   --->   "%add_23 = dadd i64 %add_22, i64 %mul_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 671 'dadd' 'add_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.89>
ST_135 : Operation 672 [2/5] (2.89ns)   --->   "%add_23 = dadd i64 %add_22, i64 %mul_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 672 'dadd' 'add_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.89>
ST_136 : Operation 673 [1/5] (2.89ns)   --->   "%add_23 = dadd i64 %add_22, i64 %mul_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 673 'dadd' 'add_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.89>
ST_137 : Operation 674 [5/5] (2.89ns)   --->   "%add_24 = dadd i64 %add_23, i64 %mul_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 674 'dadd' 'add_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.89>
ST_138 : Operation 675 [4/5] (2.89ns)   --->   "%add_24 = dadd i64 %add_23, i64 %mul_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 675 'dadd' 'add_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.89>
ST_139 : Operation 676 [3/5] (2.89ns)   --->   "%add_24 = dadd i64 %add_23, i64 %mul_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 676 'dadd' 'add_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.89>
ST_140 : Operation 677 [2/5] (2.89ns)   --->   "%add_24 = dadd i64 %add_23, i64 %mul_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 677 'dadd' 'add_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.89>
ST_141 : Operation 678 [1/5] (2.89ns)   --->   "%add_24 = dadd i64 %add_23, i64 %mul_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 678 'dadd' 'add_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.89>
ST_142 : Operation 679 [5/5] (2.89ns)   --->   "%add_25 = dadd i64 %add_24, i64 %mul_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 679 'dadd' 'add_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.89>
ST_143 : Operation 680 [4/5] (2.89ns)   --->   "%add_25 = dadd i64 %add_24, i64 %mul_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 680 'dadd' 'add_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.89>
ST_144 : Operation 681 [3/5] (2.89ns)   --->   "%add_25 = dadd i64 %add_24, i64 %mul_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 681 'dadd' 'add_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.89>
ST_145 : Operation 682 [2/5] (2.89ns)   --->   "%add_25 = dadd i64 %add_24, i64 %mul_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 682 'dadd' 'add_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.89>
ST_146 : Operation 683 [1/5] (2.89ns)   --->   "%add_25 = dadd i64 %add_24, i64 %mul_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 683 'dadd' 'add_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 704 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 704 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 147 <SV = 146> <Delay = 2.89>
ST_147 : Operation 684 [5/5] (2.89ns)   --->   "%add_26 = dadd i64 %add_25, i64 %mul_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 684 'dadd' 'add_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.89>
ST_148 : Operation 685 [4/5] (2.89ns)   --->   "%add_26 = dadd i64 %add_25, i64 %mul_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 685 'dadd' 'add_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.89>
ST_149 : Operation 686 [3/5] (2.89ns)   --->   "%add_26 = dadd i64 %add_25, i64 %mul_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 686 'dadd' 'add_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.89>
ST_150 : Operation 687 [2/5] (2.89ns)   --->   "%add_26 = dadd i64 %add_25, i64 %mul_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 687 'dadd' 'add_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.89>
ST_151 : Operation 688 [1/5] (2.89ns)   --->   "%add_26 = dadd i64 %add_25, i64 %mul_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 688 'dadd' 'add_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 2.89>
ST_152 : Operation 689 [5/5] (2.89ns)   --->   "%add_27 = dadd i64 %add_26, i64 %mul_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 689 'dadd' 'add_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.89>
ST_153 : Operation 690 [4/5] (2.89ns)   --->   "%add_27 = dadd i64 %add_26, i64 %mul_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 690 'dadd' 'add_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.89>
ST_154 : Operation 691 [3/5] (2.89ns)   --->   "%add_27 = dadd i64 %add_26, i64 %mul_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 691 'dadd' 'add_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.89>
ST_155 : Operation 692 [2/5] (2.89ns)   --->   "%add_27 = dadd i64 %add_26, i64 %mul_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 692 'dadd' 'add_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.89>
ST_156 : Operation 693 [1/5] (2.89ns)   --->   "%add_27 = dadd i64 %add_26, i64 %mul_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 693 'dadd' 'add_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.89>
ST_157 : Operation 694 [5/5] (2.89ns)   --->   "%add_28 = dadd i64 %add_27, i64 %mul_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 694 'dadd' 'add_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.89>
ST_158 : Operation 695 [4/5] (2.89ns)   --->   "%add_28 = dadd i64 %add_27, i64 %mul_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 695 'dadd' 'add_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.89>
ST_159 : Operation 696 [3/5] (2.89ns)   --->   "%add_28 = dadd i64 %add_27, i64 %mul_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 696 'dadd' 'add_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.89>
ST_160 : Operation 697 [2/5] (2.89ns)   --->   "%add_28 = dadd i64 %add_27, i64 %mul_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 697 'dadd' 'add_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.61>
ST_161 : Operation 698 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:6]   --->   Operation 698 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 699 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i64 %sum, i64 0, i64 %p_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:17]   --->   Operation 699 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 700 [1/5] (2.89ns)   --->   "%add_28 = dadd i64 %add_27, i64 %mul_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 700 'dadd' 'add_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 701 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %add_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 701 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 702 [1/1] (0.71ns)   --->   "%store_ln19 = store i64 %bitcast_ln19, i5 %sum_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 702 'store' 'store_ln19' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_161 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_18_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16]   --->   Operation 703 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.91ns
The critical path consists of the following:
	'alloca' operation ('p') [33]  (0 ns)
	'load' operation ('p', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:16) on local variable 'p' [69]  (0 ns)
	'add' operation ('add_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [83]  (0.706 ns)
	'getelementptr' operation ('C4_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [85]  (0 ns)
	'load' operation ('C4_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'C4' [185]  (1.2 ns)

 <State 2>: 1.91ns
The critical path consists of the following:
	'add' operation ('add_ln19_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [86]  (0.706 ns)
	'getelementptr' operation ('C4_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [88]  (0 ns)
	'load' operation ('C4_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) on array 'C4' [189]  (1.2 ns)

 <State 3>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [183]  (3.33 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [183]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [183]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [183]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [183]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [191]  (3.33 ns)

 <State 9>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [199]  (3.33 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [207]  (3.33 ns)

 <State 11>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [215]  (3.33 ns)

 <State 12>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [223]  (3.33 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [231]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [239]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [247]  (3.33 ns)

 <State 16>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [255]  (3.33 ns)

 <State 17>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [263]  (3.33 ns)

 <State 18>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [271]  (3.33 ns)

 <State 19>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [279]  (3.33 ns)

 <State 20>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [287]  (3.33 ns)

 <State 21>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [295]  (3.33 ns)

 <State 22>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [192]  (2.9 ns)

 <State 23>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [196]  (2.9 ns)

 <State 24>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [196]  (2.9 ns)

 <State 25>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [196]  (2.9 ns)

 <State 26>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [196]  (2.9 ns)

 <State 27>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [196]  (2.9 ns)

 <State 28>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [200]  (2.9 ns)

 <State 29>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [200]  (2.9 ns)

 <State 30>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [200]  (2.9 ns)

 <State 31>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [200]  (2.9 ns)

 <State 32>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [200]  (2.9 ns)

 <State 33>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [204]  (2.9 ns)

 <State 34>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [204]  (2.9 ns)

 <State 35>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [204]  (2.9 ns)

 <State 36>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [204]  (2.9 ns)

 <State 37>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [204]  (2.9 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [208]  (2.9 ns)

 <State 40>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [208]  (2.9 ns)

 <State 41>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [208]  (2.9 ns)

 <State 42>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [208]  (2.9 ns)

 <State 43>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [208]  (2.9 ns)

 <State 44>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [212]  (2.9 ns)

 <State 45>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [212]  (2.9 ns)

 <State 46>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [212]  (2.9 ns)

 <State 47>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [212]  (2.9 ns)

 <State 48>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [212]  (2.9 ns)

 <State 49>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [216]  (2.9 ns)

 <State 50>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [216]  (2.9 ns)

 <State 51>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [216]  (2.9 ns)

 <State 52>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [216]  (2.9 ns)

 <State 53>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [216]  (2.9 ns)

 <State 54>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [220]  (2.9 ns)

 <State 55>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [220]  (2.9 ns)

 <State 56>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [220]  (2.9 ns)

 <State 57>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [220]  (2.9 ns)

 <State 58>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [220]  (2.9 ns)

 <State 59>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [224]  (2.9 ns)

 <State 60>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [224]  (2.9 ns)

 <State 61>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [224]  (2.9 ns)

 <State 62>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [224]  (2.9 ns)

 <State 63>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [224]  (2.9 ns)

 <State 64>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [228]  (2.9 ns)

 <State 65>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [228]  (2.9 ns)

 <State 66>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [228]  (2.9 ns)

 <State 67>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [228]  (2.9 ns)

 <State 68>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [228]  (2.9 ns)

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [232]  (2.9 ns)

 <State 71>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [232]  (2.9 ns)

 <State 72>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [232]  (2.9 ns)

 <State 73>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [232]  (2.9 ns)

 <State 74>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [232]  (2.9 ns)

 <State 75>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [236]  (2.9 ns)

 <State 76>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [236]  (2.9 ns)

 <State 77>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [236]  (2.9 ns)

 <State 78>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [236]  (2.9 ns)

 <State 79>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [236]  (2.9 ns)

 <State 80>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [240]  (2.9 ns)

 <State 81>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [240]  (2.9 ns)

 <State 82>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [240]  (2.9 ns)

 <State 83>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [240]  (2.9 ns)

 <State 84>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [240]  (2.9 ns)

 <State 85>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [244]  (2.9 ns)

 <State 86>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [244]  (2.9 ns)

 <State 87>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [244]  (2.9 ns)

 <State 88>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [244]  (2.9 ns)

 <State 89>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [244]  (2.9 ns)

 <State 90>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [248]  (2.9 ns)

 <State 91>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [248]  (2.9 ns)

 <State 92>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [248]  (2.9 ns)

 <State 93>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [248]  (2.9 ns)

 <State 94>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [248]  (2.9 ns)

 <State 95>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [252]  (2.9 ns)

 <State 96>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [252]  (2.9 ns)

 <State 97>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [252]  (2.9 ns)

 <State 98>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [252]  (2.9 ns)

 <State 99>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [252]  (2.9 ns)

 <State 100>: 0ns
The critical path consists of the following:

 <State 101>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [256]  (2.9 ns)

 <State 102>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [256]  (2.9 ns)

 <State 103>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [256]  (2.9 ns)

 <State 104>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [256]  (2.9 ns)

 <State 105>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [256]  (2.9 ns)

 <State 106>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [260]  (2.9 ns)

 <State 107>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [260]  (2.9 ns)

 <State 108>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [260]  (2.9 ns)

 <State 109>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [260]  (2.9 ns)

 <State 110>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [260]  (2.9 ns)

 <State 111>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [264]  (2.9 ns)

 <State 112>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [264]  (2.9 ns)

 <State 113>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [264]  (2.9 ns)

 <State 114>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [264]  (2.9 ns)

 <State 115>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [264]  (2.9 ns)

 <State 116>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [268]  (2.9 ns)

 <State 117>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [268]  (2.9 ns)

 <State 118>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [268]  (2.9 ns)

 <State 119>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [268]  (2.9 ns)

 <State 120>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [268]  (2.9 ns)

 <State 121>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [272]  (2.9 ns)

 <State 122>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [272]  (2.9 ns)

 <State 123>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [272]  (2.9 ns)

 <State 124>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [272]  (2.9 ns)

 <State 125>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [272]  (2.9 ns)

 <State 126>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [276]  (2.9 ns)

 <State 127>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [276]  (2.9 ns)

 <State 128>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [276]  (2.9 ns)

 <State 129>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [276]  (2.9 ns)

 <State 130>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [276]  (2.9 ns)

 <State 131>: 0ns
The critical path consists of the following:

 <State 132>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [280]  (2.9 ns)

 <State 133>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [280]  (2.9 ns)

 <State 134>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [280]  (2.9 ns)

 <State 135>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [280]  (2.9 ns)

 <State 136>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [280]  (2.9 ns)

 <State 137>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [284]  (2.9 ns)

 <State 138>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [284]  (2.9 ns)

 <State 139>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [284]  (2.9 ns)

 <State 140>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [284]  (2.9 ns)

 <State 141>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [284]  (2.9 ns)

 <State 142>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [288]  (2.9 ns)

 <State 143>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [288]  (2.9 ns)

 <State 144>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [288]  (2.9 ns)

 <State 145>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [288]  (2.9 ns)

 <State 146>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [288]  (2.9 ns)

 <State 147>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [292]  (2.9 ns)

 <State 148>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [292]  (2.9 ns)

 <State 149>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [292]  (2.9 ns)

 <State 150>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [292]  (2.9 ns)

 <State 151>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [292]  (2.9 ns)

 <State 152>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [296]  (2.9 ns)

 <State 153>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [296]  (2.9 ns)

 <State 154>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [296]  (2.9 ns)

 <State 155>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [296]  (2.9 ns)

 <State 156>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [296]  (2.9 ns)

 <State 157>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [300]  (2.9 ns)

 <State 158>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [300]  (2.9 ns)

 <State 159>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [300]  (2.9 ns)

 <State 160>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [300]  (2.9 ns)

 <State 161>: 3.61ns
The critical path consists of the following:
	'dadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) [300]  (2.9 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19) of variable 'bitcast_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19 on array 'sum' [302]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
