\lstdefinelanguage{VerilogAMS}%
	{
	morekeywords=[0]={ %Verilog XL reserved keywords
		specify, endspecify, follow, invert, unknown, latchhigh, latchlow, pulselow, pulsehigh, ifnone, femtosecs, picosecs, nanosecs, microsecs, millisecs, seconds, picofarads, volts, megahertz, centigrade, package, endpackage, module, macromodule, endmodule, primitive, endprimitive, parameter, input, output, inout, reg, integer, time, real, event, task, endtask, function, endfunction, table, endtable, defparam, when, wire, wand, wor, tri, triand, trior, trireg, tri0, tri1, supply0, supply1, buf, not, and, nand, or, nor, xor, xnor, bufif0, bufif1, notif0, notif1, nmos, rnmos, pmos, rpmos, cmos, rcmos, pulldown, pullup, rtran, rtranif0, rtranif1, tran, tranif0, tranif1, strong0, strong1, pull0, pull1, weak0, weak1, highz0, highz1, small, medium, large, scalared, vectored, signed, assign, deassign, force, release, initial, always, begin, end, fork, join, if, else, case, casez, casex, endcase, default, forever, repeat, while, for, wait, posedge, negedge, edge, disable, specparam, realtime, strength, attribute, endattribute, const, use},%
	morekeywords=[1]{% Verilog AMS reserved keywords
		above, abs, absdelay, abstol, acos, acosh, ac_stim, aliasparam, always, analog, analysis, and, asin, asinh, assign, atan, atan2, atanh, begin, bound_step, branch, buf, bufif0, bufif1, case, casex, casez, ceil, cmos, connectrules, cos, cosh, cross, ddt, ddx, deassign, default, defparam, delay, disable, discipline, discontinuity, driver_update, edge, else, end, endcase, endconnectrules, enddiscipline, endfunction, endmodule, endnature, endparamset, endprimitive, endspecify, endtable, endtask, event, exclude, exp, final_step, flicker_noise, floor, flow, for, force, forever, fork, from, function, generate, genvar, ground, highz0, highz1, hypot, idt, idtmod, if, ifnone, inf, initial, initial_step, inout, input, integer, join, laplace_nd, laplace_np, laplace_zd, laplace_zp, large, last_crossing, limexp, ln, localparam, log, macromodule, max, medium, min, module, nand, nature, negedge, net_resolution, nmos, noise_table, nor, not, notif0, notif1, or, output, parameter, pmos, posedge, potential, pow, primitive, pull0, pull1, pullup, pulldown, pwr, rcmos, real, realtime, reg, release, repeat, rnmos, rpmos, rtran, rtranif0, rtranif1, scalared, sin, sinh, slew, small, specify, specparam, sqrt, strobe, strong0, strong1, supply0, supply1, table, table_model, tan, tanh, task, temperature, time, timer, tran, tranif0, tranif1, transition, tri, tri0, tri1, triand, trior, trireg, vectored, vt, wait, wand, weak0, weak1, while, white_noise, wire, wor, wreal, xnor, xor, zi_nd, zi_np, zi_zd, zi_zp, abstol, access, bound_step, ddt_nature, delay, discontinuity, idt_nature, temperature, abstol, access, continuous, ddt_nature, discrete, domain, idt_nature, units, connect, merged, resolveto, split, wreal, electrical, V, I},%
	morekeywords=[2]{% system tasks and functions
		$bitstoreal,$countdrivers,$display,$fclose,$fdisplay,$fmonitor,$fopen,$fstrobe,$fwrite,$finish,$getpattern,$history,$incsave,$input,$itor,$key,$list,$log,$monitor,$monitoroff,$monitoron,$nokey,$strobe,$display,$random,$abstime,$dist,$dist_uniform,$dist_normal,$dist_exponential,$dist_poisson,$dist_chi_square,$dist_t,$dist_erlang,$stop,$bound_step},%
	morekeywords=[3]{`define, `endmacro, `macro, `optimize_data, `nooptimize_data, `remove_gatenames, `noremove_gatenames, `remove_netnames, `noremove_netnames, `accelerate, `noaccelerate, `default_nettyp, `e, `unconnected_drive, `nounconnected_drive, `pull0, `pull1, `autoexpand_vectornets, `expand_vectornets, `noexpand_vectornets, `automacmods, `noautomacmods, `timescale, `s, `ms, `us, `ns, `ps, `fs, `typdelays, `mindelays, `maxdelays, `celldefine, `endcelldefine, `nocheck_behavior, `check_behavior, `suppress_faults, `nosuppress_faults, `delay_mode_path, `delay_mode_distributed, `delay_mode_unit, `delay_mode_zero, `enable_portfaults, `disable_portfaults, `default_rswitch_strength, `default_switch_strength, `default_trireg_strength, `ifdef, `else, `endif, `include, `default_decay_time, `infinite, `undef, `pre_16a_paths, `end_pre_16a_paths, `switch, `default, `XL, `resistive, `rs_technology, `name, `lowthresh, `highthresh, `resistance, `mapres, `mapcap, `slope, `dynamic_low, `dynamic_high, `n_channel, `rn_channel, `p_channel, `rp_channel, `depletion, `rdepletion, `pullup, `pulldown, `strong1, `strong0, `weak1, `weak0, `large1, `large0, `medium1, `medium0, `small1, `small0, `cox, `deltal, `deltaw, `ldiff, `cgo, `xa, `cdiff, `uselib, `bpi, `nobpi, `default_discipline,`default_transition},%
	alsoletter=\`,%
	sensitive,%
	morecomment=[s]{/*}{*/},%
	morecomment=[l]//,% nonstandard
	morestring=[b]"%
	}[keywords,comments,strings]% 
