

================================================================
== Vitis HLS Report for 'PE_549'
================================================================
* Date:           Tue Sep  5 11:12:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3076|     3076|  30.760 us|  30.760 us|  3076|  3076|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3074|     3074|         4|          1|          1|  3072|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 7 'alloca' 'k_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 8 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_6_10, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_6_9, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_9_7, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_9_6, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln7 = store i12 0, i12 %k_02" [systolic_array.cpp:7]   --->   Operation 13 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [systolic_array.cpp:7]   --->   Operation 14 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = load i12 %k_02" [systolic_array.cpp:7]   --->   Operation 15 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.99ns)   --->   "%icmp_ln7 = icmp_eq  i12 %k, i12 3072" [systolic_array.cpp:7]   --->   Operation 16 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%k_140 = add i12 %k, i12 1" [systolic_array.cpp:7]   --->   Operation 18 'add' 'k_140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.body.split, void %for.end.loopexit" [systolic_array.cpp:7]   --->   Operation 19 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln7 = store i12 %k_140, i12 %k_02" [systolic_array.cpp:7]   --->   Operation 20 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 21 [1/1] (3.63ns)   --->   "%a_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %A_fifo_9_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'a_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%b_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %B_fifo_6_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'b_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %A_fifo_9_7, i24 %a_V" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %B_fifo_6_10, i24 %b_V" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 6.54>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i24 %a_V"   --->   Operation 25 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1393_111 = sext i24 %b_V"   --->   Operation 26 'sext' 'sext_ln1393_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (6.54ns)   --->   "%mul_ln1393 = mul i40 %sext_ln1393_111, i40 %sext_ln1393"   --->   Operation 27 'mul' 'mul_ln1393' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_load = load i24 %lhs" [systolic_array.cpp:15]   --->   Operation 36 'load' 'lhs_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln15 = ret i24 %lhs_load" [systolic_array.cpp:15]   --->   Operation 37 'ret' 'ret_ln15' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_load_111 = load i24 %lhs"   --->   Operation 28 'load' 'lhs_load_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [systolic_array.cpp:8]   --->   Operation 29 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [systolic_array.cpp:7]   --->   Operation 30 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_125 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %lhs_load_111, i16 0"   --->   Operation 31 'bitconcatenate' 'lhs_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.87ns)   --->   "%ret_V = add i40 %mul_ln1393, i40 %lhs_125"   --->   Operation 32 'add' 'ret_V' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %ret_V, i32 16, i32 39"   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln7 = store i24 %trunc_ln, i24 %lhs" [systolic_array.cpp:7]   --->   Operation 34 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [systolic_array.cpp:7]   --->   Operation 35 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_9_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_9_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_02              (alloca           ) [ 01000]
lhs               (alloca           ) [ 01111]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln7         (store            ) [ 00000]
br_ln7            (br               ) [ 00000]
k                 (load             ) [ 00000]
icmp_ln7          (icmp             ) [ 01110]
empty             (speclooptripcount) [ 00000]
k_140             (add              ) [ 00000]
br_ln7            (br               ) [ 00000]
store_ln7         (store            ) [ 00000]
a_V               (read             ) [ 01010]
b_V               (read             ) [ 01010]
write_ln174       (write            ) [ 00000]
write_ln174       (write            ) [ 00000]
sext_ln1393       (sext             ) [ 00000]
sext_ln1393_111   (sext             ) [ 00000]
mul_ln1393        (mul              ) [ 01001]
lhs_load_111      (load             ) [ 00000]
specpipeline_ln8  (specpipeline     ) [ 00000]
specloopname_ln7  (specloopname     ) [ 00000]
lhs_125           (bitconcatenate   ) [ 00000]
ret_V             (add              ) [ 00000]
trunc_ln          (partselect       ) [ 00000]
store_ln7         (store            ) [ 00000]
br_ln7            (br               ) [ 00000]
lhs_load          (load             ) [ 00000]
ret_ln15          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_9_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_9_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_9_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_9_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_6_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_6_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_02_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_02/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="lhs_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_V_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="24" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="0"/>
<pin id="61" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_V_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="24" slack="0"/>
<pin id="66" dir="0" index="1" bw="24" slack="0"/>
<pin id="67" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln174_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="24" slack="0"/>
<pin id="73" dir="0" index="2" bw="24" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln174_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="0"/>
<pin id="81" dir="0" index="2" bw="24" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln7_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="k_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln7_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_140_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_140/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln7_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="12" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sext_ln1393_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="1"/>
<pin id="113" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln1393_111_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="1"/>
<pin id="116" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_111/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mul_ln1393_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="24" slack="0"/>
<pin id="119" dir="0" index="1" bw="24" slack="0"/>
<pin id="120" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1393/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="lhs_load_111_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="24" slack="3"/>
<pin id="125" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_111/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lhs_125_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="40" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_125/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="ret_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="40" slack="1"/>
<pin id="136" dir="0" index="1" bw="40" slack="0"/>
<pin id="137" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="24" slack="0"/>
<pin id="141" dir="0" index="1" bw="40" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="0" index="3" bw="7" slack="0"/>
<pin id="144" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln7_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="24" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="3"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lhs_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="2"/>
<pin id="156" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="k_02_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k_02 "/>
</bind>
</comp>

<comp id="164" class="1005" name="lhs_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="2"/>
<pin id="166" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="171" class="1005" name="icmp_ln7_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="2"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="175" class="1005" name="a_V_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="1"/>
<pin id="177" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="180" class="1005" name="b_V_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="1"/>
<pin id="182" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="185" class="1005" name="mul_ln1393_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="40" slack="1"/>
<pin id="187" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1393 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="58" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="64" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="111" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="134" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="153"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="50" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="167"><net_src comp="54" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="174"><net_src comp="94" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="58" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="183"><net_src comp="64" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="188"><net_src comp="117" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_9_7 | {2 }
	Port: B_fifo_6_10 | {2 }
 - Input state : 
	Port: PE.549 : A_fifo_9_6 | {2 }
	Port: PE.549 : B_fifo_6_9 | {2 }
  - Chain level:
	State 1
		store_ln7 : 1
		k : 1
		icmp_ln7 : 2
		k_140 : 2
		br_ln7 : 3
		store_ln7 : 3
	State 2
	State 3
		mul_ln1393 : 1
		ret_ln15 : 1
	State 4
		lhs_125 : 1
		ret_V : 2
		trunc_ln : 3
		store_ln7 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |       k_140_fu_100      |    0    |    0    |    12   |
|          |       ret_V_fu_134      |    0    |    0    |    47   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln1393_fu_117    |    1    |    0    |    38   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |      icmp_ln7_fu_94     |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   read   |      a_V_read_fu_58     |    0    |    0    |    0    |
|          |      b_V_read_fu_64     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_70 |    0    |    0    |    0    |
|          | write_ln174_write_fu_78 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln1393_fu_111   |    0    |    0    |    0    |
|          |  sext_ln1393_111_fu_114 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      lhs_125_fu_126     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_139     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   109   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    a_V_reg_175   |   24   |
|    b_V_reg_180   |   24   |
| icmp_ln7_reg_171 |    1   |
|   k_02_reg_157   |   12   |
|    lhs_reg_164   |   24   |
|mul_ln1393_reg_185|   40   |
+------------------+--------+
|       Total      |   125  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   125  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   125  |   109  |
+-----------+--------+--------+--------+
