

================================================================
== Vitis HLS Report for 'case_5'
================================================================
* Date:           Tue Sep 16 15:44:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_data_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14" [HLS/case_5/case_5.cc:46]   --->   Operation 24 'read' 'in_data_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in15 = trunc i16 %in_data_14_read" [HLS/case_5/case_5.cc:46]   --->   Operation 25 'trunc' 'in15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17" [HLS/case_5/case_5.cc:52]   --->   Operation 26 'read' 'in_data_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in18 = trunc i16 %in_data_17_read" [HLS/case_5/case_5.cc:52]   --->   Operation 27 'trunc' 'in18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_data_23_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_23" [HLS/case_5/case_5.cc:64]   --->   Operation 28 'read' 'in_data_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i5 %in15" [HLS/case_5/case_5.cc:225]   --->   Operation 29 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i4 %in18" [HLS/case_5/case_5.cc:225]   --->   Operation 30 'sext' 'sext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.49ns)   --->   "%m27 = mul i7 %sext_ln225, i7 %sext_ln225_1" [HLS/case_5/case_5.cc:225]   --->   Operation 31 'mul' 'm27' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i16 %in_data_23_read" [HLS/case_5/case_5.cc:229]   --->   Operation 32 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i7 %m27" [HLS/case_5/case_5.cc:229]   --->   Operation 33 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node add_ln236)   --->   "%m31 = mul i8 %trunc_ln229, i8 %sext_ln229" [HLS/case_5/case_5.cc:229]   --->   Operation 34 'mul' 'm31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 9.27>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in10 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9" [HLS/case_5/case_5.cc:36]   --->   Operation 35 'read' 'in10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_data_20_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_20" [HLS/case_5/case_5.cc:58]   --->   Operation 36 'read' 'in_data_20_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%in21 = trunc i16 %in_data_20_read" [HLS/case_5/case_5.cc:58]   --->   Operation 37 'trunc' 'in21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/3] (1.05ns) (grouped into DSP with root node add_ln236)   --->   "%m31 = mul i8 %trunc_ln229, i8 %sext_ln229" [HLS/case_5/case_5.cc:229]   --->   Operation 38 'mul' 'm31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i16 %in10" [HLS/case_5/case_5.cc:230]   --->   Operation 39 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln230_1 = zext i8 %in21" [HLS/case_5/case_5.cc:230]   --->   Operation 40 'zext' 'zext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (9.27ns)   --->   "%mul_ln230 = mul i17 %zext_ln230, i17 %zext_ln230_1" [HLS/case_5/case_5.cc:230]   --->   Operation 41 'mul' 'mul_ln230' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%m32 = trunc i17 %mul_ln230" [HLS/case_5/case_5.cc:231]   --->   Operation 42 'trunc' 'm32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specfucore_ln7 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln230, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:7]   --->   Operation 43 'specfucore' 'specfucore_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln232_1 = trunc i16 %in_data_20_read" [HLS/case_5/case_5.cc:232]   --->   Operation 44 'trunc' 'trunc_ln232_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln251_1 = trunc i17 %mul_ln230" [HLS/case_5/case_5.cc:251]   --->   Operation 45 'trunc' 'trunc_ln251_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.27>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in_data_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_3" [HLS/case_5/case_5.cc:24]   --->   Operation 46 'read' 'in_data_3_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6" [HLS/case_5/case_5.cc:30]   --->   Operation 47 'read' 'in_data_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%in23 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_22" [HLS/case_5/case_5.cc:62]   --->   Operation 48 'read' 'in23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%in_data_24_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_24" [HLS/case_5/case_5.cc:66]   --->   Operation 49 'read' 'in_data_24_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%in25 = trunc i16 %in_data_24_read" [HLS/case_5/case_5.cc:66]   --->   Operation 50 'trunc' 'in25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i3 %in25" [HLS/case_5/case_5.cc:224]   --->   Operation 51 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln224_1 = sext i16 %in23" [HLS/case_5/case_5.cc:224]   --->   Operation 52 'sext' 'sext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (9.27ns)   --->   "%mul_ln224 = mul i19 %sext_ln224_1, i19 %sext_ln224" [HLS/case_5/case_5.cc:224]   --->   Operation 53 'mul' 'mul_ln224' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specfucore_ln1 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln224, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:1]   --->   Operation 54 'specfucore' 'specfucore_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%m26 = trunc i19 %mul_ln224" [HLS/case_5/case_5.cc:224]   --->   Operation 55 'trunc' 'm26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i16 %in_data_6_read" [HLS/case_5/case_5.cc:227]   --->   Operation 56 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = trunc i16 %in_data_3_read" [HLS/case_5/case_5.cc:227]   --->   Operation 57 'trunc' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.35ns)   --->   "%m29 = mul i9 %trunc_ln227, i9 %trunc_ln227_1" [HLS/case_5/case_5.cc:227]   --->   Operation 58 'mul' 'm29' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i19 %mul_ln224" [HLS/case_5/case_5.cc:228]   --->   Operation 59 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln236)   --->   "%m31 = mul i8 %trunc_ln229, i8 %sext_ln229" [HLS/case_5/case_5.cc:229]   --->   Operation 60 'mul' 'm31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln236 = add i8 %m32, i8 %m31" [HLS/case_5/case_5.cc:236]   --->   Operation 61 'add' 'add_ln236' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i19 %mul_ln224" [HLS/case_5/case_5.cc:233]   --->   Operation 62 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln224, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:17]   --->   Operation 63 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln248_1 = trunc i16 %in_data_24_read" [HLS/case_5/case_5.cc:248]   --->   Operation 64 'trunc' 'trunc_ln248_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.27>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%in_data_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_5" [HLS/case_5/case_5.cc:28]   --->   Operation 65 'read' 'in_data_5_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%in6 = trunc i16 %in_data_5_read" [HLS/case_5/case_5.cc:28]   --->   Operation 66 'trunc' 'in6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%in_data_11_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_11" [HLS/case_5/case_5.cc:40]   --->   Operation 67 'read' 'in_data_11_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in12 = trunc i16 %in_data_11_read" [HLS/case_5/case_5.cc:40]   --->   Operation 68 'trunc' 'in12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%in_data_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_12" [HLS/case_5/case_5.cc:42]   --->   Operation 69 'read' 'in_data_12_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%in13 = trunc i16 %in_data_12_read" [HLS/case_5/case_5.cc:42]   --->   Operation 70 'trunc' 'in13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%in_data_21_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_21" [HLS/case_5/case_5.cc:60]   --->   Operation 71 'read' 'in_data_21_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in22 = trunc i16 %in_data_21_read" [HLS/case_5/case_5.cc:60]   --->   Operation 72 'trunc' 'in22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i5 %in15" [HLS/case_5/case_5.cc:226]   --->   Operation 73 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln226_1 = sext i6 %in6" [HLS/case_5/case_5.cc:226]   --->   Operation 74 'sext' 'sext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (5.38ns)   --->   "%mul_ln226 = mul i11 %sext_ln226_1, i11 %sext_ln226" [HLS/case_5/case_5.cc:226]   --->   Operation 75 'mul' 'mul_ln226' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln226, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:3]   --->   Operation 76 'specfucore' 'specfucore_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%m28 = trunc i11 %mul_ln226" [HLS/case_5/case_5.cc:226]   --->   Operation 77 'trunc' 'm28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln228_1 = trunc i16 %in_data_12_read" [HLS/case_5/case_5.cc:228]   --->   Operation 78 'trunc' 'trunc_ln228_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (4.17ns)   --->   "%m30 = mul i8 %trunc_ln228, i8 %trunc_ln228_1" [HLS/case_5/case_5.cc:228]   --->   Operation 79 'mul' 'm30' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln236 = add i8 %m32, i8 %m31" [HLS/case_5/case_5.cc:236]   --->   Operation 80 'add' 'add_ln236' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i8 %add_ln236" [HLS/case_5/case_5.cc:232]   --->   Operation 81 'trunc' 'trunc_ln232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.49ns)   --->   "%m34 = mul i5 %trunc_ln232, i5 %trunc_ln232_1" [HLS/case_5/case_5.cc:232]   --->   Operation 82 'mul' 'm34' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i7 %m27" [HLS/case_5/case_5.cc:233]   --->   Operation 83 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i16 %m26" [HLS/case_5/case_5.cc:233]   --->   Operation 84 'zext' 'zext_ln233_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (9.27ns)   --->   "%mul_ln233 = mul i19 %zext_ln233_1, i19 %sext_ln233" [HLS/case_5/case_5.cc:233]   --->   Operation 85 'mul' 'mul_ln233' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%m35 = trunc i19 %mul_ln233" [HLS/case_5/case_5.cc:233]   --->   Operation 86 'trunc' 'm35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specfucore_ln10 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln233, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:10]   --->   Operation 87 'specfucore' 'specfucore_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i7 %in13" [HLS/case_5/case_5.cc:234]   --->   Operation 88 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln234 = sext i3 %in12" [HLS/case_5/case_5.cc:234]   --->   Operation 89 'sext' 'sext_ln234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (5.90ns)   --->   "%mul_ln234 = mul i10 %zext_ln234, i10 %sext_ln234" [HLS/case_5/case_5.cc:234]   --->   Operation 90 'mul' 'mul_ln234' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%m36 = trunc i10 %mul_ln234" [HLS/case_5/case_5.cc:234]   --->   Operation 91 'trunc' 'm36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln234, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:11]   --->   Operation 92 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i10 %in22" [HLS/case_5/case_5.cc:235]   --->   Operation 93 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.07ns)   --->   "%add_ln235 = add i16 %m26, i16 %sext_ln235" [HLS/case_5/case_5.cc:235]   --->   Operation 94 'add' 'add_ln235' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (4.17ns)   --->   "%m38 = mul i8 %add_ln236, i8 %trunc_ln229" [HLS/case_5/case_5.cc:236]   --->   Operation 95 'mul' 'm38' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i16 %in_data_21_read" [HLS/case_5/case_5.cc:237]   --->   Operation 96 'trunc' 'trunc_ln237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i8 %m30" [HLS/case_5/case_5.cc:244]   --->   Operation 97 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln244 = add i6 %m28, i6 %trunc_ln244" [HLS/case_5/case_5.cc:244]   --->   Operation 98 'add' 'add_ln244' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i9 %m29" [HLS/case_5/case_5.cc:246]   --->   Operation 99 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (9.27ns)   --->   "%mul_ln246 = mul i19 %zext_ln233_1, i19 %zext_ln246" [HLS/case_5/case_5.cc:246]   --->   Operation 100 'mul' 'mul_ln246' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%m48 = trunc i19 %mul_ln246" [HLS/case_5/case_5.cc:246]   --->   Operation 101 'trunc' 'm48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln246, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:23]   --->   Operation 102 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %m30" [HLS/case_5/case_5.cc:248]   --->   Operation 103 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.56ns)   --->   "%m50 = add i2 %trunc_ln248, i2 %trunc_ln248_1" [HLS/case_5/case_5.cc:248]   --->   Operation 104 'add' 'm50' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %m38" [HLS/case_5/case_5.cc:250]   --->   Operation 105 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i19 %mul_ln246" [HLS/case_5/case_5.cc:251]   --->   Operation 106 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln380 = sext i9 %m35" [HLS/case_5/case_5.cc:380]   --->   Operation 107 'sext' 'sext_ln380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln380 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln380" [HLS/case_5/case_5.cc:380]   --->   Operation 108 'write' 'write_ln380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln381 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %add_ln235" [HLS/case_5/case_5.cc:381]   --->   Operation 109 'write' 'write_ln381' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.27>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%in_data_18_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_18" [HLS/case_5/case_5.cc:54]   --->   Operation 110 'read' 'in_data_18_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%in19 = trunc i16 %in_data_18_read" [HLS/case_5/case_5.cc:54]   --->   Operation 111 'trunc' 'in19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %in19" [HLS/case_5/case_5.cc:53]   --->   Operation 112 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i7 %trunc_ln233" [HLS/case_5/case_5.cc:233]   --->   Operation 113 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (3.49ns)   --->   "%m39 = mul i5 %m34, i5 %trunc_ln237" [HLS/case_5/case_5.cc:237]   --->   Operation 114 'mul' 'm39' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln238_1 = sext i8 %m38" [HLS/case_5/case_5.cc:238]   --->   Operation 115 'sext' 'sext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln238_3 = sext i5 %m34" [HLS/case_5/case_5.cc:238]   --->   Operation 116 'sext' 'sext_ln238_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln238_4 = sext i5 %m34" [HLS/case_5/case_5.cc:238]   --->   Operation 117 'sext' 'sext_ln238_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (6.42ns)   --->   "%mul_ln238 = mul i13 %sext_ln238_1, i13 %sext_ln238_4" [HLS/case_5/case_5.cc:238]   --->   Operation 118 'mul' 'mul_ln238' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specfucore_ln15 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln238, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:15]   --->   Operation 119 'specfucore' 'specfucore_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%m40 = trunc i13 %mul_ln238" [HLS/case_5/case_5.cc:238]   --->   Operation 120 'trunc' 'm40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln239 = sext i5 %m34" [HLS/case_5/case_5.cc:239]   --->   Operation 121 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln239_1 = sext i4 %in18" [HLS/case_5/case_5.cc:239]   --->   Operation 122 'sext' 'sext_ln239_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.78ns)   --->   "%m41 = add i6 %sext_ln239, i6 %sext_ln239_1" [HLS/case_5/case_5.cc:239]   --->   Operation 123 'add' 'm41' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (4.17ns)   --->   "%m43 = mul i8 %in21, i8 %m30" [HLS/case_5/case_5.cc:241]   --->   Operation 124 'mul' 'm43' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i6 %m41" [HLS/case_5/case_5.cc:242]   --->   Operation 125 'trunc' 'trunc_ln242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i2 %trunc_ln242" [HLS/case_5/case_5.cc:242]   --->   Operation 126 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (2.09ns)   --->   "%mul_ln242 = mul i4 %zext_ln242, i4 %zext_ln53" [HLS/case_5/case_5.cc:242]   --->   Operation 127 'mul' 'mul_ln242' <Predicate = true> <Delay = 2.09> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%m44 = trunc i4 %mul_ln242" [HLS/case_5/case_5.cc:242]   --->   Operation 128 'trunc' 'm44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln242, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:19]   --->   Operation 129 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (5.90ns)   --->   "%mul_ln243 = mul i12 %zext_ln233, i12 %sext_ln238_3" [HLS/case_5/case_5.cc:243]   --->   Operation 130 'mul' 'mul_ln243' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%m45 = trunc i12 %mul_ln243" [HLS/case_5/case_5.cc:243]   --->   Operation 131 'trunc' 'm45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln243, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:20]   --->   Operation 132 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i12 %mul_ln243" [HLS/case_5/case_5.cc:247]   --->   Operation 133 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i5 %m39" [HLS/case_5/case_5.cc:250]   --->   Operation 134 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (3.78ns)   --->   "%m52 = mul i6 %trunc_ln250, i6 %sext_ln250" [HLS/case_5/case_5.cc:250]   --->   Operation 135 'mul' 'm52' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (2.34ns)   --->   "%m53 = mul i4 %trunc_ln251, i4 %trunc_ln251_1" [HLS/case_5/case_5.cc:251]   --->   Operation 136 'mul' 'm53' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i8 %m38" [HLS/case_5/case_5.cc:254]   --->   Operation 137 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln254_1 = sext i9 %m48" [HLS/case_5/case_5.cc:254]   --->   Operation 138 'sext' 'sext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (4.35ns)   --->   "%m56 = mul i12 %sext_ln254_1, i12 %sext_ln254" [HLS/case_5/case_5.cc:254]   --->   Operation 139 'mul' 'm56' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i13 %mul_ln238" [HLS/case_5/case_5.cc:260]   --->   Operation 140 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = trunc i5 %m39" [HLS/case_5/case_5.cc:260]   --->   Operation 141 'trunc' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i2 %m50" [HLS/case_5/case_5.cc:265]   --->   Operation 142 'sext' 'sext_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i6 %add_ln244" [HLS/case_5/case_5.cc:265]   --->   Operation 143 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (5.38ns)   --->   "%mul_ln265 = mul i8 %zext_ln265, i8 %sext_ln265" [HLS/case_5/case_5.cc:265]   --->   Operation 144 'mul' 'mul_ln265' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%m67 = trunc i8 %mul_ln265" [HLS/case_5/case_5.cc:265]   --->   Operation 145 'trunc' 'm67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln265, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:42]   --->   Operation 146 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i8 %m43" [HLS/case_5/case_5.cc:266]   --->   Operation 147 'trunc' 'trunc_ln266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i4 %m53" [HLS/case_5/case_5.cc:271]   --->   Operation 148 'trunc' 'trunc_ln271' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.85>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i8 %m38" [HLS/case_5/case_5.cc:238]   --->   Operation 149 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln238_2 = sext i5 %m34" [HLS/case_5/case_5.cc:238]   --->   Operation 150 'sext' 'sext_ln238_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i6 %m41" [HLS/case_5/case_5.cc:242]   --->   Operation 151 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i2 %m44" [HLS/case_5/case_5.cc:247]   --->   Operation 152 'sext' 'sext_ln247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (1.65ns)   --->   "%m49 = add i3 %trunc_ln247, i3 %sext_ln247" [HLS/case_5/case_5.cc:247]   --->   Operation 153 'add' 'm49' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %m43" [HLS/case_5/case_5.cc:249]   --->   Operation 154 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (6.42ns)   --->   "%mul_ln249 = mul i14 %zext_ln249, i14 %sext_ln242" [HLS/case_5/case_5.cc:249]   --->   Operation 155 'mul' 'mul_ln249' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%m51 = trunc i14 %mul_ln249" [HLS/case_5/case_5.cc:249]   --->   Operation 156 'trunc' 'm51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln249, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:26]   --->   Operation 157 'specfucore' 'specfucore_ln26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln252 = sext i2 %m44" [HLS/case_5/case_5.cc:252]   --->   Operation 158 'sext' 'sext_ln252' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (4.86ns)   --->   "%mul_ln252 = mul i7 %sext_ln238_2, i7 %sext_ln252" [HLS/case_5/case_5.cc:252]   --->   Operation 159 'mul' 'mul_ln252' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln252, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:29]   --->   Operation 160 'specfucore' 'specfucore_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%m54 = trunc i7 %mul_ln252" [HLS/case_5/case_5.cc:252]   --->   Operation 161 'trunc' 'm54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i12 %m56" [HLS/case_5/case_5.cc:255]   --->   Operation 162 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i8 %m32" [HLS/case_5/case_5.cc:255]   --->   Operation 163 'sext' 'sext_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (7.85ns)   --->   "%mul_ln255 = mul i20 %zext_ln255, i20 %sext_ln255" [HLS/case_5/case_5.cc:255]   --->   Operation 164 'mul' 'mul_ln255' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%m57 = trunc i20 %mul_ln255" [HLS/case_5/case_5.cc:255]   --->   Operation 165 'trunc' 'm57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:32]   --->   Operation 166 'specfucore' 'specfucore_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln256_3 = sext i4 %m53" [HLS/case_5/case_5.cc:256]   --->   Operation 167 'sext' 'sext_ln256_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i9 %m48" [HLS/case_5/case_5.cc:258]   --->   Operation 168 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i7 %m45" [HLS/case_5/case_5.cc:258]   --->   Operation 169 'sext' 'sext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (6.78ns)   --->   "%mul_ln258 = mul i16 %sext_ln258, i16 %sext_ln258_1" [HLS/case_5/case_5.cc:258]   --->   Operation 170 'mul' 'mul_ln258' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln258, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:35]   --->   Operation 171 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%m60 = trunc i16 %mul_ln258" [HLS/case_5/case_5.cc:258]   --->   Operation 172 'trunc' 'm60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (2.34ns)   --->   "%m62 = mul i4 %trunc_ln260, i4 %trunc_ln260_1" [HLS/case_5/case_5.cc:260]   --->   Operation 173 'mul' 'm62' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (6.42ns)   --->   "%mul_ln261 = mul i14 %sext_ln238, i14 %sext_ln242" [HLS/case_5/case_5.cc:261]   --->   Operation 174 'mul' 'mul_ln261' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln261, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:38]   --->   Operation 175 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%m63 = trunc i14 %mul_ln261" [HLS/case_5/case_5.cc:261]   --->   Operation 176 'trunc' 'm63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i12 %m56" [HLS/case_5/case_5.cc:262]   --->   Operation 177 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (7.85ns)   --->   "%mul_ln262 = mul i15 %zext_ln262, i15 %sext_ln256_3" [HLS/case_5/case_5.cc:262]   --->   Operation 178 'mul' 'mul_ln262' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%m64 = trunc i15 %mul_ln262" [HLS/case_5/case_5.cc:262]   --->   Operation 179 'trunc' 'm64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:39]   --->   Operation 180 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln382 = sext i6 %m54" [HLS/case_5/case_5.cc:382]   --->   Operation 181 'sext' 'sext_ln382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln382 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln382" [HLS/case_5/case_5.cc:382]   --->   Operation 182 'write' 'write_ln382' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln383 = sext i14 %m60" [HLS/case_5/case_5.cc:383]   --->   Operation 183 'sext' 'sext_ln383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln383 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln383" [HLS/case_5/case_5.cc:383]   --->   Operation 184 'write' 'write_ln383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln384 = sext i8 %m63" [HLS/case_5/case_5.cc:384]   --->   Operation 185 'sext' 'sext_ln384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%write_ln384 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln384" [HLS/case_5/case_5.cc:384]   --->   Operation 186 'write' 'write_ln384' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.13>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i7 %m36" [HLS/case_5/case_5.cc:245]   --->   Operation 187 'sext' 'sext_ln245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln245_1 = sext i11 %m40" [HLS/case_5/case_5.cc:245]   --->   Operation 188 'sext' 'sext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (1.63ns)   --->   "%m47 = add i12 %sext_ln245_1, i12 %sext_ln245" [HLS/case_5/case_5.cc:245]   --->   Operation 189 'add' 'm47' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i8 %m51" [HLS/case_5/case_5.cc:253]   --->   Operation 190 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (4.17ns)   --->   "%m55 = mul i12 %sext_ln253, i12 %sext_ln238_3" [HLS/case_5/case_5.cc:253]   --->   Operation 191 'mul' 'm55' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln259 = sext i3 %m49" [HLS/case_5/case_5.cc:259]   --->   Operation 192 'sext' 'sext_ln259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln259_1 = sext i6 %m52" [HLS/case_5/case_5.cc:259]   --->   Operation 193 'sext' 'sext_ln259_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (3.78ns)   --->   "%m61 = mul i8 %sext_ln259_1, i8 %sext_ln259" [HLS/case_5/case_5.cc:259]   --->   Operation 194 'mul' 'm61' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i12 %m47" [HLS/case_5/case_5.cc:263]   --->   Operation 195 'trunc' 'trunc_ln263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (4.52ns)   --->   "%mul_ln272 = mul i10 %trunc_ln263, i10 %trunc_ln263" [HLS/case_5/case_5.cc:272]   --->   Operation 196 'mul' 'mul_ln272' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln264 = trunc i8 %m61" [HLS/case_5/case_5.cc:264]   --->   Operation 197 'trunc' 'trunc_ln264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln264_1 = trunc i8 %m61" [HLS/case_5/case_5.cc:264]   --->   Operation 198 'trunc' 'trunc_ln264_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [3/3] (1.05ns) (grouped into DSP with root node m79)   --->   "%mul_ln266 = mul i6 %trunc_ln264_1, i6 %trunc_ln266" [HLS/case_5/case_5.cc:266]   --->   Operation 199 'mul' 'mul_ln266' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i10 %m57" [HLS/case_5/case_5.cc:268]   --->   Operation 200 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i4 %m62" [HLS/case_5/case_5.cc:268]   --->   Operation 201 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (7.13ns)   --->   "%mul_ln268 = mul i14 %zext_ln268_1, i14 %sext_ln268" [HLS/case_5/case_5.cc:268]   --->   Operation 202 'mul' 'mul_ln268' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%m70 = trunc i14 %mul_ln268" [HLS/case_5/case_5.cc:268]   --->   Operation 203 'trunc' 'm70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln268, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:45]   --->   Operation 204 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i14 %mul_ln268" [HLS/case_5/case_5.cc:269]   --->   Operation 205 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i10 %mul_ln272" [HLS/case_5/case_5.cc:277]   --->   Operation 206 'trunc' 'trunc_ln277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (2.25ns) (grouped into DSP with root node m91)   --->   "%add_ln289 = add i6 %trunc_ln264_1, i6 %m52" [HLS/case_5/case_5.cc:289]   --->   Operation 207 'add' 'add_ln289' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 208 [4/4] (1.05ns) (root node of the DSP)   --->   "%m91 = mul i6 %add_ln289, i6 %m67" [HLS/case_5/case_5.cc:289]   --->   Operation 208 'mul' 'm91' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 7.85>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i4 %m53" [HLS/case_5/case_5.cc:256]   --->   Operation 209 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln256_1 = sext i12 %m47" [HLS/case_5/case_5.cc:256]   --->   Operation 210 'sext' 'sext_ln256_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (7.85ns)   --->   "%mul_ln256 = mul i16 %sext_ln256_1, i16 %sext_ln256" [HLS/case_5/case_5.cc:256]   --->   Operation 211 'mul' 'mul_ln256' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln256, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:33]   --->   Operation 212 'specfucore' 'specfucore_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%m58 = trunc i16 %mul_ln256" [HLS/case_5/case_5.cc:256]   --->   Operation 213 'trunc' 'm58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i7 %m36" [HLS/case_5/case_5.cc:257]   --->   Operation 214 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i12 %m55" [HLS/case_5/case_5.cc:257]   --->   Operation 215 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln257_1 = zext i12 %m55" [HLS/case_5/case_5.cc:257]   --->   Operation 216 'zext' 'zext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln257_2 = zext i12 %m55" [HLS/case_5/case_5.cc:257]   --->   Operation 217 'zext' 'zext_ln257_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (7.85ns)   --->   "%mul_ln257 = mul i19 %zext_ln257_2, i19 %sext_ln257" [HLS/case_5/case_5.cc:257]   --->   Operation 218 'mul' 'mul_ln257' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i19 %mul_ln257" [HLS/case_5/case_5.cc:304]   --->   Operation 219 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln257, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:34]   --->   Operation 220 'specfucore' 'specfucore_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%m59 = trunc i19 %mul_ln257" [HLS/case_5/case_5.cc:257]   --->   Operation 221 'trunc' 'm59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i12 %m47" [HLS/case_5/case_5.cc:263]   --->   Operation 222 'zext' 'zext_ln263' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [2/3] (1.05ns) (grouped into DSP with root node m79)   --->   "%mul_ln266 = mul i6 %trunc_ln264_1, i6 %trunc_ln266" [HLS/case_5/case_5.cc:266]   --->   Operation 223 'mul' 'mul_ln266' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i8 %m61" [HLS/case_5/case_5.cc:267]   --->   Operation 224 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln267_1 = sext i6 %m52" [HLS/case_5/case_5.cc:267]   --->   Operation 225 'sext' 'sext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln267_2 = sext i6 %m52" [HLS/case_5/case_5.cc:267]   --->   Operation 226 'sext' 'sext_ln267_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i6 %m52" [HLS/case_5/case_5.cc:267]   --->   Operation 227 'zext' 'zext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (6.42ns)   --->   "%mul_ln267 = mul i9 %zext_ln267, i9 %zext_ln267_1" [HLS/case_5/case_5.cc:267]   --->   Operation 228 'mul' 'mul_ln267' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%m69 = trunc i9 %mul_ln267" [HLS/case_5/case_5.cc:267]   --->   Operation 229 'trunc' 'm69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln267, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:44]   --->   Operation 230 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i10 %m57" [HLS/case_5/case_5.cc:268]   --->   Operation 231 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (1.87ns)   --->   "%add_ln269 = add i7 %trunc_ln269, i7 %trunc_ln264" [HLS/case_5/case_5.cc:269]   --->   Operation 232 'add' 'add_ln269' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i3 %m49" [HLS/case_5/case_5.cc:270]   --->   Operation 233 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (7.85ns)   --->   "%mul_ln270 = mul i13 %zext_ln263, i13 %sext_ln270" [HLS/case_5/case_5.cc:270]   --->   Operation 234 'mul' 'mul_ln270' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%m72 = trunc i13 %mul_ln270" [HLS/case_5/case_5.cc:270]   --->   Operation 235 'trunc' 'm72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln270, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:47]   --->   Operation 236 'specfucore' 'specfucore_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i8 %m70" [HLS/case_5/case_5.cc:272]   --->   Operation 237 'sext' 'sext_ln272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (4.52ns)   --->   "%m74 = mul i10 %mul_ln272, i10 %sext_ln272" [HLS/case_5/case_5.cc:272]   --->   Operation 238 'mul' 'm74' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (7.85ns)   --->   "%mul_ln273 = mul i18 %zext_ln257_1, i18 %sext_ln267_2" [HLS/case_5/case_5.cc:273]   --->   Operation 239 'mul' 'mul_ln273' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%m75 = trunc i18 %mul_ln273" [HLS/case_5/case_5.cc:273]   --->   Operation 240 'trunc' 'm75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln273, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:50]   --->   Operation 241 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln275_1 = zext i7 %m64" [HLS/case_5/case_5.cc:275]   --->   Operation 242 'zext' 'zext_ln275_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (5.90ns)   --->   "%mul_ln275 = mul i13 %zext_ln275_1, i13 %sext_ln267_1" [HLS/case_5/case_5.cc:275]   --->   Operation 243 'mul' 'mul_ln275' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%m77 = trunc i13 %mul_ln275" [HLS/case_5/case_5.cc:275]   --->   Operation 244 'trunc' 'm77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%specfucore_ln52 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln275, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:52]   --->   Operation 245 'specfucore' 'specfucore_ln52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (7.85ns)   --->   "%mul_ln278 = mul i21 %zext_ln268, i21 %zext_ln257" [HLS/case_5/case_5.cc:278]   --->   Operation 246 'mul' 'mul_ln278' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%m80 = trunc i21 %mul_ln278" [HLS/case_5/case_5.cc:278]   --->   Operation 247 'trunc' 'm80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln278, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:55]   --->   Operation 248 'specfucore' 'specfucore_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i6 %m67" [HLS/case_5/case_5.cc:279]   --->   Operation 249 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i21 %mul_ln278" [HLS/case_5/case_5.cc:285]   --->   Operation 250 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i8 %m70" [HLS/case_5/case_5.cc:288]   --->   Operation 251 'zext' 'zext_ln288' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (6.42ns)   --->   "%mul_ln288 = mul i11 %zext_ln288, i11 %zext_ln279" [HLS/case_5/case_5.cc:288]   --->   Operation 252 'mul' 'mul_ln288' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%m90 = trunc i11 %mul_ln288" [HLS/case_5/case_5.cc:288]   --->   Operation 253 'trunc' 'm90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln288, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:65]   --->   Operation 254 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [3/4] (1.05ns) (root node of the DSP)   --->   "%m91 = mul i6 %add_ln289, i6 %m67" [HLS/case_5/case_5.cc:289]   --->   Operation 255 'mul' 'm91' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln293_1 = trunc i18 %mul_ln273" [HLS/case_5/case_5.cc:293]   --->   Operation 256 'trunc' 'trunc_ln293_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i18 %mul_ln273" [HLS/case_5/case_5.cc:312]   --->   Operation 257 'trunc' 'trunc_ln312' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i6 %m72" [HLS/case_5/case_5.cc:385]   --->   Operation 258 'sext' 'sext_ln385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln385 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln385" [HLS/case_5/case_5.cc:385]   --->   Operation 259 'write' 'write_ln385' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.85>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln256_2 = sext i4 %m53" [HLS/case_5/case_5.cc:256]   --->   Operation 260 'sext' 'sext_ln256_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/3] (0.00ns) (grouped into DSP with root node m79)   --->   "%mul_ln266 = mul i6 %trunc_ln264_1, i6 %trunc_ln266" [HLS/case_5/case_5.cc:266]   --->   Operation 261 'mul' 'mul_ln266' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln267 = sext i8 %m61" [HLS/case_5/case_5.cc:267]   --->   Operation 262 'sext' 'sext_ln267' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%m73 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln271, i1 0" [HLS/case_5/case_5.cc:271]   --->   Operation 263 'bitconcatenate' 'm73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i6 %m59" [HLS/case_5/case_5.cc:274]   --->   Operation 264 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (5.38ns)   --->   "%mul_ln274 = mul i10 %zext_ln274, i10 %sext_ln256_2" [HLS/case_5/case_5.cc:274]   --->   Operation 265 'mul' 'mul_ln274' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%m76 = trunc i10 %mul_ln274" [HLS/case_5/case_5.cc:274]   --->   Operation 266 'trunc' 'm76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln274, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:51]   --->   Operation 267 'specfucore' 'specfucore_ln51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i7 %m64" [HLS/case_5/case_5.cc:275]   --->   Operation 268 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln276 = sext i12 %m58" [HLS/case_5/case_5.cc:276]   --->   Operation 269 'sext' 'sext_ln276' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (7.85ns)   --->   "%mul_ln276 = mul i16 %sext_ln276, i16 %sext_ln256" [HLS/case_5/case_5.cc:276]   --->   Operation 270 'mul' 'mul_ln276' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln276, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:53]   --->   Operation 271 'specfucore' 'specfucore_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%m78 = trunc i16 %mul_ln276" [HLS/case_5/case_5.cc:276]   --->   Operation 272 'trunc' 'm78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [2/2] (2.10ns) (root node of the DSP)   --->   "%m79 = add i6 %mul_ln266, i6 %trunc_ln277" [HLS/case_5/case_5.cc:277]   --->   Operation 273 'add' 'm79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i9 %m75" [HLS/case_5/case_5.cc:280]   --->   Operation 274 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (6.78ns)   --->   "%mul_ln280 = mul i17 %zext_ln280, i17 %sext_ln267" [HLS/case_5/case_5.cc:280]   --->   Operation 275 'mul' 'mul_ln280' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%m82 = trunc i17 %mul_ln280" [HLS/case_5/case_5.cc:280]   --->   Operation 276 'trunc' 'm82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln280, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:57]   --->   Operation 277 'specfucore' 'specfucore_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i16 %mul_ln276" [HLS/case_5/case_5.cc:294]   --->   Operation 278 'trunc' 'trunc_ln294' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i10 %m80" [HLS/case_5/case_5.cc:283]   --->   Operation 279 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln283_1 = zext i10 %m74" [HLS/case_5/case_5.cc:283]   --->   Operation 280 'zext' 'zext_ln283_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i10 %m74" [HLS/case_5/case_5.cc:283]   --->   Operation 281 'sext' 'sext_ln283' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (7.13ns)   --->   "%mul_ln283 = mul i20 %zext_ln283, i20 %sext_ln283" [HLS/case_5/case_5.cc:283]   --->   Operation 282 'mul' 'mul_ln283' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%m85 = trunc i20 %mul_ln283" [HLS/case_5/case_5.cc:283]   --->   Operation 283 'trunc' 'm85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln283, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:60]   --->   Operation 284 'specfucore' 'specfucore_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i3 %m73" [HLS/case_5/case_5.cc:285]   --->   Operation 285 'sext' 'sext_ln285' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (1.91ns)   --->   "%m87 = add i8 %trunc_ln285, i8 %sext_ln285" [HLS/case_5/case_5.cc:285]   --->   Operation 286 'add' 'm87' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i4 %m69" [HLS/case_5/case_5.cc:286]   --->   Operation 287 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln286_1 = sext i7 %m77" [HLS/case_5/case_5.cc:286]   --->   Operation 288 'sext' 'sext_ln286_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (1.87ns)   --->   "%m88 = add i8 %sext_ln286_1, i8 %sext_ln286" [HLS/case_5/case_5.cc:286]   --->   Operation 289 'add' 'm88' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (7.13ns)   --->   "%mul_ln287 = mul i11 %zext_ln283_1, i11 %zext_ln275" [HLS/case_5/case_5.cc:287]   --->   Operation 290 'mul' 'mul_ln287' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%m89 = trunc i11 %mul_ln287" [HLS/case_5/case_5.cc:287]   --->   Operation 291 'trunc' 'm89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%specfucore_ln64 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln287, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:64]   --->   Operation 292 'specfucore' 'specfucore_ln64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [2/4] (1.05ns) (root node of the DSP)   --->   "%m91 = mul i6 %add_ln289, i6 %m67" [HLS/case_5/case_5.cc:289]   --->   Operation 293 'mul' 'm91' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i3 %m73" [HLS/case_5/case_5.cc:290]   --->   Operation 294 'sext' 'sext_ln290' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i7 %add_ln269" [HLS/case_5/case_5.cc:290]   --->   Operation 295 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (5.90ns)   --->   "%mul_ln290 = mul i10 %zext_ln290, i10 %sext_ln290" [HLS/case_5/case_5.cc:290]   --->   Operation 296 'mul' 'mul_ln290' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%m92 = trunc i10 %mul_ln290" [HLS/case_5/case_5.cc:290]   --->   Operation 297 'trunc' 'm92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln290, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:67]   --->   Operation 298 'specfucore' 'specfucore_ln67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i10 %mul_ln290" [HLS/case_5/case_5.cc:292]   --->   Operation 299 'trunc' 'trunc_ln292' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i8 %m88" [HLS/case_5/case_5.cc:293]   --->   Operation 300 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (3.78ns)   --->   "%m95 = mul i6 %trunc_ln293, i6 %trunc_ln293_1" [HLS/case_5/case_5.cc:293]   --->   Operation 301 'mul' 'm95' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln298 = trunc i20 %mul_ln283" [HLS/case_5/case_5.cc:298]   --->   Operation 302 'trunc' 'trunc_ln298' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln388 = sext i5 %m89" [HLS/case_5/case_5.cc:388]   --->   Operation 303 'sext' 'sext_ln388' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%write_ln388 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln388" [HLS/case_5/case_5.cc:388]   --->   Operation 304 'write' 'write_ln388' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.78>
ST_10 : Operation 305 [1/2] (2.10ns) (root node of the DSP)   --->   "%m79 = add i6 %mul_ln266, i6 %trunc_ln277" [HLS/case_5/case_5.cc:277]   --->   Operation 305 'add' 'm79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln279 = sext i6 %m67" [HLS/case_5/case_5.cc:279]   --->   Operation 306 'sext' 'sext_ln279' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln279_1 = zext i6 %m67" [HLS/case_5/case_5.cc:279]   --->   Operation 307 'zext' 'zext_ln279_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln279_2 = zext i6 %m76" [HLS/case_5/case_5.cc:279]   --->   Operation 308 'zext' 'zext_ln279_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (5.38ns)   --->   "%mul_ln279 = mul i9 %zext_ln279_2, i9 %zext_ln279_1" [HLS/case_5/case_5.cc:279]   --->   Operation 309 'mul' 'mul_ln279' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%m81 = trunc i9 %mul_ln279" [HLS/case_5/case_5.cc:279]   --->   Operation 310 'trunc' 'm81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln279, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:56]   --->   Operation 311 'specfucore' 'specfucore_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln282 = sext i6 %m76" [HLS/case_5/case_5.cc:282]   --->   Operation 312 'sext' 'sext_ln282' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (1.54ns)   --->   "%m84 = add i12 %m78, i12 %sext_ln282" [HLS/case_5/case_5.cc:282]   --->   Operation 313 'add' 'm84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i9 %m82" [HLS/case_5/case_5.cc:284]   --->   Operation 314 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (6.78ns)   --->   "%mul_ln284 = mul i15 %zext_ln284, i15 %sext_ln279" [HLS/case_5/case_5.cc:284]   --->   Operation 315 'mul' 'mul_ln284' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln294_1 = trunc i15 %mul_ln284" [HLS/case_5/case_5.cc:294]   --->   Operation 316 'trunc' 'trunc_ln294_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln284, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:61]   --->   Operation 317 'specfucore' 'specfucore_ln61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/4] (0.00ns) (root node of the DSP)   --->   "%m91 = mul i6 %add_ln289, i6 %m67" [HLS/case_5/case_5.cc:289]   --->   Operation 318 'mul' 'm91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln292 = sext i3 %m73" [HLS/case_5/case_5.cc:292]   --->   Operation 319 'sext' 'sext_ln292' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (3.49ns)   --->   "%m94 = mul i5 %trunc_ln292, i5 %sext_ln292" [HLS/case_5/case_5.cc:292]   --->   Operation 320 'mul' 'm94' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln319 = sext i6 %m95" [HLS/case_5/case_5.cc:319]   --->   Operation 321 'sext' 'sext_ln319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (4.17ns)   --->   "%mul_ln319 = mul i8 %m87, i8 %sext_ln319" [HLS/case_5/case_5.cc:319]   --->   Operation 322 'mul' 'mul_ln319' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln312_1 = sext i6 %m91" [HLS/case_5/case_5.cc:312]   --->   Operation 323 'sext' 'sext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (3.74ns)   --->   "%m99 = mul i7 %trunc_ln312, i7 %sext_ln312_1" [HLS/case_5/case_5.cc:312]   --->   Operation 324 'mul' 'm99' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln298 = sext i5 %m90" [HLS/case_5/case_5.cc:298]   --->   Operation 325 'sext' 'sext_ln298' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (3.74ns)   --->   "%m100 = mul i7 %trunc_ln298, i7 %sext_ln298" [HLS/case_5/case_5.cc:298]   --->   Operation 326 'mul' 'm100' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i7 %m92" [HLS/case_5/case_5.cc:302]   --->   Operation 327 'zext' 'zext_ln302' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (6.78ns)   --->   "%mul_ln302 = mul i15 %zext_ln284, i15 %zext_ln302" [HLS/case_5/case_5.cc:302]   --->   Operation 328 'mul' 'mul_ln302' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%m104 = trunc i15 %mul_ln302" [HLS/case_5/case_5.cc:302]   --->   Operation 329 'trunc' 'm104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln302, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:79]   --->   Operation 330 'specfucore' 'specfucore_ln79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln308 = trunc i15 %mul_ln302" [HLS/case_5/case_5.cc:308]   --->   Operation 331 'trunc' 'trunc_ln308' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i8 %mul_ln319" [HLS/case_5/case_5.cc:315]   --->   Operation 332 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln315_1 = trunc i7 %m100" [HLS/case_5/case_5.cc:315]   --->   Operation 333 'trunc' 'trunc_ln315_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i4 %m81" [HLS/case_5/case_5.cc:386]   --->   Operation 334 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln386 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln386" [HLS/case_5/case_5.cc:386]   --->   Operation 335 'write' 'write_ln386' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln387 = sext i12 %m84" [HLS/case_5/case_5.cc:387]   --->   Operation 336 'sext' 'sext_ln387' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln387 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln387" [HLS/case_5/case_5.cc:387]   --->   Operation 337 'write' 'write_ln387' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.42>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln264 = sext i8 %m61" [HLS/case_5/case_5.cc:264]   --->   Operation 338 'sext' 'sext_ln264' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln279_1 = sext i6 %m76" [HLS/case_5/case_5.cc:279]   --->   Operation 339 'sext' 'sext_ln279_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln291 = sext i7 %m77" [HLS/case_5/case_5.cc:291]   --->   Operation 340 'sext' 'sext_ln291' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (5.90ns)   --->   "%mul_ln291 = mul i13 %sext_ln291, i13 %sext_ln279_1" [HLS/case_5/case_5.cc:291]   --->   Operation 341 'mul' 'mul_ln291' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%specfucore_ln68 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:68]   --->   Operation 342 'specfucore' 'specfucore_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%m93 = trunc i13 %mul_ln291" [HLS/case_5/case_5.cc:291]   --->   Operation 343 'trunc' 'm93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (1.82ns)   --->   "%m96 = add i9 %trunc_ln294_1, i9 %trunc_ln294" [HLS/case_5/case_5.cc:294]   --->   Operation 344 'add' 'm96' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i8 %m87" [HLS/case_5/case_5.cc:295]   --->   Operation 345 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i6 %m79" [HLS/case_5/case_5.cc:296]   --->   Operation 346 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (6.42ns)   --->   "%mul_ln296 = mul i13 %zext_ln295, i13 %zext_ln296" [HLS/case_5/case_5.cc:296]   --->   Operation 347 'mul' 'mul_ln296' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%m98 = trunc i13 %mul_ln296" [HLS/case_5/case_5.cc:296]   --->   Operation 348 'trunc' 'm98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln296, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:73]   --->   Operation 349 'specfucore' 'specfucore_ln73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln299 = sext i6 %m91" [HLS/case_5/case_5.cc:299]   --->   Operation 350 'sext' 'sext_ln299' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (3.74ns)   --->   "%mul_ln299 = mul i13 %sext_ln291, i13 %sext_ln299" [HLS/case_5/case_5.cc:299]   --->   Operation 351 'mul' 'mul_ln299' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%m101 = trunc i13 %mul_ln299" [HLS/case_5/case_5.cc:299]   --->   Operation 352 'trunc' 'm101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i7 %m99" [HLS/case_5/case_5.cc:300]   --->   Operation 353 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i5 %m94" [HLS/case_5/case_5.cc:301]   --->   Operation 354 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (5.90ns)   --->   "%mul_ln301 = mul i11 %zext_ln300, i11 %zext_ln301" [HLS/case_5/case_5.cc:301]   --->   Operation 355 'mul' 'mul_ln301' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%m103 = trunc i11 %mul_ln301" [HLS/case_5/case_5.cc:301]   --->   Operation 356 'trunc' 'm103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%specfucore_ln78 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln301, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:78]   --->   Operation 357 'specfucore' 'specfucore_ln78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i7 %m104" [HLS/case_5/case_5.cc:304]   --->   Operation 358 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln304 = add i9 %sext_ln264, i9 %sext_ln304" [HLS/case_5/case_5.cc:304]   --->   Operation 359 'add' 'add_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 360 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%m106 = add i9 %add_ln304, i9 %trunc_ln304" [HLS/case_5/case_5.cc:304]   --->   Operation 360 'add' 'm106' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln305 = trunc i9 %m96" [HLS/case_5/case_5.cc:305]   --->   Operation 361 'trunc' 'trunc_ln305' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln305_1 = trunc i13 %mul_ln299" [HLS/case_5/case_5.cc:305]   --->   Operation 362 'trunc' 'trunc_ln305_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i13 %mul_ln291" [HLS/case_5/case_5.cc:307]   --->   Operation 363 'trunc' 'trunc_ln307' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln307_1 = trunc i9 %m96" [HLS/case_5/case_5.cc:307]   --->   Operation 364 'trunc' 'trunc_ln307_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln308_1 = trunc i9 %m106" [HLS/case_5/case_5.cc:308]   --->   Operation 365 'trunc' 'trunc_ln308_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (2.34ns)   --->   "%m110 = mul i4 %trunc_ln308_1, i4 %trunc_ln308" [HLS/case_5/case_5.cc:308]   --->   Operation 366 'mul' 'm110' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i7 %m100" [HLS/case_5/case_5.cc:314]   --->   Operation 367 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (5.90ns)   --->   "%mul_ln314 = mul i13 %sext_ln314, i13 %sext_ln299" [HLS/case_5/case_5.cc:314]   --->   Operation 368 'mul' 'mul_ln314' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns)   --->   "%specfucore_ln91 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln314, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:91]   --->   Operation 369 'specfucore' 'specfucore_ln91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%m116 = trunc i13 %mul_ln314" [HLS/case_5/case_5.cc:314]   --->   Operation 370 'trunc' 'm116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (3.49ns)   --->   "%m117 = mul i5 %trunc_ln315, i5 %trunc_ln315_1" [HLS/case_5/case_5.cc:315]   --->   Operation 371 'mul' 'm117' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i13 %mul_ln299" [HLS/case_5/case_5.cc:319]   --->   Operation 372 'trunc' 'trunc_ln319' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 373 [1/1] (1.91ns)   --->   "%m121 = add i8 %mul_ln319, i8 %trunc_ln319" [HLS/case_5/case_5.cc:319]   --->   Operation 373 'add' 'm121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln389 = sext i6 %m98" [HLS/case_5/case_5.cc:389]   --->   Operation 374 'sext' 'sext_ln389' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln389 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln389" [HLS/case_5/case_5.cc:389]   --->   Operation 375 'write' 'write_ln389' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i4 %m110" [HLS/case_5/case_5.cc:391]   --->   Operation 376 'sext' 'sext_ln391' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln391 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln391" [HLS/case_5/case_5.cc:391]   --->   Operation 377 'write' 'write_ln391' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.13>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln295 = sext i6 %m95" [HLS/case_5/case_5.cc:295]   --->   Operation 378 'sext' 'sext_ln295' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i7 %m99" [HLS/case_5/case_5.cc:300]   --->   Operation 379 'zext' 'zext_ln300_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (5.90ns)   --->   "%mul_ln300 = mul i13 %zext_ln300_1, i13 %sext_ln295" [HLS/case_5/case_5.cc:300]   --->   Operation 380 'mul' 'mul_ln300' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%m102 = trunc i13 %mul_ln300" [HLS/case_5/case_5.cc:300]   --->   Operation 381 'trunc' 'm102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln300, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:77]   --->   Operation 382 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (3.78ns)   --->   "%m107 = mul i6 %trunc_ln305, i6 %trunc_ln305_1" [HLS/case_5/case_5.cc:305]   --->   Operation 383 'mul' 'm107' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln306_1 = sext i9 %m96" [HLS/case_5/case_5.cc:306]   --->   Operation 384 'sext' 'sext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln306_2 = sext i10 %m85" [HLS/case_5/case_5.cc:306]   --->   Operation 385 'sext' 'sext_ln306_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (7.13ns)   --->   "%mul_ln306 = mul i19 %sext_ln306_2, i19 %sext_ln306_1" [HLS/case_5/case_5.cc:306]   --->   Operation 386 'mul' 'mul_ln306' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln306, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:83]   --->   Operation 387 'specfucore' 'specfucore_ln83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%m108 = trunc i19 %mul_ln306" [HLS/case_5/case_5.cc:306]   --->   Operation 388 'trunc' 'm108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (1.87ns)   --->   "%m109 = add i7 %trunc_ln307_1, i7 %trunc_ln307" [HLS/case_5/case_5.cc:307]   --->   Operation 389 'add' 'm109' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln310 = sext i5 %m103" [HLS/case_5/case_5.cc:310]   --->   Operation 390 'sext' 'sext_ln310' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln310_1 = sext i7 %m100" [HLS/case_5/case_5.cc:310]   --->   Operation 391 'sext' 'sext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (1.87ns)   --->   "%add_ln310 = add i8 %sext_ln310_1, i8 %sext_ln310" [HLS/case_5/case_5.cc:310]   --->   Operation 392 'add' 'add_ln310' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln313 = sext i9 %m106" [HLS/case_5/case_5.cc:313]   --->   Operation 393 'sext' 'sext_ln313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (1.73ns)   --->   "%m115 = add i10 %m93, i10 %sext_ln313" [HLS/case_5/case_5.cc:313]   --->   Operation 394 'add' 'm115' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i5 %m117" [HLS/case_5/case_5.cc:316]   --->   Operation 395 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln316_1 = sext i10 %m115" [HLS/case_5/case_5.cc:316]   --->   Operation 396 'sext' 'sext_ln316_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (4.52ns)   --->   "%m118 = mul i15 %sext_ln316_1, i15 %sext_ln316" [HLS/case_5/case_5.cc:316]   --->   Operation 397 'mul' 'm118' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i9 %m106" [HLS/case_5/case_5.cc:318]   --->   Operation 398 'sext' 'sext_ln318' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (4.52ns)   --->   "%m120 = mul i15 %sext_ln316_1, i15 %sext_ln318" [HLS/case_5/case_5.cc:318]   --->   Operation 399 'mul' 'm120' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i15 %m120" [HLS/case_5/case_5.cc:320]   --->   Operation 400 'trunc' 'trunc_ln320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln390 = sext i14 %m108" [HLS/case_5/case_5.cc:390]   --->   Operation 401 'sext' 'sext_ln390' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln390 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln390" [HLS/case_5/case_5.cc:390]   --->   Operation 402 'write' 'write_ln390' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.91>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln306 = sext i9 %m96" [HLS/case_5/case_5.cc:306]   --->   Operation 403 'sext' 'sext_ln306' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i9 %m96" [HLS/case_5/case_5.cc:306]   --->   Operation 404 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i7 %m102" [HLS/case_5/case_5.cc:309]   --->   Operation 405 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (6.78ns)   --->   "%mul_ln309 = mul i15 %zext_ln309, i15 %zext_ln306" [HLS/case_5/case_5.cc:309]   --->   Operation 406 'mul' 'mul_ln309' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%m111 = trunc i15 %mul_ln309" [HLS/case_5/case_5.cc:309]   --->   Operation 407 'trunc' 'm111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln309, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:86]   --->   Operation 408 'specfucore' 'specfucore_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i8 %add_ln310" [HLS/case_5/case_5.cc:311]   --->   Operation 409 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln311_1 = sext i8 %m88" [HLS/case_5/case_5.cc:311]   --->   Operation 410 'sext' 'sext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (6.42ns)   --->   "%mul_ln311 = mul i16 %sext_ln311, i16 %sext_ln311_1" [HLS/case_5/case_5.cc:311]   --->   Operation 411 'mul' 'mul_ln311' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln311, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:88]   --->   Operation 412 'specfucore' 'specfucore_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%m113 = trunc i16 %mul_ln311" [HLS/case_5/case_5.cc:311]   --->   Operation 413 'trunc' 'm113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i15 %m118" [HLS/case_5/case_5.cc:317]   --->   Operation 414 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (8.91ns)   --->   "%mul_ln317 = mul i24 %zext_ln317, i24 %sext_ln306" [HLS/case_5/case_5.cc:317]   --->   Operation 415 'mul' 'mul_ln317' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%m119 = trunc i24 %mul_ln317" [HLS/case_5/case_5.cc:317]   --->   Operation 416 'trunc' 'm119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (0.00ns)   --->   "%specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln317, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:94]   --->   Operation 417 'specfucore' 'specfucore_ln94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln320 = sext i7 %m109" [HLS/case_5/case_5.cc:320]   --->   Operation 418 'sext' 'sext_ln320' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (4.35ns)   --->   "%m122 = mul i9 %trunc_ln320, i9 %sext_ln320" [HLS/case_5/case_5.cc:320]   --->   Operation 419 'mul' 'm122' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln322 = trunc i24 %mul_ln317" [HLS/case_5/case_5.cc:322]   --->   Operation 420 'trunc' 'trunc_ln322' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i8 %m116" [HLS/case_5/case_5.cc:324]   --->   Operation 421 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i5 %m101" [HLS/case_5/case_5.cc:324]   --->   Operation 422 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (6.42ns)   --->   "%mul_ln324 = mul i11 %zext_ln324_1, i11 %zext_ln324" [HLS/case_5/case_5.cc:324]   --->   Operation 423 'mul' 'mul_ln324' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%m126 = trunc i11 %mul_ln324" [HLS/case_5/case_5.cc:324]   --->   Operation 424 'trunc' 'm126' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln324, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:101]   --->   Operation 425 'specfucore' 'specfucore_ln101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i15 %m120" [HLS/case_5/case_5.cc:327]   --->   Operation 426 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln327 = sext i8 %m121" [HLS/case_5/case_5.cc:327]   --->   Operation 427 'sext' 'sext_ln327' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (8.91ns)   --->   "%mul_ln327 = mul i21 %zext_ln327, i21 %sext_ln327" [HLS/case_5/case_5.cc:327]   --->   Operation 428 'mul' 'mul_ln327' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%m129 = trunc i21 %mul_ln327" [HLS/case_5/case_5.cc:327]   --->   Operation 429 'trunc' 'm129' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln327, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:104]   --->   Operation 430 'specfucore' 'specfucore_ln104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln334 = trunc i21 %mul_ln327" [HLS/case_5/case_5.cc:334]   --->   Operation 431 'trunc' 'trunc_ln334' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i9 %m122" [HLS/case_5/case_5.cc:337]   --->   Operation 432 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.13>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln303 = sext i6 %m91" [HLS/case_5/case_5.cc:303]   --->   Operation 433 'sext' 'sext_ln303' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (3.78ns)   --->   "%m105 = mul i12 %sext_ln303, i12 %sext_ln303" [HLS/case_5/case_5.cc:303]   --->   Operation 434 'mul' 'm105' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln312 = sext i6 %m95" [HLS/case_5/case_5.cc:312]   --->   Operation 435 'sext' 'sext_ln312' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %m107" [HLS/case_5/case_5.cc:321]   --->   Operation 436 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i6 %m107" [HLS/case_5/case_5.cc:321]   --->   Operation 437 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i9 %m106" [HLS/case_5/case_5.cc:321]   --->   Operation 438 'zext' 'zext_ln321_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (6.78ns)   --->   "%mul_ln321 = mul i13 %zext_ln321_1, i13 %sext_ln321" [HLS/case_5/case_5.cc:321]   --->   Operation 439 'mul' 'mul_ln321' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%m123 = trunc i13 %mul_ln321" [HLS/case_5/case_5.cc:321]   --->   Operation 440 'trunc' 'm123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln321, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:98]   --->   Operation 441 'specfucore' 'specfucore_ln98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln338_1 = sext i7 %m111" [HLS/case_5/case_5.cc:338]   --->   Operation 442 'sext' 'sext_ln338_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (4.52ns)   --->   "%m124 = mul i10 %trunc_ln322, i10 %sext_ln338_1" [HLS/case_5/case_5.cc:338]   --->   Operation 443 'mul' 'm124' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln326 = sext i7 %m104" [HLS/case_5/case_5.cc:326]   --->   Operation 444 'sext' 'sext_ln326' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln326_1 = sext i5 %m126" [HLS/case_5/case_5.cc:326]   --->   Operation 445 'sext' 'sext_ln326_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (3.74ns)   --->   "%m128 = mul i8 %sext_ln326, i8 %sext_ln326_1" [HLS/case_5/case_5.cc:326]   --->   Operation 446 'mul' 'm128' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i8 %m121" [HLS/case_5/case_5.cc:327]   --->   Operation 447 'zext' 'zext_ln327_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln329_2 = zext i8 %m113" [HLS/case_5/case_5.cc:329]   --->   Operation 448 'zext' 'zext_ln329_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (6.42ns)   --->   "%mul_ln329 = mul i9 %zext_ln329_2, i9 %zext_ln321" [HLS/case_5/case_5.cc:329]   --->   Operation 449 'mul' 'mul_ln329' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i9 %mul_ln329" [HLS/case_5/case_5.cc:340]   --->   Operation 450 'trunc' 'trunc_ln340' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln329, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:106]   --->   Operation 451 'specfucore' 'specfucore_ln106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln334 = add i7 %m99, i7 %sext_ln312" [HLS/case_5/case_5.cc:334]   --->   Operation 452 'add' 'add_ln334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 453 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%m136 = add i7 %add_ln334, i7 %trunc_ln334" [HLS/case_5/case_5.cc:334]   --->   Operation 453 'add' 'm136' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i10 %m129" [HLS/case_5/case_5.cc:336]   --->   Operation 454 'zext' 'zext_ln336' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln337 = sext i5 %m126" [HLS/case_5/case_5.cc:337]   --->   Operation 455 'sext' 'sext_ln337' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (3.74ns)   --->   "%m139 = mul i7 %trunc_ln337, i7 %sext_ln337" [HLS/case_5/case_5.cc:337]   --->   Operation 456 'mul' 'm139' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 457 [1/1] (7.13ns)   --->   "%mul_ln339 = mul i11 %zext_ln336, i11 %zext_ln327_1" [HLS/case_5/case_5.cc:339]   --->   Operation 457 'mul' 'mul_ln339' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%m141 = trunc i11 %mul_ln339" [HLS/case_5/case_5.cc:339]   --->   Operation 458 'trunc' 'm141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln339, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:116]   --->   Operation 459 'specfucore' 'specfucore_ln116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln340_1 = trunc i13 %mul_ln321" [HLS/case_5/case_5.cc:340]   --->   Operation 460 'trunc' 'trunc_ln340_1' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.85>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i10 %m124" [HLS/case_5/case_5.cc:323]   --->   Operation 461 'zext' 'zext_ln323' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln323_1 = zext i12 %m105" [HLS/case_5/case_5.cc:323]   --->   Operation 462 'zext' 'zext_ln323_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 463 [1/1] (7.85ns)   --->   "%mul_ln323 = mul i21 %zext_ln323, i21 %zext_ln323_1" [HLS/case_5/case_5.cc:323]   --->   Operation 463 'mul' 'mul_ln323' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%m125 = trunc i21 %mul_ln323" [HLS/case_5/case_5.cc:323]   --->   Operation 464 'trunc' 'm125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%specfucore_ln100 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln323, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:100]   --->   Operation 465 'specfucore' 'specfucore_ln100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i8 %m116" [HLS/case_5/case_5.cc:324]   --->   Operation 466 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i12 %m119" [HLS/case_5/case_5.cc:328]   --->   Operation 467 'zext' 'zext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (7.85ns)   --->   "%mul_ln328 = mul i17 %zext_ln328_1, i17 %sext_ln324" [HLS/case_5/case_5.cc:328]   --->   Operation 468 'mul' 'mul_ln328' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [1/1] (0.00ns)   --->   "%m130 = trunc i17 %mul_ln328" [HLS/case_5/case_5.cc:328]   --->   Operation 469 'trunc' 'm130' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%specfucore_ln105 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln328, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:105]   --->   Operation 470 'specfucore' 'specfucore_ln105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (2.34ns)   --->   "%m142 = mul i4 %trunc_ln340, i4 %trunc_ln340_1" [HLS/case_5/case_5.cc:340]   --->   Operation 471 'mul' 'm142' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.85>
ST_16 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln325 = sext i7 %m111" [HLS/case_5/case_5.cc:325]   --->   Operation 472 'sext' 'sext_ln325' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln325_1 = sext i10 %m125" [HLS/case_5/case_5.cc:325]   --->   Operation 473 'sext' 'sext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln325_2 = sext i10 %m125" [HLS/case_5/case_5.cc:325]   --->   Operation 474 'sext' 'sext_ln325_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i10 %m125" [HLS/case_5/case_5.cc:325]   --->   Operation 475 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 476 [1/1] (7.13ns)   --->   "%mul_ln325 = mul i17 %zext_ln325, i17 %sext_ln325" [HLS/case_5/case_5.cc:325]   --->   Operation 476 'mul' 'mul_ln325' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [1/1] (0.00ns)   --->   "%m127 = trunc i17 %mul_ln325" [HLS/case_5/case_5.cc:325]   --->   Operation 477 'trunc' 'm127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 478 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln325, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:102]   --->   Operation 478 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i12 %m119" [HLS/case_5/case_5.cc:328]   --->   Operation 479 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i8 %m113" [HLS/case_5/case_5.cc:329]   --->   Operation 480 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 481 [1/1] (7.85ns)   --->   "%mul_ln332 = mul i22 %zext_ln328, i22 %sext_ln325_2" [HLS/case_5/case_5.cc:332]   --->   Operation 481 'mul' 'mul_ln332' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 482 [1/1] (0.00ns)   --->   "%m134 = trunc i22 %mul_ln332" [HLS/case_5/case_5.cc:332]   --->   Operation 482 'trunc' 'm134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 483 [1/1] (0.00ns)   --->   "%specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln332, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:109]   --->   Operation 483 'specfucore' 'specfucore_ln109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i8 %m130" [HLS/case_5/case_5.cc:335]   --->   Operation 484 'zext' 'zext_ln335' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 485 [1/1] (6.42ns)   --->   "%mul_ln335 = mul i16 %zext_ln335, i16 %zext_ln329" [HLS/case_5/case_5.cc:335]   --->   Operation 485 'mul' 'mul_ln335' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln353 = trunc i16 %mul_ln335" [HLS/case_5/case_5.cc:353]   --->   Operation 486 'trunc' 'trunc_ln353' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln112 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln335, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:112]   --->   Operation 487 'specfucore' 'specfucore_ln112' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln336_1 = zext i10 %m129" [HLS/case_5/case_5.cc:336]   --->   Operation 488 'zext' 'zext_ln336_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (7.13ns)   --->   "%mul_ln336 = mul i20 %zext_ln336_1, i20 %sext_ln325_1" [HLS/case_5/case_5.cc:336]   --->   Operation 489 'mul' 'mul_ln336' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 490 [1/1] (0.00ns)   --->   "%m138 = trunc i20 %mul_ln336" [HLS/case_5/case_5.cc:336]   --->   Operation 490 'trunc' 'm138' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 491 [1/1] (0.00ns)   --->   "%specfucore_ln113 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln336, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:113]   --->   Operation 491 'specfucore' 'specfucore_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln338 = sext i7 %m139" [HLS/case_5/case_5.cc:338]   --->   Operation 492 'sext' 'sext_ln338' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 493 [1/1] (1.73ns)   --->   "%m140 = add i10 %m124, i10 %sext_ln338" [HLS/case_5/case_5.cc:338]   --->   Operation 493 'add' 'm140' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i22 %mul_ln332" [HLS/case_5/case_5.cc:341]   --->   Operation 494 'trunc' 'trunc_ln341' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln349 = sext i7 %m139" [HLS/case_5/case_5.cc:349]   --->   Operation 495 'sext' 'sext_ln349' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln349_1 = sext i8 %m128" [HLS/case_5/case_5.cc:349]   --->   Operation 496 'sext' 'sext_ln349_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 497 [1/1] (6.42ns)   --->   "%mul_ln349 = mul i15 %sext_ln349_1, i15 %sext_ln349" [HLS/case_5/case_5.cc:349]   --->   Operation 497 'mul' 'mul_ln349' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%specfucore_ln126 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln349, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:126]   --->   Operation 498 'specfucore' 'specfucore_ln126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (0.00ns)   --->   "%m151 = trunc i15 %mul_ln349" [HLS/case_5/case_5.cc:349]   --->   Operation 499 'trunc' 'm151' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln353_1 = trunc i15 %mul_ln349" [HLS/case_5/case_5.cc:353]   --->   Operation 500 'trunc' 'trunc_ln353_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln359_1 = trunc i10 %m140" [HLS/case_5/case_5.cc:359]   --->   Operation 501 'trunc' 'trunc_ln359_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.85>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln329_1 = zext i8 %m113" [HLS/case_5/case_5.cc:329]   --->   Operation 502 'zext' 'zext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i6 %m123" [HLS/case_5/case_5.cc:330]   --->   Operation 503 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 504 [1/1] (6.42ns)   --->   "%mul_ln330 = mul i14 %zext_ln329_1, i14 %sext_ln330" [HLS/case_5/case_5.cc:330]   --->   Operation 504 'mul' 'mul_ln330' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln352 = trunc i14 %mul_ln330" [HLS/case_5/case_5.cc:352]   --->   Operation 505 'trunc' 'trunc_ln352' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 506 [1/1] (0.00ns)   --->   "%specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln330, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:107]   --->   Operation 506 'specfucore' 'specfucore_ln107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i9 %m127" [HLS/case_5/case_5.cc:331]   --->   Operation 507 'sext' 'sext_ln331' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln331_1 = sext i8 %m116" [HLS/case_5/case_5.cc:331]   --->   Operation 508 'sext' 'sext_ln331_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 509 [1/1] (4.35ns)   --->   "%m133 = mul i11 %sext_ln331, i11 %sext_ln331_1" [HLS/case_5/case_5.cc:331]   --->   Operation 509 'mul' 'm133' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i7 %m111" [HLS/case_5/case_5.cc:333]   --->   Operation 510 'zext' 'zext_ln333' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 511 [1/1] (6.78ns)   --->   "%mul_ln333 = mul i9 %m127, i9 %zext_ln333" [HLS/case_5/case_5.cc:333]   --->   Operation 511 'mul' 'mul_ln333' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i9 %mul_ln333" [HLS/case_5/case_5.cc:350]   --->   Operation 512 'trunc' 'trunc_ln350' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 513 [1/1] (0.00ns)   --->   "%specfucore_ln110 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln333, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:110]   --->   Operation 513 'specfucore' 'specfucore_ln110' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 514 [1/1] (1.73ns)   --->   "%m143 = add i10 %trunc_ln341, i10 %trunc_ln322" [HLS/case_5/case_5.cc:341]   --->   Operation 514 'add' 'm143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln343 = sext i7 %m136" [HLS/case_5/case_5.cc:343]   --->   Operation 515 'sext' 'sext_ln343' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln343_1 = sext i9 %m127" [HLS/case_5/case_5.cc:343]   --->   Operation 516 'sext' 'sext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 517 [1/1] (1.82ns)   --->   "%add_ln343 = add i10 %sext_ln343_1, i10 %sext_ln343" [HLS/case_5/case_5.cc:343]   --->   Operation 517 'add' 'add_ln343' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i10 %m140" [HLS/case_5/case_5.cc:344]   --->   Operation 518 'sext' 'sext_ln344' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i12 %m134" [HLS/case_5/case_5.cc:344]   --->   Operation 519 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i12 %m134" [HLS/case_5/case_5.cc:344]   --->   Operation 520 'zext' 'zext_ln344_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 521 [1/1] (7.85ns)   --->   "%mul_ln344 = mul i21 %zext_ln344_2, i21 %sext_ln344" [HLS/case_5/case_5.cc:344]   --->   Operation 521 'mul' 'mul_ln344' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 522 [1/1] (0.00ns)   --->   "%m146 = trunc i21 %mul_ln344" [HLS/case_5/case_5.cc:344]   --->   Operation 522 'trunc' 'm146' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 523 [1/1] (0.00ns)   --->   "%specfucore_ln121 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln344, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:121]   --->   Operation 523 'specfucore' 'specfucore_ln121' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i10 %m140" [HLS/case_5/case_5.cc:345]   --->   Operation 524 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 525 [1/1] (4.52ns)   --->   "%m147 = mul i14 %sext_ln345, i14 %sext_ln330" [HLS/case_5/case_5.cc:345]   --->   Operation 525 'mul' 'm147' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln348 = sext i4 %m142" [HLS/case_5/case_5.cc:348]   --->   Operation 526 'sext' 'sext_ln348' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 527 [1/1] (7.85ns)   --->   "%mul_ln348 = mul i16 %zext_ln344, i16 %sext_ln348" [HLS/case_5/case_5.cc:348]   --->   Operation 527 'mul' 'mul_ln348' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 528 [1/1] (0.00ns)   --->   "%m150 = trunc i16 %mul_ln348" [HLS/case_5/case_5.cc:348]   --->   Operation 528 'trunc' 'm150' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 529 [1/1] (0.00ns)   --->   "%specfucore_ln125 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln348, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:125]   --->   Operation 529 'specfucore' 'specfucore_ln125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln352_1 = trunc i10 %add_ln343" [HLS/case_5/case_5.cc:352]   --->   Operation 530 'trunc' 'trunc_ln352_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 531 [1/1] (1.91ns)   --->   "%m155 = add i8 %trunc_ln353, i8 %trunc_ln353_1" [HLS/case_5/case_5.cc:353]   --->   Operation 531 'add' 'm155' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln359 = trunc i21 %mul_ln344" [HLS/case_5/case_5.cc:359]   --->   Operation 532 'trunc' 'trunc_ln359' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i11 %m133" [HLS/case_5/case_5.cc:392]   --->   Operation 533 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 534 [1/1] (0.00ns)   --->   "%write_ln392 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln392" [HLS/case_5/case_5.cc:392]   --->   Operation 534 'write' 'write_ln392' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i10 %m143" [HLS/case_5/case_5.cc:393]   --->   Operation 535 'sext' 'sext_ln393' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 536 [1/1] (0.00ns)   --->   "%write_ln393 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln393" [HLS/case_5/case_5.cc:393]   --->   Operation 536 'write' 'write_ln393' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln394 = sext i12 %m150" [HLS/case_5/case_5.cc:394]   --->   Operation 537 'sext' 'sext_ln394' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 538 [1/1] (0.00ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln394" [HLS/case_5/case_5.cc:394]   --->   Operation 538 'write' 'write_ln394' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i8 %m155" [HLS/case_5/case_5.cc:395]   --->   Operation 539 'sext' 'sext_ln395' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%write_ln395 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln395" [HLS/case_5/case_5.cc:395]   --->   Operation 540 'write' 'write_ln395' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.85>
ST_18 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i12 %m134" [HLS/case_5/case_5.cc:344]   --->   Operation 541 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln346 = sext i10 %add_ln343" [HLS/case_5/case_5.cc:346]   --->   Operation 542 'sext' 'sext_ln346' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i10 %m138" [HLS/case_5/case_5.cc:346]   --->   Operation 543 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln346_1 = sext i10 %m138" [HLS/case_5/case_5.cc:346]   --->   Operation 544 'sext' 'sext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 545 [1/1] (7.13ns)   --->   "%mul_ln346 = mul i20 %sext_ln346, i20 %sext_ln346_1" [HLS/case_5/case_5.cc:346]   --->   Operation 545 'mul' 'mul_ln346' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 546 [1/1] (0.00ns)   --->   "%specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln346, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:123]   --->   Operation 546 'specfucore' 'specfucore_ln123' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 547 [1/1] (0.00ns)   --->   "%m148 = trunc i20 %mul_ln346" [HLS/case_5/case_5.cc:346]   --->   Operation 547 'trunc' 'm148' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 548 [1/1] (7.85ns)   --->   "%mul_ln347 = mul i19 %zext_ln344_1, i19 %zext_ln346" [HLS/case_5/case_5.cc:347]   --->   Operation 548 'mul' 'mul_ln347' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i19 %mul_ln347" [HLS/case_5/case_5.cc:371]   --->   Operation 549 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 550 [1/1] (0.00ns)   --->   "%specfucore_ln124 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln347, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:124]   --->   Operation 550 'specfucore' 'specfucore_ln124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 551 [1/1] (0.00ns)   --->   "%m149 = trunc i19 %mul_ln347" [HLS/case_5/case_5.cc:347]   --->   Operation 551 'trunc' 'm149' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 552 [1/1] (0.00ns)   --->   "%specfucore_ln128 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln347, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:128]   --->   Operation 552 'specfucore' 'specfucore_ln128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 553 [1/1] (3.74ns)   --->   "%m154 = mul i7 %trunc_ln352_1, i7 %trunc_ln352" [HLS/case_5/case_5.cc:352]   --->   Operation 553 'mul' 'm154' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln354 = trunc i20 %mul_ln346" [HLS/case_5/case_5.cc:354]   --->   Operation 554 'trunc' 'trunc_ln354' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln359 = sext i4 %m142" [HLS/case_5/case_5.cc:359]   --->   Operation 555 'sext' 'sext_ln359' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln359 = add i5 %trunc_ln359, i5 %sext_ln359" [HLS/case_5/case_5.cc:359]   --->   Operation 556 'add' 'add_ln359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 557 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%m161 = add i5 %add_ln359, i5 %trunc_ln359_1" [HLS/case_5/case_5.cc:359]   --->   Operation 557 'add' 'm161' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln367 = sext i4 %m142" [HLS/case_5/case_5.cc:367]   --->   Operation 558 'sext' 'sext_ln367' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (5.61ns)   --->   "%m162 = mul i13 %m151, i13 %sext_ln367" [HLS/case_5/case_5.cc:367]   --->   Operation 559 'mul' 'm162' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i5 %m161" [HLS/case_5/case_5.cc:396]   --->   Operation 560 'sext' 'sext_ln396' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%write_ln396 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln396" [HLS/case_5/case_5.cc:396]   --->   Operation 561 'write' 'write_ln396' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.20>
ST_19 : Operation 562 [1/1] (1.73ns)   --->   "%m152 = add i4 %m149, i4 %trunc_ln350" [HLS/case_5/case_5.cc:350]   --->   Operation 562 'add' 'm152' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln354 = sext i5 %m141" [HLS/case_5/case_5.cc:354]   --->   Operation 563 'sext' 'sext_ln354' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 564 [1/1] (1.87ns)   --->   "%m156 = add i7 %trunc_ln354, i7 %sext_ln354" [HLS/case_5/case_5.cc:354]   --->   Operation 564 'add' 'm156' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln355 = sext i5 %m141" [HLS/case_5/case_5.cc:355]   --->   Operation 565 'sext' 'sext_ln355' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln355_1 = sext i11 %m148" [HLS/case_5/case_5.cc:355]   --->   Operation 566 'sext' 'sext_ln355_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 567 [1/1] (5.63ns)   --->   "%m157 = mul i16 %sext_ln355_1, i16 %sext_ln355" [HLS/case_5/case_5.cc:355]   --->   Operation 567 'mul' 'm157' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln357_1 = zext i11 %m148" [HLS/case_5/case_5.cc:357]   --->   Operation 568 'zext' 'zext_ln357_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln357 = sext i7 %m154" [HLS/case_5/case_5.cc:357]   --->   Operation 569 'sext' 'sext_ln357' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln357_1 = sext i7 %m154" [HLS/case_5/case_5.cc:357]   --->   Operation 570 'sext' 'sext_ln357_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 571 [1/1] (7.49ns)   --->   "%mul_ln357 = mul i18 %zext_ln357_1, i18 %sext_ln357_1" [HLS/case_5/case_5.cc:357]   --->   Operation 571 'mul' 'mul_ln357' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 572 [1/1] (0.00ns)   --->   "%m159 = trunc i18 %mul_ln357" [HLS/case_5/case_5.cc:357]   --->   Operation 572 'trunc' 'm159' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 573 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln357, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:134]   --->   Operation 573 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln361 = sext i7 %m156" [HLS/case_5/case_5.cc:361]   --->   Operation 574 'sext' 'sext_ln361' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln361_1 = sext i5 %m141" [HLS/case_5/case_5.cc:361]   --->   Operation 575 'sext' 'sext_ln361_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 576 [1/1] (1.87ns)   --->   "%add_ln361 = add i8 %sext_ln361, i8 %sext_ln361_1" [HLS/case_5/case_5.cc:361]   --->   Operation 576 'add' 'add_ln361' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln363_1 = zext i13 %m162" [HLS/case_5/case_5.cc:363]   --->   Operation 577 'zext' 'zext_ln363_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln363_2 = zext i13 %m162" [HLS/case_5/case_5.cc:363]   --->   Operation 578 'zext' 'zext_ln363_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln363_4 = zext i13 %m151" [HLS/case_5/case_5.cc:363]   --->   Operation 579 'zext' 'zext_ln363_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 580 [1/1] (8.20ns)   --->   "%mul_ln363 = mul i21 %zext_ln363_2, i21 %zext_ln363_4" [HLS/case_5/case_5.cc:363]   --->   Operation 580 'mul' 'mul_ln363' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 581 [1/1] (0.00ns)   --->   "%m165 = trunc i21 %mul_ln363" [HLS/case_5/case_5.cc:363]   --->   Operation 581 'trunc' 'm165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 582 [1/1] (0.00ns)   --->   "%specfucore_ln140 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln363, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:140]   --->   Operation 582 'specfucore' 'specfucore_ln140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 583 [1/1] (8.20ns)   --->   "%mul_ln364 = mul i20 %zext_ln363_1, i20 %sext_ln357" [HLS/case_5/case_5.cc:364]   --->   Operation 583 'mul' 'mul_ln364' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 584 [1/1] (0.00ns)   --->   "%m166 = trunc i20 %mul_ln364" [HLS/case_5/case_5.cc:364]   --->   Operation 584 'trunc' 'm166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 585 [1/1] (0.00ns)   --->   "%specfucore_ln141 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln364, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:141]   --->   Operation 585 'specfucore' 'specfucore_ln141' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = trunc i21 %mul_ln363" [HLS/case_5/case_5.cc:371]   --->   Operation 586 'trunc' 'trunc_ln371_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i8 %add_ln361" [HLS/case_5/case_5.cc:397]   --->   Operation 587 'sext' 'sext_ln397' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 588 [1/1] (0.00ns)   --->   "%write_ln397 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln397" [HLS/case_5/case_5.cc:397]   --->   Operation 588 'write' 'write_ln397' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln398 = sext i12 %m166" [HLS/case_5/case_5.cc:398]   --->   Operation 589 'sext' 'sext_ln398' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 590 [1/1] (0.00ns)   --->   "%write_ln398 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln398" [HLS/case_5/case_5.cc:398]   --->   Operation 590 'write' 'write_ln398' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 9.27>
ST_20 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i9 %m122" [HLS/case_5/case_5.cc:342]   --->   Operation 591 'sext' 'sext_ln342' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 592 [1/1] (6.78ns)   --->   "%mul_ln342 = mul i18 %sext_ln342, i18 %sext_ln342" [HLS/case_5/case_5.cc:342]   --->   Operation 592 'mul' 'mul_ln342' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 593 [1/1] (0.00ns)   --->   "%specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln342, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:119]   --->   Operation 593 'specfucore' 'specfucore_ln119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 594 [1/1] (0.00ns)   --->   "%m144 = trunc i18 %mul_ln342" [HLS/case_5/case_5.cc:342]   --->   Operation 594 'trunc' 'm144' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i16 %m157" [HLS/case_5/case_5.cc:356]   --->   Operation 595 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln356_1 = zext i16 %m157" [HLS/case_5/case_5.cc:356]   --->   Operation 596 'zext' 'zext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln356_2 = zext i14 %m147" [HLS/case_5/case_5.cc:356]   --->   Operation 597 'zext' 'zext_ln356_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 598 [1/1] (9.27ns)   --->   "%mul_ln356 = mul i21 %zext_ln356_1, i21 %zext_ln356_2" [HLS/case_5/case_5.cc:356]   --->   Operation 598 'mul' 'mul_ln356' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 599 [1/1] (0.00ns)   --->   "%m158 = trunc i21 %mul_ln356" [HLS/case_5/case_5.cc:356]   --->   Operation 599 'trunc' 'm158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 600 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln356, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:133]   --->   Operation 600 'specfucore' 'specfucore_ln133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i10 %m146" [HLS/case_5/case_5.cc:362]   --->   Operation 601 'sext' 'sext_ln362' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln362_1 = sext i9 %m159" [HLS/case_5/case_5.cc:362]   --->   Operation 602 'sext' 'sext_ln362_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 603 [1/1] (7.13ns)   --->   "%mul_ln362 = mul i19 %sext_ln362, i19 %sext_ln362_1" [HLS/case_5/case_5.cc:362]   --->   Operation 603 'mul' 'mul_ln362' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 604 [1/1] (0.00ns)   --->   "%specfucore_ln139 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln362, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:139]   --->   Operation 604 'specfucore' 'specfucore_ln139' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 605 [1/1] (0.00ns)   --->   "%m164 = trunc i19 %mul_ln362" [HLS/case_5/case_5.cc:362]   --->   Operation 605 'trunc' 'm164' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i4 %m152" [HLS/case_5/case_5.cc:366]   --->   Operation 606 'sext' 'sext_ln366' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 607 [1/1] (9.27ns)   --->   "%mul_ln366 = mul i20 %zext_ln356, i20 %sext_ln366" [HLS/case_5/case_5.cc:366]   --->   Operation 607 'mul' 'mul_ln366' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i20 %mul_ln366" [HLS/case_5/case_5.cc:367]   --->   Operation 608 'trunc' 'trunc_ln367' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 609 [1/1] (0.00ns)   --->   "%specfucore_ln143 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln366, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:143]   --->   Operation 609 'specfucore' 'specfucore_ln143' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 610 [3/3] (1.05ns) (grouped into DSP with root node m180)   --->   "%m173 = mul i9 %trunc_ln371, i9 %trunc_ln371_1" [HLS/case_5/case_5.cc:371]   --->   Operation 610 'mul' 'm173' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln372 = zext i7 %m156" [HLS/case_5/case_5.cc:372]   --->   Operation 611 'zext' 'zext_ln372' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln372_1 = zext i4 %m149" [HLS/case_5/case_5.cc:372]   --->   Operation 612 'zext' 'zext_ln372_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 613 [1/1] (5.90ns)   --->   "%mul_ln372 = mul i9 %zext_ln372, i9 %zext_ln372_1" [HLS/case_5/case_5.cc:372]   --->   Operation 613 'mul' 'mul_ln372' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 614 [1/1] (0.00ns)   --->   "%m174 = trunc i9 %mul_ln372" [HLS/case_5/case_5.cc:372]   --->   Operation 614 'trunc' 'm174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 615 [1/1] (0.00ns)   --->   "%specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln372, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:149]   --->   Operation 615 'specfucore' 'specfucore_ln149' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.85>
ST_21 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln365 = zext i12 %m144" [HLS/case_5/case_5.cc:365]   --->   Operation 616 'zext' 'zext_ln365' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln365_1 = zext i12 %m164" [HLS/case_5/case_5.cc:365]   --->   Operation 617 'zext' 'zext_ln365_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 618 [1/1] (7.85ns)   --->   "%mul_ln365 = mul i24 %zext_ln365_1, i24 %zext_ln365" [HLS/case_5/case_5.cc:365]   --->   Operation 618 'mul' 'mul_ln365' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 619 [1/1] (0.00ns)   --->   "%m167 = trunc i24 %mul_ln365" [HLS/case_5/case_5.cc:365]   --->   Operation 619 'trunc' 'm167' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 620 [1/1] (0.00ns)   --->   "%specfucore_ln142 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln365, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:142]   --->   Operation 620 'specfucore' 'specfucore_ln142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 621 [1/1] (5.61ns)   --->   "%m169 = mul i13 %trunc_ln367, i13 %m162" [HLS/case_5/case_5.cc:367]   --->   Operation 621 'mul' 'm169' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i10 %m158" [HLS/case_5/case_5.cc:368]   --->   Operation 622 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln368_2 = zext i10 %m165" [HLS/case_5/case_5.cc:368]   --->   Operation 623 'zext' 'zext_ln368_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 624 [1/1] (7.13ns)   --->   "%mul_ln368 = mul i20 %zext_ln368_1, i20 %zext_ln368_2" [HLS/case_5/case_5.cc:368]   --->   Operation 624 'mul' 'mul_ln368' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 625 [1/1] (0.00ns)   --->   "%m170 = trunc i20 %mul_ln368" [HLS/case_5/case_5.cc:368]   --->   Operation 625 'trunc' 'm170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 626 [1/1] (0.00ns)   --->   "%specfucore_ln145 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln368, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:145]   --->   Operation 626 'specfucore' 'specfucore_ln145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 627 [2/3] (1.05ns) (grouped into DSP with root node m180)   --->   "%m173 = mul i9 %trunc_ln371, i9 %trunc_ln371_1" [HLS/case_5/case_5.cc:371]   --->   Operation 627 'mul' 'm173' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln378 = trunc i13 %m169" [HLS/case_5/case_5.cc:378]   --->   Operation 628 'trunc' 'trunc_ln378' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.20>
ST_22 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i11 %m148" [HLS/case_5/case_5.cc:357]   --->   Operation 629 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i13 %m162" [HLS/case_5/case_5.cc:363]   --->   Operation 630 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln363_3 = zext i13 %m151" [HLS/case_5/case_5.cc:363]   --->   Operation 631 'zext' 'zext_ln363_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i10 %m158" [HLS/case_5/case_5.cc:368]   --->   Operation 632 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i12 %m167" [HLS/case_5/case_5.cc:369]   --->   Operation 633 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln369 = sext i12 %m167" [HLS/case_5/case_5.cc:369]   --->   Operation 634 'sext' 'sext_ln369' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 635 [1/1] (8.20ns)   --->   "%mul_ln369 = mul i25 %zext_ln363_3, i25 %sext_ln369" [HLS/case_5/case_5.cc:369]   --->   Operation 635 'mul' 'mul_ln369' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 636 [1/1] (0.00ns)   --->   "%m171 = trunc i25 %mul_ln369" [HLS/case_5/case_5.cc:369]   --->   Operation 636 'trunc' 'm171' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 637 [1/1] (0.00ns)   --->   "%specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln369, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:146]   --->   Operation 637 'specfucore' 'specfucore_ln146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 638 [1/1] (7.85ns)   --->   "%mul_ln370 = mul i13 %zext_ln369, i13 %zext_ln357" [HLS/case_5/case_5.cc:370]   --->   Operation 638 'mul' 'mul_ln370' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 639 [1/1] (0.00ns)   --->   "%m172 = trunc i13 %mul_ln370" [HLS/case_5/case_5.cc:370]   --->   Operation 639 'trunc' 'm172' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 640 [1/1] (0.00ns)   --->   "%specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln370, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:147]   --->   Operation 640 'specfucore' 'specfucore_ln147' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 641 [1/3] (0.00ns) (grouped into DSP with root node m180)   --->   "%m173 = mul i9 %trunc_ln371, i9 %trunc_ln371_1" [HLS/case_5/case_5.cc:371]   --->   Operation 641 'mul' 'm173' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i10 %m170" [HLS/case_5/case_5.cc:373]   --->   Operation 642 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln373_1 = zext i10 %m170" [HLS/case_5/case_5.cc:373]   --->   Operation 643 'zext' 'zext_ln373_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i4 %m174" [HLS/case_5/case_5.cc:373]   --->   Operation 644 'sext' 'sext_ln373' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 645 [1/1] (7.13ns)   --->   "%mul_ln373 = mul i14 %zext_ln373_1, i14 %sext_ln373" [HLS/case_5/case_5.cc:373]   --->   Operation 645 'mul' 'mul_ln373' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 646 [1/1] (0.00ns)   --->   "%m175 = trunc i14 %mul_ln373" [HLS/case_5/case_5.cc:373]   --->   Operation 646 'trunc' 'm175' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 647 [1/1] (0.00ns)   --->   "%specfucore_ln150 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln373, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:150]   --->   Operation 647 'specfucore' 'specfucore_ln150' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln374 = sext i13 %m169" [HLS/case_5/case_5.cc:374]   --->   Operation 648 'sext' 'sext_ln374' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 649 [1/1] (8.20ns)   --->   "%mul_ln374 = mul i26 %zext_ln363, i26 %sext_ln374" [HLS/case_5/case_5.cc:374]   --->   Operation 649 'mul' 'mul_ln374' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 650 [1/1] (0.00ns)   --->   "%m176 = trunc i26 %mul_ln374" [HLS/case_5/case_5.cc:374]   --->   Operation 650 'trunc' 'm176' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 651 [1/1] (0.00ns)   --->   "%specfucore_ln151 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln374, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:151]   --->   Operation 651 'specfucore' 'specfucore_ln151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 652 [1/1] (7.85ns)   --->   "%mul_ln375 = mul i13 %zext_ln368, i13 %zext_ln369" [HLS/case_5/case_5.cc:375]   --->   Operation 652 'mul' 'mul_ln375' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 653 [1/1] (0.00ns)   --->   "%m177 = trunc i13 %mul_ln375" [HLS/case_5/case_5.cc:375]   --->   Operation 653 'trunc' 'm177' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%specfucore_ln152 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln375, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:152]   --->   Operation 654 'specfucore' 'specfucore_ln152' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln376 = sext i4 %m174" [HLS/case_5/case_5.cc:376]   --->   Operation 655 'sext' 'sext_ln376' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i12 %m167" [HLS/case_5/case_5.cc:376]   --->   Operation 656 'zext' 'zext_ln376' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 657 [1/1] (7.85ns)   --->   "%mul_ln376 = mul i16 %zext_ln376, i16 %sext_ln376" [HLS/case_5/case_5.cc:376]   --->   Operation 657 'mul' 'mul_ln376' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 658 [1/1] (0.00ns)   --->   "%m178 = trunc i16 %mul_ln376" [HLS/case_5/case_5.cc:376]   --->   Operation 658 'trunc' 'm178' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 659 [1/1] (0.00ns)   --->   "%specfucore_ln153 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln376, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:153]   --->   Operation 659 'specfucore' 'specfucore_ln153' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 660 [1/1] (7.13ns)   --->   "%mul_ln377 = mul i20 %zext_ln373, i20 %zext_ln368_2" [HLS/case_5/case_5.cc:377]   --->   Operation 660 'mul' 'mul_ln377' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 661 [1/1] (0.00ns)   --->   "%m179 = trunc i20 %mul_ln377" [HLS/case_5/case_5.cc:377]   --->   Operation 661 'trunc' 'm179' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 662 [1/1] (0.00ns)   --->   "%specfucore_ln154 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln377, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:154]   --->   Operation 662 'specfucore' 'specfucore_ln154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 663 [2/2] (2.10ns) (root node of the DSP)   --->   "%m180 = add i9 %trunc_ln378, i9 %m173" [HLS/case_5/case_5.cc:378]   --->   Operation 663 'add' 'm180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i13 %m171" [HLS/case_5/case_5.cc:399]   --->   Operation 664 'sext' 'sext_ln399' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [1/1] (0.00ns)   --->   "%write_ln399 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_19, i16 %sext_ln399" [HLS/case_5/case_5.cc:399]   --->   Operation 665 'write' 'write_ln399' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln400 = sext i6 %m172" [HLS/case_5/case_5.cc:400]   --->   Operation 666 'sext' 'sext_ln400' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 667 [1/1] (0.00ns)   --->   "%write_ln400 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_20, i16 %sext_ln400" [HLS/case_5/case_5.cc:400]   --->   Operation 667 'write' 'write_ln400' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln401 = sext i8 %m175" [HLS/case_5/case_5.cc:401]   --->   Operation 668 'sext' 'sext_ln401' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 669 [1/1] (0.00ns)   --->   "%write_ln401 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_21, i16 %sext_ln401" [HLS/case_5/case_5.cc:401]   --->   Operation 669 'write' 'write_ln401' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln402 = sext i13 %m176" [HLS/case_5/case_5.cc:402]   --->   Operation 670 'sext' 'sext_ln402' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 671 [1/1] (0.00ns)   --->   "%write_ln402 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_22, i16 %sext_ln402" [HLS/case_5/case_5.cc:402]   --->   Operation 671 'write' 'write_ln402' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln403 = sext i6 %m177" [HLS/case_5/case_5.cc:403]   --->   Operation 672 'sext' 'sext_ln403' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 673 [1/1] (0.00ns)   --->   "%write_ln403 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_23, i16 %sext_ln403" [HLS/case_5/case_5.cc:403]   --->   Operation 673 'write' 'write_ln403' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln404 = sext i11 %m178" [HLS/case_5/case_5.cc:404]   --->   Operation 674 'sext' 'sext_ln404' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 675 [1/1] (0.00ns)   --->   "%write_ln404 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_24, i16 %sext_ln404" [HLS/case_5/case_5.cc:404]   --->   Operation 675 'write' 'write_ln404' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln405 = sext i10 %m179" [HLS/case_5/case_5.cc:405]   --->   Operation 676 'sext' 'sext_ln405' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 677 [1/1] (0.00ns)   --->   "%write_ln405 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_25, i16 %sext_ln405" [HLS/case_5/case_5.cc:405]   --->   Operation 677 'write' 'write_ln405' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.10>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_78" [HLS/case_5/case_5.cc:6]   --->   Operation 678 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 679 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0"   --->   Operation 679 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 680 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 680 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 681 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1"   --->   Operation 681 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 682 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 682 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 683 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2"   --->   Operation 683 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 684 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 684 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 685 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3"   --->   Operation 685 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 686 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 686 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 687 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4"   --->   Operation 687 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 688 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 688 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 689 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5"   --->   Operation 689 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 690 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 690 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 691 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6"   --->   Operation 691 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 692 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 692 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 693 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7"   --->   Operation 693 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 694 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 694 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 695 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8"   --->   Operation 695 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 696 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 696 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 697 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9"   --->   Operation 697 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 698 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 698 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 699 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10"   --->   Operation 699 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 700 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 700 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 701 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11"   --->   Operation 701 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 702 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 702 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 703 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12"   --->   Operation 703 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 704 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 704 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 705 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13"   --->   Operation 705 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 706 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 706 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 707 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14"   --->   Operation 707 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 708 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 708 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 709 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15"   --->   Operation 709 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 710 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 710 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 711 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16"   --->   Operation 711 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 712 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 712 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 713 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17"   --->   Operation 713 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 714 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 714 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 715 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_18"   --->   Operation 715 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 716 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_18, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 716 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 717 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_19"   --->   Operation 717 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 718 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_19, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 718 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 719 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_20"   --->   Operation 719 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 720 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_20, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 720 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 721 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_21"   --->   Operation 721 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 722 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_21, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 722 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 723 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_22"   --->   Operation 723 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_22, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 725 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_23"   --->   Operation 725 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 726 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_23, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 726 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 727 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_24"   --->   Operation 727 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 728 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_24, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 728 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 729 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0"   --->   Operation 729 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 730 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 730 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 731 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1"   --->   Operation 731 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 732 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 732 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 733 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2"   --->   Operation 733 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 734 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 734 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 735 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3"   --->   Operation 735 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 736 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 736 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 737 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4"   --->   Operation 737 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 738 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 738 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 739 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5"   --->   Operation 739 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 740 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 740 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 741 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6"   --->   Operation 741 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 742 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 742 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 743 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7"   --->   Operation 743 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 744 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 744 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 745 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8"   --->   Operation 745 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 746 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 746 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 747 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9"   --->   Operation 747 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 748 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 748 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 749 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10"   --->   Operation 749 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 750 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 750 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 751 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11"   --->   Operation 751 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 752 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 752 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 753 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12"   --->   Operation 753 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 754 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 754 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 755 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13"   --->   Operation 755 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 756 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 756 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 757 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14"   --->   Operation 757 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 758 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 758 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 759 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15"   --->   Operation 759 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 760 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 760 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 761 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16"   --->   Operation 761 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 762 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 762 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 763 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17"   --->   Operation 763 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 764 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 764 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 765 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18"   --->   Operation 765 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 766 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 766 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 767 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_19"   --->   Operation 767 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 768 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_19, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 768 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 769 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_20"   --->   Operation 769 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 770 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_20, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 770 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 771 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_21"   --->   Operation 771 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 772 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_21, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 772 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 773 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_22"   --->   Operation 773 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 774 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_22, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 774 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 775 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_23"   --->   Operation 775 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 776 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_23, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 776 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 777 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_24"   --->   Operation 777 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 778 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_24, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 778 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 779 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_25"   --->   Operation 779 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 780 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_25, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 780 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 781 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_26"   --->   Operation 781 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 782 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_26, void @empty_76, i32 0, i32 0, void @empty_77, i32 0, i32 0, void @empty_77, void @empty_77, void @empty_77, i32 0, i32 0, i32 0, i32 0, void @empty_77, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 782 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 783 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [HLS/case_5/case_5.cc:222]   --->   Operation 783 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 784 [1/1] (0.00ns)   --->   "%rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin1" [HLS/case_5/case_5.cc:224]   --->   Operation 784 'specregionend' 'rend198' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 785 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [HLS/case_5/case_5.cc:225]   --->   Operation 785 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 786 [1/1] (0.00ns)   --->   "%rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin2" [HLS/case_5/case_5.cc:226]   --->   Operation 786 'specregionend' 'rend196' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 787 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [HLS/case_5/case_5.cc:229]   --->   Operation 787 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 788 [1/1] (0.00ns)   --->   "%rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin4" [HLS/case_5/case_5.cc:230]   --->   Operation 788 'specregionend' 'rend194' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [HLS/case_5/case_5.cc:232]   --->   Operation 789 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 790 [1/1] (0.00ns)   --->   "%rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin6" [HLS/case_5/case_5.cc:233]   --->   Operation 790 'specregionend' 'rend192' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 791 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [HLS/case_5/case_5.cc:233]   --->   Operation 791 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 792 [1/1] (0.00ns)   --->   "%rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin8" [HLS/case_5/case_5.cc:234]   --->   Operation 792 'specregionend' 'rend190' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 793 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [HLS/case_5/case_5.cc:237]   --->   Operation 793 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin10" [HLS/case_5/case_5.cc:238]   --->   Operation 794 'specregionend' 'rend188' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [HLS/case_5/case_5.cc:239]   --->   Operation 795 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 796 [1/1] (0.00ns)   --->   "%rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin12" [HLS/case_5/case_5.cc:240]   --->   Operation 796 'specregionend' 'rend184' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 797 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [HLS/case_5/case_5.cc:241]   --->   Operation 797 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 798 [1/1] (0.00ns)   --->   "%rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin13" [HLS/case_5/case_5.cc:242]   --->   Operation 798 'specregionend' 'rend182' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 799 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [HLS/case_5/case_5.cc:242]   --->   Operation 799 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 800 [1/1] (0.00ns)   --->   "%rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin14" [HLS/case_5/case_5.cc:243]   --->   Operation 800 'specregionend' 'rend178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 801 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [HLS/case_5/case_5.cc:245]   --->   Operation 801 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 802 [1/1] (0.00ns)   --->   "%rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin15" [HLS/case_5/case_5.cc:246]   --->   Operation 802 'specregionend' 'rend174' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 803 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [HLS/case_5/case_5.cc:248]   --->   Operation 803 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 804 [1/1] (0.00ns)   --->   "%rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin16" [HLS/case_5/case_5.cc:249]   --->   Operation 804 'specregionend' 'rend170' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 805 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [HLS/case_5/case_5.cc:251]   --->   Operation 805 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 806 [1/1] (0.00ns)   --->   "%rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin18" [HLS/case_5/case_5.cc:252]   --->   Operation 806 'specregionend' 'rend168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 807 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [HLS/case_5/case_5.cc:254]   --->   Operation 807 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 808 [1/1] (0.00ns)   --->   "%rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin20" [HLS/case_5/case_5.cc:255]   --->   Operation 808 'specregionend' 'rend166' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 809 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [HLS/case_5/case_5.cc:255]   --->   Operation 809 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 810 [1/1] (0.00ns)   --->   "%rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin21" [HLS/case_5/case_5.cc:256]   --->   Operation 810 'specregionend' 'rend164' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 811 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [HLS/case_5/case_5.cc:256]   --->   Operation 811 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 812 [1/1] (0.00ns)   --->   "%rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin22" [HLS/case_5/case_5.cc:257]   --->   Operation 812 'specregionend' 'rend162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 813 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [HLS/case_5/case_5.cc:257]   --->   Operation 813 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 814 [1/1] (0.00ns)   --->   "%rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin24" [HLS/case_5/case_5.cc:258]   --->   Operation 814 'specregionend' 'rend160' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 815 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [HLS/case_5/case_5.cc:260]   --->   Operation 815 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 816 [1/1] (0.00ns)   --->   "%rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin26" [HLS/case_5/case_5.cc:261]   --->   Operation 816 'specregionend' 'rend156' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 817 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [HLS/case_5/case_5.cc:261]   --->   Operation 817 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 818 [1/1] (0.00ns)   --->   "%rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin27" [HLS/case_5/case_5.cc:262]   --->   Operation 818 'specregionend' 'rend154' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 819 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [HLS/case_5/case_5.cc:264]   --->   Operation 819 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 820 [1/1] (0.00ns)   --->   "%rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin28" [HLS/case_5/case_5.cc:265]   --->   Operation 820 'specregionend' 'rend150' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 821 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [HLS/case_5/case_5.cc:266]   --->   Operation 821 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 822 [1/1] (0.00ns)   --->   "%rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin30" [HLS/case_5/case_5.cc:267]   --->   Operation 822 'specregionend' 'rend148' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 823 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [HLS/case_5/case_5.cc:267]   --->   Operation 823 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 824 [1/1] (0.00ns)   --->   "%rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin32" [HLS/case_5/case_5.cc:268]   --->   Operation 824 'specregionend' 'rend146' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 825 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [HLS/case_5/case_5.cc:269]   --->   Operation 825 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 826 [1/1] (0.00ns)   --->   "%rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin34" [HLS/case_5/case_5.cc:270]   --->   Operation 826 'specregionend' 'rend142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 827 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [HLS/case_5/case_5.cc:272]   --->   Operation 827 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 828 [1/1] (0.00ns)   --->   "%rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin36" [HLS/case_5/case_5.cc:273]   --->   Operation 828 'specregionend' 'rend138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 829 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [HLS/case_5/case_5.cc:273]   --->   Operation 829 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 830 [1/1] (0.00ns)   --->   "%rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin38" [HLS/case_5/case_5.cc:274]   --->   Operation 830 'specregionend' 'rend134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 831 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [HLS/case_5/case_5.cc:274]   --->   Operation 831 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 832 [1/1] (0.00ns)   --->   "%rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin39" [HLS/case_5/case_5.cc:275]   --->   Operation 832 'specregionend' 'rend132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 833 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [HLS/case_5/case_5.cc:275]   --->   Operation 833 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 834 [1/1] (0.00ns)   --->   "%rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin40" [HLS/case_5/case_5.cc:276]   --->   Operation 834 'specregionend' 'rend130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 835 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [HLS/case_5/case_5.cc:277]   --->   Operation 835 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 836 [1/1] (0.00ns)   --->   "%rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin42" [HLS/case_5/case_5.cc:278]   --->   Operation 836 'specregionend' 'rend126' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 837 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [HLS/case_5/case_5.cc:278]   --->   Operation 837 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 838 [1/1] (0.00ns)   --->   "%rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin44" [HLS/case_5/case_5.cc:279]   --->   Operation 838 'specregionend' 'rend124' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 839 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [HLS/case_5/case_5.cc:279]   --->   Operation 839 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 840 [1/1] (0.00ns)   --->   "%rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin46" [HLS/case_5/case_5.cc:280]   --->   Operation 840 'specregionend' 'rend122' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 841 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [HLS/case_5/case_5.cc:282]   --->   Operation 841 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 842 [1/1] (0.00ns)   --->   "%rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin48" [HLS/case_5/case_5.cc:283]   --->   Operation 842 'specregionend' 'rend116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 843 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [HLS/case_5/case_5.cc:283]   --->   Operation 843 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 844 [1/1] (0.00ns)   --->   "%rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin50" [HLS/case_5/case_5.cc:284]   --->   Operation 844 'specregionend' 'rend112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 845 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [HLS/case_5/case_5.cc:286]   --->   Operation 845 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 846 [1/1] (0.00ns)   --->   "%rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin51" [HLS/case_5/case_5.cc:287]   --->   Operation 846 'specregionend' 'rend106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 847 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [HLS/case_5/case_5.cc:287]   --->   Operation 847 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 848 [1/1] (0.00ns)   --->   "%rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin52" [HLS/case_5/case_5.cc:288]   --->   Operation 848 'specregionend' 'rend104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 849 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [HLS/case_5/case_5.cc:289]   --->   Operation 849 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 850 [1/1] (0.00ns)   --->   "%rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin54" [HLS/case_5/case_5.cc:290]   --->   Operation 850 'specregionend' 'rend102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 851 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [HLS/case_5/case_5.cc:290]   --->   Operation 851 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 852 [1/1] (0.00ns)   --->   "%rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin56" [HLS/case_5/case_5.cc:291]   --->   Operation 852 'specregionend' 'rend100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 853 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [HLS/case_5/case_5.cc:295]   --->   Operation 853 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 854 [1/1] (0.00ns)   --->   "%rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin58" [HLS/case_5/case_5.cc:296]   --->   Operation 854 'specregionend' 'rend96' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 855 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [HLS/case_5/case_5.cc:299]   --->   Operation 855 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 856 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin60" [HLS/case_5/case_5.cc:300]   --->   Operation 856 'specregionend' 'rend94' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 857 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [HLS/case_5/case_5.cc:300]   --->   Operation 857 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 858 [1/1] (0.00ns)   --->   "%rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin62" [HLS/case_5/case_5.cc:301]   --->   Operation 858 'specregionend' 'rend90' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 859 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [HLS/case_5/case_5.cc:301]   --->   Operation 859 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 860 [1/1] (0.00ns)   --->   "%rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin64" [HLS/case_5/case_5.cc:302]   --->   Operation 860 'specregionend' 'rend88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 861 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [HLS/case_5/case_5.cc:305]   --->   Operation 861 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 862 [1/1] (0.00ns)   --->   "%rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin66" [HLS/case_5/case_5.cc:306]   --->   Operation 862 'specregionend' 'rend86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 863 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [HLS/case_5/case_5.cc:308]   --->   Operation 863 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 864 [1/1] (0.00ns)   --->   "%rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin68" [HLS/case_5/case_5.cc:309]   --->   Operation 864 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 865 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [HLS/case_5/case_5.cc:310]   --->   Operation 865 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 866 [1/1] (0.00ns)   --->   "%rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin70" [HLS/case_5/case_5.cc:311]   --->   Operation 866 'specregionend' 'rend82' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 867 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [HLS/case_5/case_5.cc:313]   --->   Operation 867 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 868 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin72" [HLS/case_5/case_5.cc:314]   --->   Operation 868 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 869 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [HLS/case_5/case_5.cc:316]   --->   Operation 869 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 870 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin74" [HLS/case_5/case_5.cc:317]   --->   Operation 870 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 871 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [HLS/case_5/case_5.cc:320]   --->   Operation 871 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 872 [1/1] (0.00ns)   --->   "%rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin73" [HLS/case_5/case_5.cc:321]   --->   Operation 872 'specregionend' 'rend74' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 873 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [HLS/case_5/case_5.cc:322]   --->   Operation 873 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 874 [1/1] (0.00ns)   --->   "%rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin71" [HLS/case_5/case_5.cc:323]   --->   Operation 874 'specregionend' 'rend72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 875 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [HLS/case_5/case_5.cc:323]   --->   Operation 875 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 876 [1/1] (0.00ns)   --->   "%rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin67" [HLS/case_5/case_5.cc:324]   --->   Operation 876 'specregionend' 'rend68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 877 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [HLS/case_5/case_5.cc:324]   --->   Operation 877 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 878 [1/1] (0.00ns)   --->   "%rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin65" [HLS/case_5/case_5.cc:325]   --->   Operation 878 'specregionend' 'rend66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 879 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [HLS/case_5/case_5.cc:326]   --->   Operation 879 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 880 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin63" [HLS/case_5/case_5.cc:327]   --->   Operation 880 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 881 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [HLS/case_5/case_5.cc:327]   --->   Operation 881 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 882 [1/1] (0.00ns)   --->   "%rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin61" [HLS/case_5/case_5.cc:328]   --->   Operation 882 'specregionend' 'rend62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 883 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [HLS/case_5/case_5.cc:328]   --->   Operation 883 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 884 [1/1] (0.00ns)   --->   "%rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin59" [HLS/case_5/case_5.cc:329]   --->   Operation 884 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 885 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [HLS/case_5/case_5.cc:329]   --->   Operation 885 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 886 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin57" [HLS/case_5/case_5.cc:330]   --->   Operation 886 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 887 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [HLS/case_5/case_5.cc:331]   --->   Operation 887 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 888 [1/1] (0.00ns)   --->   "%rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin55" [HLS/case_5/case_5.cc:332]   --->   Operation 888 'specregionend' 'rend56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 889 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [HLS/case_5/case_5.cc:332]   --->   Operation 889 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 890 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin53" [HLS/case_5/case_5.cc:333]   --->   Operation 890 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 891 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [HLS/case_5/case_5.cc:334]   --->   Operation 891 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 892 [1/1] (0.00ns)   --->   "%rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin49" [HLS/case_5/case_5.cc:335]   --->   Operation 892 'specregionend' 'rend50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 893 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [HLS/case_5/case_5.cc:335]   --->   Operation 893 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 894 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin45" [HLS/case_5/case_5.cc:336]   --->   Operation 894 'specregionend' 'rend46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 895 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [HLS/case_5/case_5.cc:338]   --->   Operation 895 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 896 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin43" [HLS/case_5/case_5.cc:339]   --->   Operation 896 'specregionend' 'rend44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 897 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [HLS/case_5/case_5.cc:341]   --->   Operation 897 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 898 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin41" [HLS/case_5/case_5.cc:342]   --->   Operation 898 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 899 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [HLS/case_5/case_5.cc:343]   --->   Operation 899 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 900 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin37" [HLS/case_5/case_5.cc:344]   --->   Operation 900 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 901 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [HLS/case_5/case_5.cc:345]   --->   Operation 901 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 902 [1/1] (0.00ns)   --->   "%rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin35" [HLS/case_5/case_5.cc:346]   --->   Operation 902 'specregionend' 'rend36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 903 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [HLS/case_5/case_5.cc:346]   --->   Operation 903 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 904 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin33" [HLS/case_5/case_5.cc:347]   --->   Operation 904 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 905 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [HLS/case_5/case_5.cc:347]   --->   Operation 905 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 906 [1/1] (0.00ns)   --->   "%rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin31" [HLS/case_5/case_5.cc:348]   --->   Operation 906 'specregionend' 'rend32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 907 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [HLS/case_5/case_5.cc:348]   --->   Operation 907 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 908 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin29" [HLS/case_5/case_5.cc:349]   --->   Operation 908 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 909 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [HLS/case_5/case_5.cc:350]   --->   Operation 909 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 910 [1/1] (0.00ns)   --->   "%rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin23" [HLS/case_5/case_5.cc:351]   --->   Operation 910 'specregionend' 'rend24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 911 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [HLS/case_5/case_5.cc:355]   --->   Operation 911 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 912 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin19" [HLS/case_5/case_5.cc:356]   --->   Operation 912 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 913 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [HLS/case_5/case_5.cc:356]   --->   Operation 913 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 914 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin17" [HLS/case_5/case_5.cc:357]   --->   Operation 914 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 915 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [HLS/case_5/case_5.cc:361]   --->   Operation 915 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 916 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin11" [HLS/case_5/case_5.cc:362]   --->   Operation 916 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 917 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [HLS/case_5/case_5.cc:362]   --->   Operation 917 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 918 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin9" [HLS/case_5/case_5.cc:363]   --->   Operation 918 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 919 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [HLS/case_5/case_5.cc:363]   --->   Operation 919 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 920 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin7" [HLS/case_5/case_5.cc:364]   --->   Operation 920 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 921 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [HLS/case_5/case_5.cc:364]   --->   Operation 921 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 922 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin5" [HLS/case_5/case_5.cc:365]   --->   Operation 922 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 923 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [HLS/case_5/case_5.cc:365]   --->   Operation 923 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 924 [1/1] (0.00ns)   --->   "%rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin75" [HLS/case_5/case_5.cc:366]   --->   Operation 924 'specregionend' 'rend180' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 925 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [HLS/case_5/case_5.cc:367]   --->   Operation 925 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 926 [1/1] (0.00ns)   --->   "%rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin76" [HLS/case_5/case_5.cc:368]   --->   Operation 926 'specregionend' 'rend158' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 927 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [HLS/case_5/case_5.cc:368]   --->   Operation 927 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 928 [1/1] (0.00ns)   --->   "%rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin77" [HLS/case_5/case_5.cc:369]   --->   Operation 928 'specregionend' 'rend136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 929 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [HLS/case_5/case_5.cc:369]   --->   Operation 929 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 930 [1/1] (0.00ns)   --->   "%rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin78" [HLS/case_5/case_5.cc:370]   --->   Operation 930 'specregionend' 'rend114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 931 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [HLS/case_5/case_5.cc:371]   --->   Operation 931 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 932 [1/1] (0.00ns)   --->   "%rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin79" [HLS/case_5/case_5.cc:372]   --->   Operation 932 'specregionend' 'rend92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 933 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [HLS/case_5/case_5.cc:372]   --->   Operation 933 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 934 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin69" [HLS/case_5/case_5.cc:373]   --->   Operation 934 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 935 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [HLS/case_5/case_5.cc:373]   --->   Operation 935 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 936 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin47" [HLS/case_5/case_5.cc:374]   --->   Operation 936 'specregionend' 'rend48' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 937 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [HLS/case_5/case_5.cc:374]   --->   Operation 937 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 938 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin25" [HLS/case_5/case_5.cc:375]   --->   Operation 938 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 939 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [HLS/case_5/case_5.cc:375]   --->   Operation 939 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 940 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin3" [HLS/case_5/case_5.cc:376]   --->   Operation 940 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 941 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [HLS/case_5/case_5.cc:376]   --->   Operation 941 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 942 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin" [HLS/case_5/case_5.cc:377]   --->   Operation 942 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 943 [1/2] (2.10ns) (root node of the DSP)   --->   "%m180 = add i9 %trunc_ln378, i9 %m173" [HLS/case_5/case_5.cc:378]   --->   Operation 943 'add' 'm180' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i9 %m180" [HLS/case_5/case_5.cc:406]   --->   Operation 944 'sext' 'sext_ln406' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 945 [1/1] (0.00ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_26, i16 %sext_ln406" [HLS/case_5/case_5.cc:406]   --->   Operation 945 'write' 'write_ln406' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 946 [1/1] (0.00ns)   --->   "%ret_ln409 = ret" [HLS/case_5/case_5.cc:409]   --->   Operation 946 'ret' 'ret_ln409' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.540ns
The critical path consists of the following:
	wire read operation ('in_data_14_read', HLS/case_5/case_5.cc:46) on port 'in_data_14' (HLS/case_5/case_5.cc:46) [167]  (0.000 ns)
	'mul' operation 7 bit ('m27', HLS/case_5/case_5.cc:225) [191]  (3.490 ns)
	'mul' operation 8 bit of DSP[215] ('m31', HLS/case_5/case_5.cc:229) [207]  (1.050 ns)

 <State 2>: 9.275ns
The critical path consists of the following:
	wire read operation ('in10', HLS/case_5/case_5.cc:36) on port 'in_data_9' (HLS/case_5/case_5.cc:36) [162]  (0.000 ns)
	'mul' operation 17 bit ('mul_ln230', HLS/case_5/case_5.cc:230) [211]  (9.275 ns)

 <State 3>: 9.275ns
The critical path consists of the following:
	wire read operation ('in23', HLS/case_5/case_5.cc:62) on port 'in_data_22' (HLS/case_5/case_5.cc:62) [178]  (0.000 ns)
	'mul' operation 19 bit ('mul_ln224', HLS/case_5/case_5.cc:224) [185]  (9.275 ns)

 <State 4>: 9.275ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln233', HLS/case_5/case_5.cc:233) [224]  (9.275 ns)

 <State 5>: 7.270ns
The critical path consists of the following:
	'mul' operation 5 bit ('m39', HLS/case_5/case_5.cc:237) [239]  (3.490 ns)
	'mul' operation 6 bit ('m52', HLS/case_5/case_5.cc:250) [295]  (3.780 ns)

 <State 6>: 7.851ns
The critical path consists of the following:
	'mul' operation 20 bit ('mul_ln255', HLS/case_5/case_5.cc:255) [313]  (7.851 ns)

 <State 7>: 7.138ns
The critical path consists of the following:
	'mul' operation 14 bit ('mul_ln268', HLS/case_5/case_5.cc:268) [389]  (7.138 ns)

 <State 8>: 7.851ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln256', HLS/case_5/case_5.cc:256) [322]  (7.851 ns)

 <State 9>: 7.851ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln276', HLS/case_5/case_5.cc:276) [425]  (7.851 ns)

 <State 10>: 6.782ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln284', HLS/case_5/case_5.cc:284) [465]  (6.782 ns)

 <State 11>: 6.426ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln296', HLS/case_5/case_5.cc:296) [514]  (6.426 ns)

 <State 12>: 7.138ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln306', HLS/case_5/case_5.cc:306) [559]  (7.138 ns)

 <State 13>: 8.919ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln317', HLS/case_5/case_5.cc:317) [602]  (8.919 ns)

 <State 14>: 7.138ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln339', HLS/case_5/case_5.cc:339) [716]  (7.138 ns)

 <State 15>: 7.851ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln323', HLS/case_5/case_5.cc:323) [627]  (7.851 ns)

 <State 16>: 7.851ns
The critical path consists of the following:
	'mul' operation 22 bit ('mul_ln332', HLS/case_5/case_5.cc:332) [684]  (7.851 ns)

 <State 17>: 7.851ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln344', HLS/case_5/case_5.cc:344) [738]  (7.851 ns)

 <State 18>: 7.851ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln347', HLS/case_5/case_5.cc:347) [753]  (7.851 ns)

 <State 19>: 8.207ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln363', HLS/case_5/case_5.cc:363) [825]  (8.207 ns)

 <State 20>: 9.275ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln356', HLS/case_5/case_5.cc:356) [789]  (9.275 ns)

 <State 21>: 7.851ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln365', HLS/case_5/case_5.cc:365) [837]  (7.851 ns)

 <State 22>: 8.207ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln369', HLS/case_5/case_5.cc:369) [859]  (8.207 ns)

 <State 23>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[909] ('m180', HLS/case_5/case_5.cc:378) [909]  (2.100 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
