// Seed: 349828467
module module_0 #(
    parameter id_5 = 32'd45
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_4;
  assign module_1.id_6 = 0;
  wire _id_5;
  ;
  assign id_5 = id_4;
  assign id_4[id_5] = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    output tri0 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  wand id_3,
    input  tri0 id_4,
    input  wire id_5,
    output wor  _id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  logic ['h0 : id_6] id_9;
  xnor primCall (id_0, id_3, id_1, id_2);
endmodule
