# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/oldliu/ysyx/ysyx-workbench/npc-verilog/digitallab/1/vsrc/muxkeytemplate.v /home/oldliu/ysyx/ysyx-workbench/npc-verilog/digitallab/1/vsrc/top.v /home/oldliu/ysyx/ysyx-workbench/npc-verilog/digitallab/1/csrc/main.cpp /home/oldliu/ysyx/ysyx-workbench/npc-verilog/digitallab/1/build/auto_bind.cpp /home/oldliu/ysyx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/oldliu/ysyx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/oldliu/ysyx/ysyx-workbench/npc-verilog/digitallab/1/build/top"
T      3710   381713  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop.cpp"
T      3246   381712  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop.h"
T      2533   381721  1735271695   506471305  1735271695   506471305 "./build/obj_dir/Vtop.mk"
T       738   381710  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop__Syms.cpp"
T       921   381711  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop__Syms.h"
T      1671   381714  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop___024root.h"
T      1357   381718  1735271695   506471305  1735271695   506471305 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833   381716  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     10234   381719  1735271695   506471305  1735271695   506471305 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6653   381717  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614   381715  1735271695   505471316  1735271695   505471316 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       765   381722  1735271695   506471305  1735271695   506471305 "./build/obj_dir/Vtop__ver.d"
T         0        0  1735271695   506471305  1735271695   506471305 "./build/obj_dir/Vtop__verFiles.dat"
T      1621   381720  1735271695   506471305  1735271695   506471305 "./build/obj_dir/Vtop_classes.mk"
S      1614   381016  1735271365   789620421  1735271365   789620421 "/home/oldliu/ysyx/ysyx-workbench/npc-verilog/digitallab/1/vsrc/muxkeytemplate.v"
S      1063   381017  1735271365   789620421  1735271365   789620421 "/home/oldliu/ysyx/ysyx-workbench/npc-verilog/digitallab/1/vsrc/top.v"
S  16633944   193293  1733895051   643535835  1733895051   629535804 "/usr/local/bin/verilator_bin"
S      3275   193351  1733895052   534537817  1733895052   520537786 "/usr/local/share/verilator/include/verilated_std.sv"
