// Seed: 3220885759
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri0 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    input wor id_9,
    output tri0 id_10,
    output tri id_11,
    output logic id_12,
    output tri id_13,
    input supply0 id_14,
    input uwire id_15,
    output tri id_16,
    input uwire id_17,
    input wor id_18,
    input tri id_19,
    output tri id_20,
    input tri0 id_21,
    input wor id_22,
    input wor id_23,
    input wire id_24
);
  wire id_26 = id_19;
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_9
  );
  assign modCall_1.id_3 = 0;
  always @(posedge -1) if (-1) if (-1'h0) id_12 <= -1'h0;
endmodule
