
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v
# synth_design -part xc7z020clg484-3 -top LU32PEEng -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top LU32PEEng -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 147653 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.527 ; gain = 28.895 ; free physical = 247240 ; free virtual = 314975
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LU32PEEng' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:102]
INFO: [Synth 8-6157] synthesizing module 'MarshallerController' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:256]
INFO: [Synth 8-6155] done synthesizing module 'MarshallerController' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:256]
INFO: [Synth 8-6157] synthesizing module 'LU' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:768]
INFO: [Synth 8-6157] synthesizing module 'LUControl' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1475]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2141]
WARNING: [Synth 8-6014] Unused sequential element topWriteCounter_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2107]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay31_reg[6:0]' into 'curReadAddrDelay11_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2319]
INFO: [Synth 8-4471] merging register 'leftWriteAddr_reg[6:0]' into 'curWriteAddr_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2629]
INFO: [Synth 8-4471] merging register 'leftWriteByteEn_reg[127:0]' into 'curWriteByteEn_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2630]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2319]
WARNING: [Synth 8-6014] Unused sequential element leftWriteAddr_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2629]
WARNING: [Synth 8-6014] Unused sequential element leftWriteByteEn_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2630]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay30_reg[6:0]' into 'curReadAddrDelay10_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2318]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay29_reg[6:0]' into 'curReadAddrDelay9_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2317]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay28_reg[6:0]' into 'curReadAddrDelay8_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2316]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay27_reg[6:0]' into 'curReadAddrDelay7_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2315]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay26_reg[6:0]' into 'curReadAddrDelay6_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2314]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay25_reg[6:0]' into 'curReadAddrDelay5_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2313]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay24_reg[6:0]' into 'curReadAddrDelay4_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2312]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay23_reg[6:0]' into 'curReadAddrDelay3_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2311]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay22_reg[6:0]' into 'curReadAddrDelay2_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2310]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay21_reg[6:0]' into 'curReadAddrDelay1_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2309]
INFO: [Synth 8-4471] merging register 'curWriteAddrDelay20_reg[6:0]' into 'curReadAddrDelay0_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2308]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay20_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2308]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay21_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2309]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay22_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2310]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay23_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2311]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay24_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2312]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay25_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2313]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2314]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay27_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2315]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2316]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2317]
WARNING: [Synth 8-6014] Unused sequential element curWriteAddrDelay30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2318]
INFO: [Synth 8-6155] done synthesizing module 'LUControl' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1475]
INFO: [Synth 8-6157] synthesizing module 'fpu_div' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4095]
INFO: [Synth 8-6157] synthesizing module 'div_24b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4251]
INFO: [Synth 8-6155] done synthesizing module 'div_24b' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4251]
INFO: [Synth 8-6155] done synthesizing module 'fpu_div' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4095]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2661]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
	Parameter DATA_WIDTH bound to: 12'b010000000000 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ram' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2661]
INFO: [Synth 8-6157] synthesizing module 'ram1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2705]
INFO: [Synth 8-6155] done synthesizing module 'ram1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2705]
INFO: [Synth 8-6157] synthesizing module 'ram2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2749]
INFO: [Synth 8-6155] done synthesizing module 'ram2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2749]
INFO: [Synth 8-6157] synthesizing module 'ram3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2793]
INFO: [Synth 8-6155] done synthesizing module 'ram3' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2793]
INFO: [Synth 8-6157] synthesizing module 'top_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2837]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_ram' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2837]
INFO: [Synth 8-6157] synthesizing module 'mult_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2877]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4610]
INFO: [Synth 8-6157] synthesizing module 'preprocess' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4728]
INFO: [Synth 8-6155] done synthesizing module 'preprocess' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4728]
INFO: [Synth 8-6157] synthesizing module 'special' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4799]
INFO: [Synth 8-6155] done synthesizing module 'special' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4799]
INFO: [Synth 8-6157] synthesizing module 'prenorm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4854]
INFO: [Synth 8-6155] done synthesizing module 'prenorm' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4854]
INFO: [Synth 8-6157] synthesizing module 'multiply_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5145]
INFO: [Synth 8-6155] done synthesizing module 'multiply_a' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5145]
INFO: [Synth 8-6157] synthesizing module 'exponent' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5164]
INFO: [Synth 8-6155] done synthesizing module 'exponent' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5164]
INFO: [Synth 8-6157] synthesizing module 'normalize' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5190]
INFO: [Synth 8-6155] done synthesizing module 'normalize' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5190]
INFO: [Synth 8-6157] synthesizing module 'shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5211]
INFO: [Synth 8-6155] done synthesizing module 'shift' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5211]
INFO: [Synth 8-6157] synthesizing module 'round' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5400]
INFO: [Synth 8-6155] done synthesizing module 'round' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5400]
INFO: [Synth 8-6157] synthesizing module 'flag' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5508]
INFO: [Synth 8-6155] done synthesizing module 'flag' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5508]
INFO: [Synth 8-6157] synthesizing module 'assemble' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5529]
INFO: [Synth 8-6155] done synthesizing module 'assemble' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5529]
INFO: [Synth 8-6155] done synthesizing module 'fpmul' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:4610]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3729]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3729]
INFO: [Synth 8-6155] done synthesizing module 'mult_add' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2877]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1150]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1219]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg0_reg[6:0]' into 'leftReadAddr0Reg0_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1095]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1095]
INFO: [Synth 8-4471] merging register 'leftReadAddr1Reg1_reg[6:0]' into 'leftReadAddr0Reg1_reg[6:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1103]
WARNING: [Synth 8-6014] Unused sequential element leftReadAddr1Reg1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1103]
INFO: [Synth 8-6155] done synthesizing module 'LU' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:768]
INFO: [Synth 8-6157] synthesizing module 'DataTransferUnit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2939]
INFO: [Synth 8-6157] synthesizing module 'memcmd_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3631]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
	Parameter DATA_WIDTH bound to: 6'b011100 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized1' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'memcmd_fifo' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3631]
INFO: [Synth 8-6157] synthesizing module 'wfifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3428]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
	Parameter DATA_WIDTH bound to: 12'b010000000000 
	Parameter ADDR_WIDTH bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized2' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'wfifo' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3428]
INFO: [Synth 8-6157] synthesizing module 'addr_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3557]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
	Parameter DATA_WIDTH bound to: 4'b0111 
	Parameter ADDR_WIDTH bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized3' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'addr_fifo' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3557]
INFO: [Synth 8-6157] synthesizing module 'rfifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3303]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
	Parameter DATA_WIDTH bound to: 8'b01000000 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized4' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:53]
INFO: [Synth 8-6155] done synthesizing module 'rfifo' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3303]
WARNING: [Synth 8-6014] Unused sequential element ram_addr0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3252]
WARNING: [Synth 8-6014] Unused sequential element ram_addr1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3257]
WARNING: [Synth 8-6014] Unused sequential element ram_addr2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3262]
INFO: [Synth 8-6155] done synthesizing module 'DataTransferUnit' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'LU32PEEng' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:102]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized4 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized3 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[11]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[10]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[9]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[8]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[7]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[127]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[126]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[125]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[124]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[123]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[122]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[121]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[120]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[119]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[118]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[117]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[116]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[115]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[114]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[113]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[112]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[111]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[110]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[109]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[108]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[107]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[106]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[105]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[104]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[103]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[102]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[101]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[100]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[99]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[98]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[97]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[96]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[95]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[94]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[93]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[92]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[91]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[90]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[89]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[88]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[87]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[86]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[85]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[84]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[83]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[82]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[81]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[80]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[79]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[78]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[77]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[76]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[75]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[74]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[73]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[72]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[71]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[70]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[69]
WARNING: [Synth 8-3331] design ram3 has unconnected port byteena_a[68]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.293 ; gain = 120.660 ; free physical = 246917 ; free virtual = 314654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1594.293 ; gain = 120.660 ; free physical = 246902 ; free virtual = 314639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.289 ; gain = 128.656 ; free physical = 246902 ; free virtual = 314639
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MarshallerController'
INFO: [Synth 8-5544] ROM "next_mem_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_mem_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_mem_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_base" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_top" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "loop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "comp_N" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'LUControl'
INFO: [Synth 8-802] inferred FSM for state register 'currentRowState_reg' in module 'LUControl'
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waitCycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topSourceSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leftWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteSelDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curWriteEnDelay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneFetchRow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "topWriteEnDelay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diagIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msIdx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i1modkByteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextRowState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:5155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3965]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3654]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3580]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:3326]
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DataTransferUnit'
INFO: [Synth 8-5544] ROM "data_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |        0000000000000010000000000 |                            00000
                 iSTATE9 |        0000001000000000000000000 |                            00001
                 iSTATE5 |        0000000000100000000000000 |                            10001
                 iSTATE6 |        0000000000000100000000000 |                            00010
                iSTATE19 |        0000000000000000000000100 |                            01001
                iSTATE13 |        0001000000000000000000000 |                            01010
                iSTATE12 |        0000100000000000000000000 |                            01011
                 iSTATE1 |        0000000000000000000000010 |                            01100
                 iSTATE0 |        0000000000000000000100000 |                            01101
                  iSTATE |        0000000000000000000000001 |                            01110
                 iSTATE4 |        0000000000000000000010000 |                            00011
                iSTATE22 |        0000000000000001000000000 |                            00100
                iSTATE21 |        1000000000000000000000000 |                            00101
                iSTATE17 |        0000000000001000000000000 |                            00110
                iSTATE15 |        0010000000000000000000000 |                            00111
                iSTATE20 |        0100000000000000000000000 |                            01000
                iSTATE23 |        0000000000000000000001000 |                            01111
                 iSTATE7 |        0000000001000000000000000 |                            10000
                iSTATE16 |        0000000010000000000000000 |                            10101
                iSTATE11 |        0000010000000000000000000 |                            10110
                 iSTATE8 |        0000000100000000000000000 |                            10111
                iSTATE14 |        0000000000010000000000000 |                            11000
                 iSTATE3 |        0000000000000000100000000 |                            10010
                 iSTATE2 |        0000000000000000001000000 |                            10011
                iSTATE18 |        0000000000000000010000000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'MarshallerController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               01 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentRowState_reg' using encoding 'sequential' in module 'LUControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000001000000 |                             0000
                 iSTATE6 |                  000100000000000 |                             0001
                iSTATE11 |                  000010000000000 |                             0110
                 iSTATE8 |                  010000000000000 |                             0111
                iSTATE10 |                  100000000000000 |                             1000
                 iSTATE9 |                  001000000000000 |                             1001
                 iSTATE5 |                  000001000000000 |                             1010
                 iSTATE3 |                  000000010000000 |                             1011
                 iSTATE4 |                  000000100000000 |                             1100
                 iSTATE2 |                  000000000100000 |                             0010
                  iSTATE |                  000000000000001 |                             0011
                iSTATE12 |                  000000000000010 |                             1110
                 iSTATE0 |                  000000000000100 |                             0100
                 iSTATE1 |                  000000000010000 |                             1101
                iSTATE13 |                  000000000001000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'LUControl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               10 |                               01
                 iSTATE0 |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DataTransferUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.402 ; gain = 261.770 ; free physical = 246484 ; free virtual = 314221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |mult_add       |          32|     10604|
|2     |LU__GCB0       |           1|     34650|
|3     |fpu_div        |           1|     11113|
|4     |LU32PEEng__GC0 |           1|     20819|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 33    
	   2 Input     25 Bit       Adders := 32    
	   3 Input     24 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 37    
	   2 Input     21 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 128   
	   4 Input     10 Bit       Adders := 32    
	   3 Input      8 Bit       Adders := 66    
	   2 Input      8 Bit       Adders := 793   
	   2 Input      7 Bit       Adders := 21    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 129   
+---Registers : 
	             1024 Bit    Registers := 23    
	              128 Bit    Registers := 43    
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 171   
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 15    
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 43    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 83    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 42    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 32    
+---RAMs : 
	               7K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               28 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 8     
	  32 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     96 Bit        Muxes := 32    
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 64    
	   2 Input     47 Bit        Muxes := 23    
	   2 Input     32 Bit        Muxes := 34    
	   4 Input     31 Bit        Muxes := 32    
	   2 Input     31 Bit        Muxes := 64    
	   5 Input     31 Bit        Muxes := 32    
	   2 Input     25 Bit        Muxes := 117   
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 265   
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 64    
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 96    
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      7 Bit        Muxes := 30    
	   3 Input      7 Bit        Muxes := 3     
	  23 Input      5 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 35    
	  25 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 219   
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div_24b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 23    
Module fpu_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module preprocess 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module special 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module prenorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  23 Input      5 Bit        Muxes := 2     
Module exponent 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
Module normalize 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
Module assemble 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fpmul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mult_add 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module LUControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 35    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 37    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 37    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  32 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	  41 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 19    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module LU 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 12    
	              128 Bit    Registers := 8     
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 6     
	                7 Bit    Registers := 14    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 34    
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module MarshallerController 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 7     
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 21    
	   2 Input     24 Bit        Muxes := 8     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module memcmd_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module wfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---RAMs : 
	               28 Bit         RAMs := 1     
Module addr_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	             1024 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataTransferUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: Generating DSP MUL/multiplier/prod, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
DSP Report: operator MUL/multiplier/prod is absorbed into DSP MUL/multiplier/prod.
INFO: [Synth 8-5546] ROM "updateCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1451]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1427]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1450]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1426]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1446]
WARNING: [Synth 8-3936] Found unconnected internal register 'curReadAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1422]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1445]
WARNING: [Synth 8-3936] Found unconnected internal register 'curWriteAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1421]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftReadAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1098]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftReadAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1094]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1097]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr0Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1075]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg1_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1102]
WARNING: [Synth 8-3936] Found unconnected internal register 'leftWriteAddr1Reg0_reg' and it is trimmed from '7' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1079]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg2_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1300]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1296]
WARNING: [Synth 8-3936] Found unconnected internal register 'topReadAddrReg0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1292]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg2_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1301]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1297]
WARNING: [Synth 8-3936] Found unconnected internal register 'topWriteAddrReg0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng.v:1293]
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element currentBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element currentBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock0/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element leftBlock1/inst1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element topBlock/inst2/ram_reg was removed. 
INFO: [Synth 8-3971] The signal DTU/cmd_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DTU/wdata_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DTU/raddress_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'compBlock/rec/d_man_reg[23]' (FD) to 'compBlock/rec/n_man_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\compBlock/rec /\n_man_reg[23] )
INFO: [Synth 8-3886] merging instance 'mult_add:/ADD/b_reg[30]' (FD) to 'mult_add:/ADD/b_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_add:/ADD/\b_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[0]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[1]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[2]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[3]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[4]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[5]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[0]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[1]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[2]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[3]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/Ndivk_reg[4]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[4]' (FD) to 'i_0/MC/mem_read_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[6]' (FD) to 'i_0/MC/mem_read_size_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[5]' (FD) to 'i_0/MC/mem_read_size_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[0]' (FD) to 'i_0/MC/mem_read_size_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MC/mem_read_size_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[2]' (FD) to 'i_0/MC/mem_read_size_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MC/mem_read_size_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MC/ram_addr0_inferred__0 /\MC/ram_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DTU/data_count0_inferred /\DTU/data_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\MC/ncount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\MC/mcount_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_read_size_reg[3]' (FD) to 'i_0/MC/mem_N_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[6]' (FD) to 'i_0/MC/mem_N_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[7]' (FD) to 'i_0/MC/mem_N_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[8]' (FD) to 'i_0/MC/mem_N_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/MC/mem_N_reg[9]' (FD) to 'i_0/MC/mem_N_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MC/mem_N_reg[10] )
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_exp_reg[0]' (FD) to 'compBlock/rec/n_exp_reg[1]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_exp_reg[1]' (FD) to 'compBlock/rec/n_exp_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_exp_reg[2]' (FD) to 'compBlock/rec/n_exp_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_exp_reg[3]' (FD) to 'compBlock/rec/n_exp_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_exp_reg[4]' (FD) to 'compBlock/rec/n_exp_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_exp_reg[5]' (FD) to 'compBlock/rec/n_exp_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\compBlock/rec /\n_exp_reg[6] )
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_exp_reg[7]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[0]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[1]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[2]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[3]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[4]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[5]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[6]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[7]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[8]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[9]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[10]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[11]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[12]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[13]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[14]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[15]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[16]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[17]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[18]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[19]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[20]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[21]' (FD) to 'compBlock/rec/n_man_reg[22]'
INFO: [Synth 8-3886] merging instance 'compBlock/rec/n_man_reg[22]' (FD) to 'compBlock/rec/n_sign_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compBlock/rec /n_sign_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1977.445 ; gain = 503.812 ; free physical = 246461 ; free virtual = 314241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU32PEEng                      | currentBlock0/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU32PEEng                      | currentBlock1/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU32PEEng                      | leftBlock0/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU32PEEng                      | leftBlock1/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|dual_port_ram__parameterized1: | ram_reg                     | 4 x 28(NO_CHANGE)      | W | R | 4 x 28(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized2: | ram_reg                     | 4 x 1024(NO_CHANGE)    | W | R | 4 x 1024(NO_CHANGE)    | W | R | Port A and B     | 1      | 28     | 
|dual_port_ram__parameterized3: | ram_reg                     | 4 x 7(NO_CHANGE)       | W | R | 4 x 7(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
|dual_port_ram__parameterized4: | ram_reg                     | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU32PEEng   | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_a  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiply_a  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DTU/cmd_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 29 RAM instances of RAM DTU/wdata_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_29/DTU/wdata_store/ram_addr/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DTU/raddress_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ram_addr/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/DTU/rdata_store/i_0/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/DTU/rdata_store/i_0/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |mult_add       |          32|      5063|
|2     |LU__GCB0       |           1|     44269|
|3     |fpu_div        |           1|      6874|
|4     |LU32PEEng__GC0 |           1|      3956|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1977.449 ; gain = 503.816 ; free physical = 246427 ; free virtual = 314207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|LU32PEEng                      | currentBlock0/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU32PEEng                      | currentBlock1/inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU32PEEng                      | leftBlock0/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|LU32PEEng                      | leftBlock1/inst1/ram_reg    | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
|dual_port_ram__parameterized1: | ram_reg                     | 4 x 28(NO_CHANGE)      | W | R | 4 x 28(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized2: | ram_reg                     | 4 x 1024(NO_CHANGE)    | W | R | 4 x 1024(NO_CHANGE)    | W | R | Port A and B     | 1      | 28     | 
|dual_port_ram__parameterized3: | ram_reg                     | 4 x 7(NO_CHANGE)       | W | R | 4 x 7(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
|dual_port_ram__parameterized4: | ram_reg                     | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------------------+-----------+----------------------+--------------+
|LU32PEEng   | topBlock/inst2/ram_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |mult_add       |          32|      5063|
|2     |LU__GCB0       |           1|     44269|
|3     |fpu_div        |           1|      6874|
|4     |LU32PEEng__GC0 |           1|      3956|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[4]' (FD) to 'compBlock/PE3/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[5]' (FD) to 'compBlock/PE3/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[6]' (FD) to 'compBlock/PE3/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[7]' (FD) to 'compBlock/PE3/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[8]' (FD) to 'compBlock/PE3/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[9]' (FD) to 'compBlock/PE3/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[10]' (FD) to 'compBlock/PE3/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[11]' (FD) to 'compBlock/PE3/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[12]' (FD) to 'compBlock/PE3/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[13]' (FD) to 'compBlock/PE3/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[14]' (FD) to 'compBlock/PE3/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[15]' (FD) to 'compBlock/PE3/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[0]' (FD) to 'compBlock/PE3/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[1]' (FD) to 'compBlock/PE3/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[2]' (FD) to 'compBlock/PE3/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE3/ADD/b_reg[3]' (FD) to 'compBlock/PE3/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[8]' (FD) to 'compBlock/PE2/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[9]' (FD) to 'compBlock/PE2/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[10]' (FD) to 'compBlock/PE2/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[11]' (FD) to 'compBlock/PE2/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[12]' (FD) to 'compBlock/PE2/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[13]' (FD) to 'compBlock/PE2/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[14]' (FD) to 'compBlock/PE2/mult_result_reg[16]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[15]' (FD) to 'compBlock/PE2/mult_result_reg[17]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[4]' (FD) to 'compBlock/PE2/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[5]' (FD) to 'compBlock/PE2/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[6]' (FD) to 'compBlock/PE2/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[7]' (FD) to 'compBlock/PE2/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[0]' (FD) to 'compBlock/PE2/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[1]' (FD) to 'compBlock/PE2/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[2]' (FD) to 'compBlock/PE2/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE2/ADD/b_reg[3]' (FD) to 'compBlock/PE2/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[0]' (FD) to 'compBlock/PE1/mult_result_reg[2]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[1]' (FD) to 'compBlock/PE1/mult_result_reg[3]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[2]' (FD) to 'compBlock/PE1/mult_result_reg[4]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[3]' (FD) to 'compBlock/PE1/mult_result_reg[5]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[4]' (FD) to 'compBlock/PE1/mult_result_reg[6]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[5]' (FD) to 'compBlock/PE1/mult_result_reg[7]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[6]' (FD) to 'compBlock/PE1/mult_result_reg[8]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[7]' (FD) to 'compBlock/PE1/mult_result_reg[9]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[9]' (FD) to 'compBlock/PE1/mult_result_reg[11]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[8]' (FD) to 'compBlock/PE1/mult_result_reg[10]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[11]' (FD) to 'compBlock/PE1/mult_result_reg[13]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[10]' (FD) to 'compBlock/PE1/mult_result_reg[12]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[13]' (FD) to 'compBlock/PE1/mult_result_reg[15]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[12]' (FD) to 'compBlock/PE1/mult_result_reg[14]'
INFO: [Synth 8-3886] merging instance 'compBlock/PE1/ADD/b_reg[15]' (FD) to 'compBlock/PE1/mult_result_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/wdata_store/ram_addr/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/rdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DTU/rdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1999.594 ; gain = 525.961 ; free physical = 246910 ; free virtual = 314690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \DTU/fifo_write_reg_reg_n_0_[0]  is driving 114 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/leftWriteEn1  is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/leftWriteEn0  is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/curWriteEn1Reg1_reg_rep_n_0  is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/curWriteEn1Reg1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/curWriteEn0Reg1_reg_rep_n_0  is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \compBlock/curWriteEn0Reg1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246683 ; free virtual = 314463
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246656 ; free virtual = 314436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246451 ; free virtual = 314231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246451 ; free virtual = 314230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246400 ; free virtual = 314179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246375 ; free virtual = 314154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LU32PEEng   | compBlock/conBlock/start_reg                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/curReadAddrDelay0_reg[2]   | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU32PEEng   | compBlock/conBlock/curWriteAddrDelay16_reg[2] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU32PEEng   | compBlock/conBlock/curWriteAddrDelay5_reg[2]  | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU32PEEng   | compBlock/conBlock/curWriteAddr_reg[2]        | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU32PEEng   | compBlock/conBlock/curWriteEnDelay_reg[16]    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/curWriteEn_reg             | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/curWriteSel_reg            | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/leftWriteEnDelay_reg[16]   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/leftWriteEnDelay_reg[5]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/leftWriteEn_reg            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/leftWriteSel_reg           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/topWriteAddrDelay5_reg[3]  | 27     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|LU32PEEng   | compBlock/conBlock/topWriteEnDelay_reg[5]     | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LU32PEEng   | compBlock/conBlock/topWriteSelDelay5_reg[4]   | 27     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|LU32PEEng   | compBlock/conBlock/topWriteSel_reg[4]         | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|LU32PEEng   | compBlock/conBlock/topSourceSel_reg           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/diagEn_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/conBlock/MOEnDelay_reg[0]           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | compBlock/leftReadAddr0Reg1_reg[2]            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|LU32PEEng   | compBlock/topWriteDataReg2_reg[31]            | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LU32PEEng   | compBlock/topReadAddrReg2_reg[3]              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU32PEEng   | compBlock/topWriteAddrReg2_reg[3]             | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|LU32PEEng   | compBlock/topWriteEnReg2_reg                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | DTU/write_req_reg_reg[0]                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | DTU/read_req_reg_reg[0]                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LU32PEEng   | DTU/mem_addr0_reg[23]                         | 5      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|LU32PEEng   | DTU/size_count0_reg[1]                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1533|
|2     |DSP48E1  |    64|
|3     |LUT1     |   222|
|4     |LUT2     |  3690|
|5     |LUT3     |  8766|
|6     |LUT4     |  4431|
|7     |LUT5     | 12990|
|8     |LUT6     | 24828|
|9     |MUXF7    |   545|
|10    |MUXF8    |   256|
|11    |RAM32M   |     6|
|12    |RAMB18E1 |     6|
|13    |RAMB36E1 |    87|
|14    |SRL16E   |    99|
|15    |SRLC32E  |    10|
|16    |FDRE     | 14329|
|17    |FDSE     |   271|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+------------------------------+------+
|      |Instance           |Module                        |Cells |
+------+-------------------+------------------------------+------+
|1     |top                |                              | 72133|
|2     |  DTU              |DataTransferUnit              |  1976|
|3     |    cmd_store      |memcmd_fifo                   |    25|
|4     |      ram_addr     |dual_port_ram__parameterized1 |     4|
|5     |    raddress_store |addr_fifo                     |    30|
|6     |      ram_addr     |dual_port_ram__parameterized3 |     8|
|7     |    rdata_store    |rfifo                         |  1070|
|8     |      ram_addr     |dual_port_ram__parameterized4 |     3|
|9     |    wdata_store    |wfifo                         |   596|
|10    |      ram_addr     |dual_port_ram__parameterized2 |   483|
|11    |  MC               |MarshallerController          |   975|
|12    |  compBlock        |LU                            | 69182|
|13    |    PE0            |mult_add                      |  1273|
|14    |      ADD          |fpu_add_244                   |   766|
|15    |      MUL          |fpmul_245                     |   232|
|16    |        exponenter |exponent_246                  |     8|
|17    |        multiplier |multiply_a_247                |    81|
|18    |        rounder    |round_248                     |     6|
|19    |        shifter    |shift_249                     |    96|
|20    |        specialer  |special_250                   |     3|
|21    |    PE1            |mult_add_0                    |  1248|
|22    |      ADD          |fpu_add_237                   |   766|
|23    |      MUL          |fpmul_238                     |   207|
|24    |        exponenter |exponent_239                  |     8|
|25    |        multiplier |multiply_a_240                |    62|
|26    |        rounder    |round_241                     |     6|
|27    |        shifter    |shift_242                     |    96|
|28    |        specialer  |special_243                   |     3|
|29    |    PE10           |mult_add_1                    |  1248|
|30    |      ADD          |fpu_add_230                   |   766|
|31    |      MUL          |fpmul_231                     |   207|
|32    |        exponenter |exponent_232                  |     8|
|33    |        multiplier |multiply_a_233                |    62|
|34    |        rounder    |round_234                     |     6|
|35    |        shifter    |shift_235                     |    96|
|36    |        specialer  |special_236                   |     3|
|37    |    PE11           |mult_add_2                    |  1248|
|38    |      ADD          |fpu_add_223                   |   766|
|39    |      MUL          |fpmul_224                     |   207|
|40    |        exponenter |exponent_225                  |     8|
|41    |        multiplier |multiply_a_226                |    62|
|42    |        rounder    |round_227                     |     6|
|43    |        shifter    |shift_228                     |    96|
|44    |        specialer  |special_229                   |     3|
|45    |    PE12           |mult_add_3                    |  1249|
|46    |      ADD          |fpu_add_216                   |   766|
|47    |      MUL          |fpmul_217                     |   208|
|48    |        exponenter |exponent_218                  |     8|
|49    |        multiplier |multiply_a_219                |    62|
|50    |        rounder    |round_220                     |     6|
|51    |        shifter    |shift_221                     |    96|
|52    |        specialer  |special_222                   |     3|
|53    |    PE13           |mult_add_4                    |  1248|
|54    |      ADD          |fpu_add_209                   |   766|
|55    |      MUL          |fpmul_210                     |   207|
|56    |        exponenter |exponent_211                  |     8|
|57    |        multiplier |multiply_a_212                |    62|
|58    |        rounder    |round_213                     |     6|
|59    |        shifter    |shift_214                     |    96|
|60    |        specialer  |special_215                   |     3|
|61    |    PE14           |mult_add_5                    |  1248|
|62    |      ADD          |fpu_add_202                   |   766|
|63    |      MUL          |fpmul_203                     |   207|
|64    |        exponenter |exponent_204                  |     8|
|65    |        multiplier |multiply_a_205                |    62|
|66    |        rounder    |round_206                     |     6|
|67    |        shifter    |shift_207                     |    96|
|68    |        specialer  |special_208                   |     3|
|69    |    PE15           |mult_add_6                    |  1248|
|70    |      ADD          |fpu_add_195                   |   766|
|71    |      MUL          |fpmul_196                     |   207|
|72    |        exponenter |exponent_197                  |     8|
|73    |        multiplier |multiply_a_198                |    62|
|74    |        rounder    |round_199                     |     6|
|75    |        shifter    |shift_200                     |    96|
|76    |        specialer  |special_201                   |     3|
|77    |    PE16           |mult_add_7                    |  1248|
|78    |      ADD          |fpu_add_188                   |   766|
|79    |      MUL          |fpmul_189                     |   207|
|80    |        exponenter |exponent_190                  |     8|
|81    |        multiplier |multiply_a_191                |    62|
|82    |        rounder    |round_192                     |     6|
|83    |        shifter    |shift_193                     |    96|
|84    |        specialer  |special_194                   |     3|
|85    |    PE17           |mult_add_8                    |  1249|
|86    |      ADD          |fpu_add_181                   |   766|
|87    |      MUL          |fpmul_182                     |   208|
|88    |        exponenter |exponent_183                  |     8|
|89    |        multiplier |multiply_a_184                |    62|
|90    |        rounder    |round_185                     |     6|
|91    |        shifter    |shift_186                     |    96|
|92    |        specialer  |special_187                   |     3|
|93    |    PE18           |mult_add_9                    |  1248|
|94    |      ADD          |fpu_add_174                   |   766|
|95    |      MUL          |fpmul_175                     |   207|
|96    |        exponenter |exponent_176                  |     8|
|97    |        multiplier |multiply_a_177                |    62|
|98    |        rounder    |round_178                     |     6|
|99    |        shifter    |shift_179                     |    96|
|100   |        specialer  |special_180                   |     3|
|101   |    PE19           |mult_add_10                   |  1248|
|102   |      ADD          |fpu_add_167                   |   766|
|103   |      MUL          |fpmul_168                     |   207|
|104   |        exponenter |exponent_169                  |     8|
|105   |        multiplier |multiply_a_170                |    62|
|106   |        rounder    |round_171                     |     6|
|107   |        shifter    |shift_172                     |    96|
|108   |        specialer  |special_173                   |     3|
|109   |    PE2            |mult_add_11                   |  1249|
|110   |      ADD          |fpu_add_160                   |   766|
|111   |      MUL          |fpmul_161                     |   208|
|112   |        exponenter |exponent_162                  |     8|
|113   |        multiplier |multiply_a_163                |    62|
|114   |        rounder    |round_164                     |     6|
|115   |        shifter    |shift_165                     |    96|
|116   |        specialer  |special_166                   |     3|
|117   |    PE20           |mult_add_12                   |  1248|
|118   |      ADD          |fpu_add_153                   |   766|
|119   |      MUL          |fpmul_154                     |   207|
|120   |        exponenter |exponent_155                  |     8|
|121   |        multiplier |multiply_a_156                |    62|
|122   |        rounder    |round_157                     |     6|
|123   |        shifter    |shift_158                     |    96|
|124   |        specialer  |special_159                   |     3|
|125   |    PE21           |mult_add_13                   |  1249|
|126   |      ADD          |fpu_add_146                   |   766|
|127   |      MUL          |fpmul_147                     |   208|
|128   |        exponenter |exponent_148                  |     8|
|129   |        multiplier |multiply_a_149                |    62|
|130   |        rounder    |round_150                     |     6|
|131   |        shifter    |shift_151                     |    96|
|132   |        specialer  |special_152                   |     3|
|133   |    PE22           |mult_add_14                   |  1348|
|134   |      ADD          |fpu_add_139                   |   766|
|135   |      MUL          |fpmul_140                     |   303|
|136   |        exponenter |exponent_141                  |     8|
|137   |        multiplier |multiply_a_142                |   157|
|138   |        rounder    |round_143                     |     6|
|139   |        shifter    |shift_144                     |    96|
|140   |        specialer  |special_145                   |     3|
|141   |    PE23           |mult_add_15                   |  1473|
|142   |      ADD          |fpu_add_132                   |   766|
|143   |      MUL          |fpmul_133                     |   439|
|144   |        exponenter |exponent_134                  |   136|
|145   |        multiplier |multiply_a_135                |    61|
|146   |        rounder    |round_136                     |     6|
|147   |        shifter    |shift_137                     |   201|
|148   |        specialer  |special_138                   |     3|
|149   |    PE24           |mult_add_16                   |  1472|
|150   |      ADD          |fpu_add_125                   |   766|
|151   |      MUL          |fpmul_126                     |   439|
|152   |        exponenter |exponent_127                  |   136|
|153   |        multiplier |multiply_a_128                |    61|
|154   |        rounder    |round_129                     |     6|
|155   |        shifter    |shift_130                     |   201|
|156   |        specialer  |special_131                   |     3|
|157   |    PE25           |mult_add_17                   |  1471|
|158   |      ADD          |fpu_add_118                   |   766|
|159   |      MUL          |fpmul_119                     |   438|
|160   |        exponenter |exponent_120                  |   136|
|161   |        multiplier |multiply_a_121                |    60|
|162   |        rounder    |round_122                     |     6|
|163   |        shifter    |shift_123                     |   201|
|164   |        specialer  |special_124                   |     3|
|165   |    PE26           |mult_add_18                   |  1471|
|166   |      ADD          |fpu_add_111                   |   766|
|167   |      MUL          |fpmul_112                     |   438|
|168   |        exponenter |exponent_113                  |   136|
|169   |        multiplier |multiply_a_114                |    60|
|170   |        rounder    |round_115                     |     6|
|171   |        shifter    |shift_116                     |   201|
|172   |        specialer  |special_117                   |     3|
|173   |    PE27           |mult_add_19                   |  1471|
|174   |      ADD          |fpu_add_104                   |   766|
|175   |      MUL          |fpmul_105                     |   438|
|176   |        exponenter |exponent_106                  |   136|
|177   |        multiplier |multiply_a_107                |    60|
|178   |        rounder    |round_108                     |     6|
|179   |        shifter    |shift_109                     |   201|
|180   |        specialer  |special_110                   |     3|
|181   |    PE28           |mult_add_20                   |  1471|
|182   |      ADD          |fpu_add_97                    |   766|
|183   |      MUL          |fpmul_98                      |   438|
|184   |        exponenter |exponent_99                   |   136|
|185   |        multiplier |multiply_a_100                |    60|
|186   |        rounder    |round_101                     |     6|
|187   |        shifter    |shift_102                     |   201|
|188   |        specialer  |special_103                   |     3|
|189   |    PE29           |mult_add_21                   |  1471|
|190   |      ADD          |fpu_add_90                    |   766|
|191   |      MUL          |fpmul_91                      |   438|
|192   |        exponenter |exponent_92                   |   136|
|193   |        multiplier |multiply_a_93                 |    60|
|194   |        rounder    |round_94                      |     6|
|195   |        shifter    |shift_95                      |   201|
|196   |        specialer  |special_96                    |     3|
|197   |    PE3            |mult_add_22                   |  1248|
|198   |      ADD          |fpu_add_83                    |   766|
|199   |      MUL          |fpmul_84                      |   207|
|200   |        exponenter |exponent_85                   |     8|
|201   |        multiplier |multiply_a_86                 |    62|
|202   |        rounder    |round_87                      |     6|
|203   |        shifter    |shift_88                      |    96|
|204   |        specialer  |special_89                    |     3|
|205   |    PE30           |mult_add_23                   |  1471|
|206   |      ADD          |fpu_add_76                    |   766|
|207   |      MUL          |fpmul_77                      |   438|
|208   |        exponenter |exponent_78                   |   136|
|209   |        multiplier |multiply_a_79                 |    60|
|210   |        rounder    |round_80                      |     6|
|211   |        shifter    |shift_81                      |   201|
|212   |        specialer  |special_82                    |     3|
|213   |    PE31           |mult_add_24                   |  1474|
|214   |      ADD          |fpu_add_69                    |   766|
|215   |      MUL          |fpmul_70                      |   441|
|216   |        exponenter |exponent_71                   |   136|
|217   |        multiplier |multiply_a_72                 |    62|
|218   |        rounder    |round_73                      |     6|
|219   |        shifter    |shift_74                      |   201|
|220   |        specialer  |special_75                    |     3|
|221   |    PE4            |mult_add_25                   |  1248|
|222   |      ADD          |fpu_add_62                    |   766|
|223   |      MUL          |fpmul_63                      |   207|
|224   |        exponenter |exponent_64                   |     8|
|225   |        multiplier |multiply_a_65                 |    62|
|226   |        rounder    |round_66                      |     6|
|227   |        shifter    |shift_67                      |    96|
|228   |        specialer  |special_68                    |     3|
|229   |    PE5            |mult_add_26                   |  1248|
|230   |      ADD          |fpu_add_55                    |   766|
|231   |      MUL          |fpmul_56                      |   207|
|232   |        exponenter |exponent_57                   |     8|
|233   |        multiplier |multiply_a_58                 |    62|
|234   |        rounder    |round_59                      |     6|
|235   |        shifter    |shift_60                      |    96|
|236   |        specialer  |special_61                    |     3|
|237   |    PE6            |mult_add_27                   |  1248|
|238   |      ADD          |fpu_add_48                    |   766|
|239   |      MUL          |fpmul_49                      |   207|
|240   |        exponenter |exponent_50                   |     8|
|241   |        multiplier |multiply_a_51                 |    62|
|242   |        rounder    |round_52                      |     6|
|243   |        shifter    |shift_53                      |    96|
|244   |        specialer  |special_54                    |     3|
|245   |    PE7            |mult_add_28                   |  1249|
|246   |      ADD          |fpu_add_41                    |   766|
|247   |      MUL          |fpmul_42                      |   208|
|248   |        exponenter |exponent_43                   |     8|
|249   |        multiplier |multiply_a_44                 |    62|
|250   |        rounder    |round_45                      |     6|
|251   |        shifter    |shift_46                      |    96|
|252   |        specialer  |special_47                    |     3|
|253   |    PE8            |mult_add_29                   |  1248|
|254   |      ADD          |fpu_add_34                    |   766|
|255   |      MUL          |fpmul_35                      |   207|
|256   |        exponenter |exponent_36                   |     8|
|257   |        multiplier |multiply_a_37                 |    62|
|258   |        rounder    |round_38                      |     6|
|259   |        shifter    |shift_39                      |    96|
|260   |        specialer  |special_40                    |     3|
|261   |    PE9            |mult_add_30                   |  1248|
|262   |      ADD          |fpu_add                       |   766|
|263   |      MUL          |fpmul                         |   207|
|264   |        exponenter |exponent                      |     8|
|265   |        multiplier |multiply_a                    |    62|
|266   |        rounder    |round                         |     6|
|267   |        shifter    |shift                         |    96|
|268   |        specialer  |special                       |     3|
|269   |    conBlock       |LUControl                     |  1289|
|270   |    currentBlock0  |ram                           |  1967|
|271   |      inst1        |dual_port_ram_33              |  1967|
|272   |    currentBlock1  |ram1                          |  1039|
|273   |      inst1        |dual_port_ram_32              |  1039|
|274   |    leftBlock0     |ram2                          | 10936|
|275   |      inst1        |dual_port_ram_31              | 10936|
|276   |    leftBlock1     |ram3                          |    15|
|277   |      inst1        |dual_port_ram                 |    15|
|278   |    rec            |fpu_div                       |  3353|
|279   |    topBlock       |top_ram                       |    38|
|280   |      inst2        |dual_port_ram__parameterized0 |    38|
+------+-------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246370 ; free virtual = 314149
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 597 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1999.598 ; gain = 525.965 ; free physical = 246365 ; free virtual = 314144
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1999.602 ; gain = 525.965 ; free physical = 246375 ; free virtual = 314154
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2497 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2074.766 ; gain = 0.000 ; free physical = 246025 ; free virtual = 313810
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
431 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 2074.766 ; gain = 601.230 ; free physical = 246081 ; free virtual = 313866
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2657.297 ; gain = 582.531 ; free physical = 245168 ; free virtual = 312944
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2657.297 ; gain = 0.000 ; free physical = 246089 ; free virtual = 313866
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.309 ; gain = 0.000 ; free physical = 246118 ; free virtual = 313948
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2681.316 ; gain = 24.020 ; free physical = 245983 ; free virtual = 313757
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2754.836 ; gain = 73.520 ; free physical = 245472 ; free virtual = 313350
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2867.066 ; gain = 112.230 ; free physical = 245693 ; free virtual = 313529
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2867.070 ; gain = 0.004 ; free physical = 245629 ; free virtual = 313402

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 3818ca4f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245613 ; free virtual = 313387

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9d74c224

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245483 ; free virtual = 313257
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2c029bc5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245419 ; free virtual = 313192
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 67f1e522

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245331 ; free virtual = 313104
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 67f1e522

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245324 ; free virtual = 313098
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 129f35e6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245220 ; free virtual = 312994
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 129f35e6c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245215 ; free virtual = 312989
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245225 ; free virtual = 312999
Ending Logic Optimization Task | Checksum: 129f35e6c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.070 ; gain = 0.000 ; free physical = 245266 ; free virtual = 313040

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.843 | TNS=-13339.321 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 60 newly gated: 60 Total Ports: 186
Ending PowerOpt Patch Enables Task | Checksum: dd0d0263

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3401.340 ; gain = 0.000 ; free physical = 245485 ; free virtual = 313260
Ending Power Optimization Task | Checksum: dd0d0263

Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3401.340 ; gain = 534.270 ; free physical = 245490 ; free virtual = 313265

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dd0d0263

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.340 ; gain = 0.000 ; free physical = 245494 ; free virtual = 313269

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3401.340 ; gain = 0.000 ; free physical = 245488 ; free virtual = 313263
Ending Netlist Obfuscation Task | Checksum: 15c62b1c6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3401.340 ; gain = 0.000 ; free physical = 245474 ; free virtual = 313248
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 3401.340 ; gain = 534.273 ; free physical = 245481 ; free virtual = 313255
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 15c62b1c6
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module LU32PEEng ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-47.843 | TNS=-13339.321 |
PSMgr Creation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:03 . Memory (MB): peak = 3401.340 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312000
Found 4657 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 3505.418 ; gain = 104.078 ; free physical = 244139 ; free virtual = 311915
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3617.492 ; gain = 56.023 ; free physical = 243152 ; free virtual = 310928
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 5152 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 480 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3617.492 ; gain = 0.000 ; free physical = 244737 ; free virtual = 312512
Power optimization passes: Time (s): cpu = 00:01:54 ; elapsed = 00:01:07 . Memory (MB): peak = 3617.492 ; gain = 216.152 ; free physical = 244423 ; free virtual = 312198

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3617.492 ; gain = 0.000 ; free physical = 245523 ; free virtual = 313298


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design LU32PEEng ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 123 accepted clusters 123
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 45 accepted clusters 45

Number of Slice Registers augmented: 25 newly gated: 9257 Total: 14600
Number of SRLs augmented: 0  newly gated: 0 Total: 109
Number of BRAM Ports augmented: 92 newly gated: 31 Total Ports: 186
Number of Flops added for Enable Generation: 18

Flops dropped: 0/9354 RAMS dropped: 0/123 Clusters dropped: 0/168 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 13924c7f5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3637.234 ; gain = 19.742 ; free physical = 244861 ; free virtual = 312638
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 13924c7f5
Power optimization: Time (s): cpu = 00:02:40 ; elapsed = 00:01:29 . Memory (MB): peak = 3637.234 ; gain = 235.895 ; free physical = 245006 ; free virtual = 312783
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 40950728 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5376c2b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3637.234 ; gain = 0.000 ; free physical = 246278 ; free virtual = 314054
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 5376c2b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3637.234 ; gain = 0.000 ; free physical = 246276 ; free virtual = 314051
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 102ba1a70

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3637.234 ; gain = 0.000 ; free physical = 245984 ; free virtual = 313760
INFO: [Opt 31-389] Phase Remap created 50 cells and removed 112 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f66fa5dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3637.234 ; gain = 0.000 ; free physical = 245949 ; free virtual = 313725
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              50  |             112  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c5f298c1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3637.234 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313723

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.234 ; gain = 0.000 ; free physical = 245945 ; free virtual = 313720
Ending Netlist Obfuscation Task | Checksum: 1c5f298c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.234 ; gain = 0.000 ; free physical = 245944 ; free virtual = 313719
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:41 . Memory (MB): peak = 3637.234 ; gain = 235.895 ; free physical = 245944 ; free virtual = 313719
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245479 ; free virtual = 313255
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb532097

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245479 ; free virtual = 313255
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245316 ; free virtual = 313095

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c07bd886

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245087 ; free virtual = 312866

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 153830310

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244584 ; free virtual = 312363

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 153830310

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244614 ; free virtual = 312392
Phase 1 Placer Initialization | Checksum: 153830310

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244591 ; free virtual = 312370

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18ce4ed09

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244359 ; free virtual = 312137

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244632 ; free virtual = 312410

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 102350f55

Time (s): cpu = 00:03:35 ; elapsed = 00:01:52 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244632 ; free virtual = 312410
Phase 2 Global Placement | Checksum: 1ae4d75d8

Time (s): cpu = 00:04:00 ; elapsed = 00:02:01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245421 ; free virtual = 313198

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ae4d75d8

Time (s): cpu = 00:04:01 ; elapsed = 00:02:01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245419 ; free virtual = 313195

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161e47797

Time (s): cpu = 00:04:20 ; elapsed = 00:02:09 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244926 ; free virtual = 312702

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bca5bcfd

Time (s): cpu = 00:04:22 ; elapsed = 00:02:10 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244872 ; free virtual = 312649

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a6bf55af

Time (s): cpu = 00:04:22 ; elapsed = 00:02:10 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244858 ; free virtual = 312635

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 236012f32

Time (s): cpu = 00:04:39 ; elapsed = 00:02:18 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244637 ; free virtual = 312415

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 165c56385

Time (s): cpu = 00:05:04 ; elapsed = 00:02:41 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244843 ; free virtual = 312620

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14f07940e

Time (s): cpu = 00:05:07 ; elapsed = 00:02:44 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244712 ; free virtual = 312490

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ea455381

Time (s): cpu = 00:05:08 ; elapsed = 00:02:44 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244773 ; free virtual = 312549

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18a44d141

Time (s): cpu = 00:05:29 ; elapsed = 00:02:55 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245386 ; free virtual = 313161
Phase 3 Detail Placement | Checksum: 18a44d141

Time (s): cpu = 00:05:30 ; elapsed = 00:02:55 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245362 ; free virtual = 313137

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12f99d492

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net compBlock/curWriteEn0Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net compBlock/curWriteEn1Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net compBlock/leftWriteEn0Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net compBlock/leftWriteEn1Reg0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net MC/curWriteEn_reg__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net MC/cur_mem_sel_reg_rep__23_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net MC/leftWriteEn_reg__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net MC/left_mem_sel_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 8 candidate nets, 0 success, 0 bufg driver replicated, 8 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12f99d492

Time (s): cpu = 00:05:53 ; elapsed = 00:03:03 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244810 ; free virtual = 312587
INFO: [Place 30-746] Post Placement Timing Summary WNS=-53.281. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1906ef62a

Time (s): cpu = 00:06:24 ; elapsed = 00:03:28 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244898 ; free virtual = 312673
Phase 4.1 Post Commit Optimization | Checksum: 1906ef62a

Time (s): cpu = 00:06:25 ; elapsed = 00:03:29 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244891 ; free virtual = 312666

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1906ef62a

Time (s): cpu = 00:06:26 ; elapsed = 00:03:29 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244951 ; free virtual = 312726

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1906ef62a

Time (s): cpu = 00:06:26 ; elapsed = 00:03:30 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244877 ; free virtual = 312652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244854 ; free virtual = 312629
Phase 4.4 Final Placement Cleanup | Checksum: 1772ee8e9

Time (s): cpu = 00:06:27 ; elapsed = 00:03:30 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244850 ; free virtual = 312625
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1772ee8e9

Time (s): cpu = 00:06:27 ; elapsed = 00:03:31 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244905 ; free virtual = 312680
Ending Placer Task | Checksum: 848650c6

Time (s): cpu = 00:06:27 ; elapsed = 00:03:31 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244914 ; free virtual = 312689
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:34 ; elapsed = 00:03:37 . Memory (MB): peak = 3637.238 ; gain = 0.004 ; free physical = 244909 ; free virtual = 312685
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244745 ; free virtual = 312522

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-53.281 | TNS=-22775.532 |
Phase 1 Physical Synthesis Initialization | Checksum: 22d32a8f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244541 ; free virtual = 312318
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-53.281 | TNS=-22775.532 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 23 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[0]. Replicated 9 times.
INFO: [Physopt 32-572] Net compBlock/rec/d_man[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[7]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[9]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[11]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[5]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[3]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[13]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[12]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[10]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[6]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[14]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[17]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[16]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[21]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[15]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[19]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[18]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[22]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[20]. Replicated 7 times.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[22]_repN. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 23 nets. Created 142 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 23 nets or cells. Created 142 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-53.237 | TNS=-22774.080 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245272 ; free virtual = 313049
Phase 2 Fanout Optimization | Checksum: 12f1d8940

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245254 ; free virtual = 313032

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net compBlock/rec/d_man[2].  Did not re-place instance compBlock/rec/d_man_reg[2]
INFO: [Physopt 32-662] Processed net compBlock/multOperand[18].  Did not re-place instance compBlock/multOperand_reg[18]
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer20[32].  Did not re-place instance compBlock/rec/i___165_i_1
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer10[16].  Re-placed instance compBlock/rec/i___371_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer12[18].  Did not re-place instance compBlock/rec/i___338_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer14[20].  Did not re-place instance compBlock/rec/i___301_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer16[36].  Did not re-place instance compBlock/rec/i___216_i_1
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer18[22].  Re-placed instance compBlock/rec/i___258_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer3[19].  Did not re-place instance compBlock/rec/i___330_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer4[14].  Did not re-place instance compBlock/rec/i___404_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer5[13].  Did not re-place instance compBlock/rec/i___415_i_1
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer7[21].  Re-placed instance compBlock/rec/i___289_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer9[17].  Did not re-place instance compBlock/rec/i___357_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/p_1_in[4].  Did not re-place instance compBlock/rec/i___279_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer15[33].  Did not re-place instance compBlock/rec/i___184_i_1
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer19[33].  Re-placed instance compBlock/rec/i___180_i_1
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer11[35].  Re-placed instance compBlock/rec/i___13_i_37
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer13[15].  Did not re-place instance compBlock/rec/i___382_i_1
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer21[33].  Re-placed instance compBlock/rec/i___178_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer6[8].  Did not re-place instance compBlock/rec/i___459_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer8[10].  Did not re-place instance compBlock/rec/i___442_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer2[4].  Did not re-place instance compBlock/rec/i___481_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer1[9].  Did not re-place instance compBlock/rec/i___504_i_116
INFO: [Physopt 32-662] Processed net compBlock/rec/D[18].  Did not re-place instance compBlock/rec/multOperand[18]_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer0__0[2].  Did not re-place instance compBlock/rec/multOperand[1]_i_146
INFO: [Physopt 32-663] Processed net compBlock/rec/i___10_i_56_n_0.  Re-placed instance compBlock/rec/i___10_i_56
INFO: [Physopt 32-662] Processed net compBlock/rec/i___11_i_61_n_0.  Did not re-place instance compBlock/rec/i___11_i_61
INFO: [Physopt 32-662] Processed net compBlock/rec/i___12_i_66_n_0.  Did not re-place instance compBlock/rec/i___12_i_66
INFO: [Physopt 32-662] Processed net compBlock/rec/i___13_i_15_n_0.  Did not re-place instance compBlock/rec/i___13_i_15
INFO: [Physopt 32-662] Processed net compBlock/rec/i___14_i_74_n_0.  Did not re-place instance compBlock/rec/i___14_i_74
INFO: [Physopt 32-662] Processed net compBlock/rec/i___15_i_60_n_0.  Did not re-place instance compBlock/rec/i___15_i_60
INFO: [Physopt 32-662] Processed net compBlock/rec/i___16_i_84_n_0.  Did not re-place instance compBlock/rec/i___16_i_84
INFO: [Physopt 32-662] Processed net compBlock/rec/i___17_i_64_n_0.  Did not re-place instance compBlock/rec/i___17_i_64
INFO: [Physopt 32-662] Processed net compBlock/rec/i___18_i_91_n_0.  Did not re-place instance compBlock/rec/i___18_i_91
INFO: [Physopt 32-662] Processed net compBlock/rec/i___19_i_76_n_0.  Did not re-place instance compBlock/rec/i___19_i_76
INFO: [Physopt 32-662] Processed net compBlock/rec/i___1_i_4_n_0.  Did not re-place instance compBlock/rec/i___1_i_4
INFO: [Physopt 32-662] Processed net compBlock/rec/i___20_i_76_n_0.  Did not re-place instance compBlock/rec/i___20_i_76
INFO: [Physopt 32-662] Processed net compBlock/rec/i___21_i_52_n_0.  Did not re-place instance compBlock/rec/i___21_i_52
INFO: [Physopt 32-662] Processed net compBlock/rec/i___22_i_113_n_0.  Did not re-place instance compBlock/rec/i___22_i_113
INFO: [Physopt 32-662] Processed net compBlock/rec/i___2_i_18_n_0.  Did not re-place instance compBlock/rec/i___2_i_18
INFO: [Physopt 32-663] Processed net compBlock/rec/i___3_i_22_n_0.  Re-placed instance compBlock/rec/i___3_i_22
INFO: [Physopt 32-663] Processed net compBlock/rec/i___4_i_25_n_0.  Re-placed instance compBlock/rec/i___4_i_25
INFO: [Physopt 32-662] Processed net compBlock/rec/i___504_i_86_n_0.  Did not re-place instance compBlock/rec/i___504_i_86
INFO: [Physopt 32-662] Processed net compBlock/rec/i___5_i_23_n_0.  Did not re-place instance compBlock/rec/i___5_i_23
INFO: [Physopt 32-662] Processed net compBlock/rec/i___6_i_39_n_0.  Did not re-place instance compBlock/rec/i___6_i_39
INFO: [Physopt 32-662] Processed net compBlock/rec/i___7_i_44_n_0.  Did not re-place instance compBlock/rec/i___7_i_44
INFO: [Physopt 32-663] Processed net compBlock/rec/i___8_i_20_n_0.  Re-placed instance compBlock/rec/i___8_i_20
INFO: [Physopt 32-662] Processed net compBlock/rec/i___9_i_18_n_0.  Did not re-place instance compBlock/rec/i___9_i_18
INFO: [Physopt 32-663] Processed net compBlock/rec/multOperand[18]_i_3_n_0.  Re-placed instance compBlock/rec/multOperand[18]_i_3
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[18]_i_9_n_0.  Did not re-place instance compBlock/rec/multOperand[18]_i_9
INFO: [Physopt 32-662] Processed net compBlock/rec/multOperand[1]_i_127_n_0.  Did not re-place instance compBlock/rec/multOperand[1]_i_127
INFO: [Physopt 32-662] Processed net compBlock/rec/recResult[18].  Did not re-place instance compBlock/rec/multOperand[18]_i_2
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer9[11].  Did not re-place instance compBlock/rec/i___432_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___15_i_76_n_0.  Did not re-place instance compBlock/rec/i___15_i_76
INFO: [Physopt 32-662] Processed net compBlock/rec/d_man[0]_repN.  Did not re-place instance compBlock/rec/d_man_reg[0]_replica
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer18[32].  Re-placed instance compBlock/rec/i___168_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___1_i_6_n_0.  Did not re-place instance compBlock/rec/i___1_i_6
INFO: [Physopt 32-663] Processed net compBlock/rec/i___6_i_25_n_0.  Re-placed instance compBlock/rec/i___6_i_25
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer19[25].  Did not re-place instance compBlock/rec/i___48_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___5_i_33_n_0.  Did not re-place instance compBlock/rec/i___5_i_33
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer18[20].  Did not re-place instance compBlock/rec/i___297_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___6_i_40_n_0.  Did not re-place instance compBlock/rec/i___6_i_40
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer18[28].  Re-placed instance compBlock/rec/i___106_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___6_i_27_n_0.  Did not re-place instance compBlock/rec/i___6_i_27
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer21[23].  Did not re-place instance compBlock/rec/i___3_i_1
INFO: [Physopt 32-663] Processed net compBlock/rec/i___3_i_34_n_0.  Re-placed instance compBlock/rec/i___3_i_34
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer6[12].  Did not re-place instance compBlock/rec/i___425_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___18_i_89_n_0.  Did not re-place instance compBlock/rec/i___18_i_89
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer14[22].  Did not re-place instance compBlock/rec/i___262_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___10_i_42_n_0.  Did not re-place instance compBlock/rec/i___10_i_42
INFO: [Physopt 32-663] Processed net compBlock/rec/divide/numer18[38].  Re-placed instance compBlock/rec/i___231_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___6_i_14_n_0.  Did not re-place instance compBlock/rec/i___6_i_14
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer11[15].  Did not re-place instance compBlock/rec/i___384_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___13_i_67_n_0.  Did not re-place instance compBlock/rec/i___13_i_67
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer11[19].  Did not re-place instance compBlock/rec/i___322_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___13_i_53_n_0.  Did not re-place instance compBlock/rec/i___13_i_53
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer12[28].  Did not re-place instance compBlock/rec/i___112_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___12_i_27_n_0.  Did not re-place instance compBlock/rec/i___12_i_27
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer8[18].  Did not re-place instance compBlock/rec/i___342_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___16_i_59_n_0.  Did not re-place instance compBlock/rec/i___16_i_59
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer4[6].  Did not re-place instance compBlock/rec/i___472_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___20_i_101_n_0.  Did not re-place instance compBlock/rec/i___20_i_101
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer4[20].  Did not re-place instance compBlock/rec/i___311_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer6[10].  Did not re-place instance compBlock/rec/i___444_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___18_i_90_n_0.  Did not re-place instance compBlock/rec/i___18_i_90
INFO: [Physopt 32-662] Processed net compBlock/rec/i___20_i_45_n_0.  Did not re-place instance compBlock/rec/i___20_i_45
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer11[39].  Did not re-place instance compBlock/rec/i___13_i_34
INFO: [Physopt 32-662] Processed net compBlock/rec/i___13_i_13_n_0.  Did not re-place instance compBlock/rec/i___13_i_13
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer11[21].  Did not re-place instance compBlock/rec/i___285_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer8[16].  Did not re-place instance compBlock/rec/i___373_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___13_i_52_n_0.  Did not re-place instance compBlock/rec/i___13_i_52
INFO: [Physopt 32-662] Processed net compBlock/rec/i___16_i_60_n_0.  Did not re-place instance compBlock/rec/i___16_i_60
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer6[18].  Did not re-place instance compBlock/rec/i___344_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer7[13].  Did not re-place instance compBlock/rec/i___413_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___17_i_82_n_0.  Did not re-place instance compBlock/rec/i___17_i_82
INFO: [Physopt 32-662] Processed net compBlock/rec/i___18_i_73_n_0.  Did not re-place instance compBlock/rec/i___18_i_73
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer12[16].  Did not re-place instance compBlock/rec/i___369_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/divide/numer19[23].  Did not re-place instance compBlock/rec/i___5_i_1
INFO: [Physopt 32-662] Processed net compBlock/rec/i___12_i_67_n_0.  Did not re-place instance compBlock/rec/i___12_i_67
INFO: [Physopt 32-662] Processed net compBlock/rec/i___5_i_34_n_0.  Did not re-place instance compBlock/rec/i___5_i_34
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-52.807 | TNS=-22762.244 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244755 ; free virtual = 312534
Phase 3 Placement Based Optimization | Checksum: fb298131

Time (s): cpu = 00:01:59 ; elapsed = 00:00:50 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244746 ; free virtual = 312525

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 5 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net compBlock/rec/recResult[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net compBlock/rec/recResult[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net compBlock/rec/recResult[19]. Rewired (signal push) compBlock/rec/multOperand[19]_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net compBlock/rec/recResult[24]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net compBlock/rec/recResult[27]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244540 ; free virtual = 312320
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-52.807 | TNS=-22762.169 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244541 ; free virtual = 312320
Phase 4 Rewire | Checksum: 19d91b880

Time (s): cpu = 00:02:03 ; elapsed = 00:00:52 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244547 ; free virtual = 312326

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer20[32]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer10[20]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer12[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer16[36]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer19[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer4[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer5[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer7[13]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer9[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/p_1_in[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer15[33]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer13[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer18[20]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer21[23]. Replicated 2 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer8[10]. Replicated 2 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer2[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer1[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[39] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer9[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[0]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer16[24]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer21[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer10[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer19[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer12[28]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer8[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer7[23]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer8[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer19[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer12[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer21[27]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer13[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer2[24]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer18[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer6[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer10[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer19[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer10[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer15[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer21[39]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer16[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer20[22]. Replicated 2 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer4[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer20[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer15[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer12[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer15[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer14[44] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer2[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer8[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer13[39] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer7[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer9[27]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer2[18] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer21[31]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer6[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer18[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer13[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer8[24] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer3[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer19[37]. Replicated 2 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer7[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer19[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer12[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer12[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer11[35] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer5[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/d_man[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer9[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer15[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net compBlock/rec/divide/numer3[17]. Replicated 1 times.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer9[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer7[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer12[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer19[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer8[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net compBlock/rec/divide/numer15[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 31 nets. Created 41 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 41 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-52.511 | TNS=-22752.401 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244162 ; free virtual = 311940
Phase 5 Critical Cell Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:49 ; elapsed = 00:02:21 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244219 ; free virtual = 311996

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:49 ; elapsed = 00:02:21 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244152 ; free virtual = 311931

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:49 ; elapsed = 00:02:21 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244211 ; free virtual = 311991

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:49 ; elapsed = 00:02:21 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244199 ; free virtual = 311984

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:49 ; elapsed = 00:02:22 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244190 ; free virtual = 311985

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 64 nets.  Swapped 1409 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 64 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1409 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-51.196 | TNS=-22710.447 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245285 ; free virtual = 313115
Phase 10 Critical Pin Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:56 ; elapsed = 00:02:24 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245295 ; free virtual = 313128

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:56 ; elapsed = 00:02:25 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245278 ; free virtual = 313120

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 16d71a250

Time (s): cpu = 00:05:57 ; elapsed = 00:02:25 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245264 ; free virtual = 313112
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245265 ; free virtual = 313114
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-51.196 | TNS=-22710.447 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.044  |          1.452  |          142  |              0  |                    23  |           0  |           1  |  00:00:37  |
|  Placement Based    |          0.430  |         11.836  |            0  |              0  |                    16  |           0  |           1  |  00:00:08  |
|  Rewire             |          0.000  |          0.075  |            0  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Critical Cell      |          0.296  |          9.768  |           41  |              0  |                    31  |           0  |           1  |  00:01:29  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          1.315  |         41.955  |            0  |              0  |                    64  |           0  |           1  |  00:00:02  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          2.085  |         65.085  |          183  |              0  |                   135  |           0  |          11  |  00:02:18  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245267 ; free virtual = 313115
Ending Physical Synthesis Task | Checksum: 1b43f0112

Time (s): cpu = 00:05:57 ; elapsed = 00:02:25 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245265 ; free virtual = 313113
INFO: [Common 17-83] Releasing license: Implementation
268 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:13 ; elapsed = 00:02:30 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245303 ; free virtual = 313151
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245301 ; free virtual = 313150
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313071
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245027 ; free virtual = 312954
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244406 ; free virtual = 312184
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 245463 ; free virtual = 313239
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b86343f5 ConstDB: 0 ShapeSum: af9bc51c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "mem_local_wdata_req" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_wdata_req". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_rdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_rdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_local_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_local_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "N[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "N[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 117be4ac6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244800 ; free virtual = 312625
Post Restoration Checksum: NetGraph: 5d9144af NumContArr: ba2d0617 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 117be4ac6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244698 ; free virtual = 312523

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 117be4ac6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244600 ; free virtual = 312426

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 117be4ac6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244624 ; free virtual = 312450
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2660431f0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 243857 ; free virtual = 311683
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-47.875| TNS=-21128.947| WHS=-0.067 | THS=-0.571 |

Phase 2 Router Initialization | Checksum: 1e638e287

Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 243001 ; free virtual = 310827

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 194c34dda

Time (s): cpu = 00:01:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 242157 ; free virtual = 309990

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13983
 Number of Nodes with overlaps = 2175
 Number of Nodes with overlaps = 851
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-60.110| TNS=-47188.715| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193084969

Time (s): cpu = 00:04:05 ; elapsed = 00:01:49 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 239552 ; free virtual = 307515

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4379
 Number of Nodes with overlaps = 1109
 Number of Nodes with overlaps = 410
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-61.904| TNS=-47169.352| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 134495325

Time (s): cpu = 00:05:44 ; elapsed = 00:02:39 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 241285 ; free virtual = 309518
Phase 4 Rip-up And Reroute | Checksum: 134495325

Time (s): cpu = 00:05:44 ; elapsed = 00:02:40 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 241268 ; free virtual = 309501

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b5d5fe83

Time (s): cpu = 00:05:48 ; elapsed = 00:02:41 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 241253 ; free virtual = 309487
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-60.110| TNS=-47188.715| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 149957837

Time (s): cpu = 00:05:57 ; elapsed = 00:02:45 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240931 ; free virtual = 309166

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 149957837

Time (s): cpu = 00:05:57 ; elapsed = 00:02:45 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240933 ; free virtual = 309168
Phase 5 Delay and Skew Optimization | Checksum: 149957837

Time (s): cpu = 00:05:58 ; elapsed = 00:02:45 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240920 ; free virtual = 309155

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e149a2c

Time (s): cpu = 00:06:02 ; elapsed = 00:02:47 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240889 ; free virtual = 309125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-60.109| TNS=-43630.465| WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14e149a2c

Time (s): cpu = 00:06:02 ; elapsed = 00:02:47 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240833 ; free virtual = 309069
Phase 6 Post Hold Fix | Checksum: 14e149a2c

Time (s): cpu = 00:06:02 ; elapsed = 00:02:47 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240833 ; free virtual = 309068

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.7197 %
  Global Horizontal Routing Utilization  = 27.3436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y96 -> INT_L_X36Y96
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y39 -> INT_L_X36Y39
   INT_R_X37Y39 -> INT_R_X37Y39
   INT_L_X22Y34 -> INT_L_X22Y34
   INT_L_X22Y33 -> INT_L_X22Y33
   INT_L_X22Y25 -> INT_L_X22Y25
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X55Y76 -> INT_R_X55Y76
   INT_R_X57Y69 -> INT_R_X57Y69
   INT_L_X56Y21 -> INT_L_X56Y21
   INT_R_X31Y19 -> INT_R_X31Y19

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 199085e2b

Time (s): cpu = 00:06:03 ; elapsed = 00:02:48 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240828 ; free virtual = 309064

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 199085e2b

Time (s): cpu = 00:06:03 ; elapsed = 00:02:48 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 240828 ; free virtual = 309064

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ea98981c

Time (s): cpu = 00:06:07 ; elapsed = 00:02:52 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 243010 ; free virtual = 311241

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-60.109| TNS=-43630.465| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ea98981c

Time (s): cpu = 00:06:08 ; elapsed = 00:02:53 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 242986 ; free virtual = 311216
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:08 ; elapsed = 00:02:53 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 243077 ; free virtual = 311308

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:16 ; elapsed = 00:02:59 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 243085 ; free virtual = 311316
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 243089 ; free virtual = 311320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 243034 ; free virtual = 311289
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 242860 ; free virtual = 311191
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3637.238 ; gain = 0.000 ; free physical = 244454 ; free virtual = 312672
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3661.242 ; gain = 24.004 ; free physical = 243950 ; free virtual = 312160
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3661.242 ; gain = 0.000 ; free physical = 243353 ; free virtual = 311566
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:47:59 2022...
