===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 125.2973 seconds

  ----User Time----  ----Wall Time----  ----Name----
    8.6042 (  6.0%)    8.6042 (  6.9%)  FIR Parser
   98.8497 ( 69.2%)   88.2971 ( 70.5%)  'firrtl.circuit' Pipeline
   74.3379 ( 52.1%)   74.3379 ( 59.3%)    LowerFIRRTLTypes
   19.1153 ( 13.4%)   10.2825 (  8.2%)    'firrtl.module' Pipeline
    4.4841 (  3.1%)    2.3870 (  1.9%)      ExpandWhens
    5.8048 (  4.1%)    3.1157 (  2.5%)      CSE
    0.1662 (  0.1%)    0.0951 (  0.1%)        (A) DominanceInfo
    8.8264 (  6.2%)    4.7797 (  3.8%)      SimpleCanonicalizer
    1.4893 (  1.0%)    1.4893 (  1.2%)    IMConstProp
    0.5886 (  0.4%)    0.5886 (  0.5%)    BlackBoxReader
    0.6048 (  0.4%)    0.3347 (  0.3%)    'firrtl.module' Pipeline
    0.6048 (  0.4%)    0.3347 (  0.3%)      CheckWidths
    4.1102 (  2.9%)    4.1102 (  3.3%)  LowerFIRRTLToHW
    3.4880 (  2.4%)    3.4880 (  2.8%)  HWMemSimImpl
   10.6766 (  7.5%)    5.3921 (  4.3%)  'hw.module' Pipeline
    3.1483 (  2.2%)    1.6519 (  1.3%)    HWCleanup
    3.7878 (  2.7%)    1.9972 (  1.6%)    CSE
    0.0641 (  0.0%)    0.0398 (  0.0%)      (A) DominanceInfo
    3.6913 (  2.6%)    1.8732 (  1.5%)    SimpleCanonicalizer
    3.3595 (  2.4%)    3.3595 (  2.7%)  HWLegalizeNames
    3.0695 (  2.1%)    1.6474 (  1.3%)  'hw.module' Pipeline
    3.0458 (  2.1%)    1.6368 (  1.3%)    PrettifyVerilog
    3.6085 (  2.5%)    3.6085 (  2.9%)  Output
    0.0047 (  0.0%)    0.0047 (  0.0%)  Rest
  142.7819 (100.0%)  125.2973 (100.0%)  Total

{
  totalTime: 125.38,
  maxMemory: 6213144576
}
