Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Z:/Lab/ALU/DLD_CA_lab/p04/fifo_gen/FIFO_gen_tb_isim_beh.exe -prj Z:/Lab/ALU/DLD_CA_lab/p04/fifo_gen/FIFO_gen_tb_beh.prj work.FIFO_gen_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Lab/ALU/DLD_CA_lab/p04/fifo_gen/ipcore_dir/FIFO.v" into library work
Analyzing Verilog file "Z:/Lab/ALU/DLD_CA_lab/p04/fifo_gen/FIFO.v" into library work
Analyzing Verilog file "Z:/Lab/ALU/DLD_CA_lab/p04/fifo_gen/FIFO_gen_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module FIFO
Compiling module fifo_dar_had_no
Compiling module FIFO_gen_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable Z:/Lab/ALU/DLD_CA_lab/p04/fifo_gen/FIFO_gen_tb_isim_beh.exe
Fuse Memory Usage: 32972 KB
Fuse CPU Usage: 514 ms
