#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 27 10:46:59 2023
# Process ID: 8088
# Current directory: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19508 E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_11\TEST_02.xpr
# Log file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11/vivado.log
# Journal file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11/TEST_02.xpr
INFO: [Project 1-313] Project file moved from 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11/TEST_02.ip_user_files', nor could it be found using path 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_02/TEST_02.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/DAC_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TimeController'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.219 ; gain = 45.520
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
Reading block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:DAC_Controller:1.0 - DAC_Controller_0
Adding component instance block -- xilinx.com:user:TimeController:1.0 - TimeController_0
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.4 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
Successfully read diagram <TEST_02_Block> from block design file <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1379.238 ; gain = 153.121
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2508.723 ; gain = 1065.066
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG} CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {user_mgt_si570_clock}] [get_bd_cells util_ds_buf_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BUF_TYPE' from 'IBUFDS' to 'BUFG' has been ignored for IP 'util_ds_buf_0'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_BUF_TYPE {BUFG} CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {user_mgt_si570_clock}] [get_bd_cells util_ds_buf_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_SIZE {2} CONFIG.C_BUF_TYPE {BUFG} CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {Custom}] [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_ports RF3_CLKO_A_C_N] [get_bd_pins util_ds_buf_0/BUFG_I]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports RF3_CLKO_A_C_N] [get_bd_pins util_ds_buf_0/BUFG_I]'
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_BUF_TYPE {BUFG} CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {user_mgt_si570_clock}] [get_bd_cells util_ds_buf_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_SIZE' from '2' to '1' has been ignored for IP 'util_ds_buf_0'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_BUF_TYPE {BUFG} CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {user_mgt_si570_clock}] [get_bd_cells util_ds_buf_0]'
undo
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_SIZE {2} CONFIG.C_BUF_TYPE {BUFG} CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {Custom}] [get_bd_cells util_ds_buf_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_SIZE {2} CONFIG.DIFF_CLK_IN_BOARD_INTERFACE {user_mgt_si570_clock}] [get_bd_cells util_ds_buf_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_SIZE' from '1' to '2' has been ignored for IP 'util_ds_buf_0'
delete_bd_objs [get_bd_cells util_ds_buf_0]
copy_bd_objs /  [get_bd_cells {DAC_Controller_0}]
set_property location {4 1545 444} [get_bd_cells DAC_Controller_1]
set_property location {3 1508 364} [get_bd_cells DAC_Controller_1]
set_property -dict [list CONFIG.INDEX {1}] [get_bd_cells DAC_Controller_1]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
Slave segment '/DAC_Controller_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA001_0000 [ 64K ]>.
Slave segment '/usp_rf_data_converter_0/s_axi/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA004_0000 [ 256K ]>.
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins DAC_Controller_1/s_axi]
connect_bd_net [get_bd_pins DAC_Controller_1/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_1/s00_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins DAC_Controller_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.DAC1_Enable {1} CONFIG.DAC1_Fabric_Freq {100.000} CONFIG.DAC_Slice10_Enable {true} CONFIG.DAC_Interpolation_Mode10 {8} CONFIG.DAC_Mixer_Type10 {2} CONFIG.DAC_Mixer_Mode10 {0} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 50000000
endgroup
connect_bd_net [get_bd_pins DAC_Controller_1/auto_start] [get_bd_pins TimeController_0/auto_start]
connect_bd_net [get_bd_pins DAC_Controller_1/counter] [get_bd_pins TimeController_0/counter]
connect_bd_net [get_bd_pins DAC_Controller_1/dac0_nco_update_busy] [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy]
connect_bd_intf_net [get_bd_intf_pins DAC_Controller_1/s00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s10_axis]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_freq] [get_bd_pins usp_rf_data_converter_0/dac10_nco_freq]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_phase] [get_bd_pins usp_rf_data_converter_0/dac10_nco_phase]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_phase_rst] [get_bd_pins usp_rf_data_converter_0/dac10_nco_phase_rst]
connect_bd_net [get_bd_pins DAC_Controller_1/dac00_nco_update_en] [get_bd_pins usp_rf_data_converter_0/dac10_nco_update_en]
connect_bd_net [get_bd_pins DAC_Controller_1/dac0_nco_update_req] [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_req]
delete_bd_objs [get_bd_nets usp_rf_data_converter_0_dac0_nco_update_busy]
connect_bd_net [get_bd_pins DAC_Controller_0/dac0_nco_update_busy] [get_bd_pins usp_rf_data_converter_0/dac0_nco_update_busy]
connect_bd_net [get_bd_pins DAC_Controller_1/dac0_nco_update_busy] [get_bd_pins usp_rf_data_converter_0/dac1_nco_update_busy]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_RFDC_Test\IP_FILE_06\TEST_11\TEST_02.srcs\sources_1\bd\TEST_02_Block\TEST_02_Block.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_RFDC_Test/IP_FILE_06/TEST_11/TEST_02.srcs/sources_1/bd/TEST_02_Block/ui/bd_45165edd.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 27 11:00:49 2023...
