// Seed: 1167630325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_3(
      id_5, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0(
      id_3, id_3, id_2, id_3
  );
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
