
ArgosV2_I_Save.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015dec  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001518  08015f78  08015f78  00025f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017490  08017490  0003043c  2**0
                  CONTENTS
  4 .ARM          00000008  08017490  08017490  00027490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017498  08017498  0003043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017498  08017498  00027498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801749c  0801749c  0002749c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  080174a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007ea8  2000043c  080178dc  0003043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  200082e4  080178dc  000382e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003fa30  00000000  00000000  00030465  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000081eb  00000000  00000000  0006fe95  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002788  00000000  00000000  00078080  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002400  00000000  00000000  0007a808  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000340a2  00000000  00000000  0007cc08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000305d9  00000000  00000000  000b0caa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f6fde  00000000  00000000  000e1283  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d8261  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b2dc  00000000  00000000  001d82dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000043c 	.word	0x2000043c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08015f5c 	.word	0x08015f5c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000440 	.word	0x20000440
 80001c4:	08015f5c 	.word	0x08015f5c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f043 0201 	orr.w	r2, r3, #1
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	601a      	str	r2, [r3, #0]
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f5e:	f023 0307 	bic.w	r3, r3, #7
 8000f62:	683a      	ldr	r2, [r7, #0]
 8000f64:	431a      	orrs	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	609a      	str	r2, [r3, #8]
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr

08000f74 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	431a      	orrs	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	605a      	str	r2, [r3, #4]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	609a      	str	r2, [r3, #8]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr

08000fb6 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	b083      	sub	sp, #12
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f06f 0201 	mvn.w	r2, #1
 8000fc4:	611a      	str	r2, [r3, #16]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr

08000fd0 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	f043 0201 	orr.w	r2, r3, #1
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	60da      	str	r2, [r3, #12]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
	...

08000ff0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000ff8:	4b08      	ldr	r3, [pc, #32]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ffa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ffc:	4907      	ldr	r1, [pc, #28]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4313      	orrs	r3, r2
 8001002:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001006:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4013      	ands	r3, r2
 800100c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800100e:	68fb      	ldr	r3, [r7, #12]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40023800 	.word	0x40023800

08001020 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin)
 800102a:	88fb      	ldrh	r3, [r7, #6]
 800102c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001030:	2b00      	cmp	r3, #0
 8001032:	d00c      	beq.n	800104e <HAL_GPIO_EXTI_Callback+0x2e>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8001034:	2101      	movs	r1, #1
 8001036:	4838      	ldr	r0, [pc, #224]	; (8001118 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001038:	f004 ffc9 	bl	8005fce <HAL_GPIO_TogglePin>
		stbchk0 = 1;
 800103c:	4b37      	ldr	r3, [pc, #220]	; (800111c <HAL_GPIO_EXTI_Callback+0xfc>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
		stb0++;
 8001042:	4b37      	ldr	r3, [pc, #220]	; (8001120 <HAL_GPIO_EXTI_Callback+0x100>)
 8001044:	881b      	ldrh	r3, [r3, #0]
 8001046:	3301      	adds	r3, #1
 8001048:	b29a      	uxth	r2, r3
 800104a:	4b35      	ldr	r3, [pc, #212]	; (8001120 <HAL_GPIO_EXTI_Callback+0x100>)
 800104c:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin)
 800104e:	88fb      	ldrh	r3, [r7, #6]
 8001050:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00c      	beq.n	8001072 <HAL_GPIO_EXTI_Callback+0x52>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001058:	2180      	movs	r1, #128	; 0x80
 800105a:	482f      	ldr	r0, [pc, #188]	; (8001118 <HAL_GPIO_EXTI_Callback+0xf8>)
 800105c:	f004 ffb7 	bl	8005fce <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001060:	4b30      	ldr	r3, [pc, #192]	; (8001124 <HAL_GPIO_EXTI_Callback+0x104>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
		stb1++;
 8001066:	4b30      	ldr	r3, [pc, #192]	; (8001128 <HAL_GPIO_EXTI_Callback+0x108>)
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	3301      	adds	r3, #1
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b2e      	ldr	r3, [pc, #184]	; (8001128 <HAL_GPIO_EXTI_Callback+0x108>)
 8001070:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin)
 8001072:	88fb      	ldrh	r3, [r7, #6]
 8001074:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d00d      	beq.n	8001098 <HAL_GPIO_EXTI_Callback+0x78>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800107c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001080:	4825      	ldr	r0, [pc, #148]	; (8001118 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001082:	f004 ffa4 	bl	8005fce <HAL_GPIO_TogglePin>
		stbchk2 = 1;
 8001086:	4b29      	ldr	r3, [pc, #164]	; (800112c <HAL_GPIO_EXTI_Callback+0x10c>)
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
		stb2++;
 800108c:	4b28      	ldr	r3, [pc, #160]	; (8001130 <HAL_GPIO_EXTI_Callback+0x110>)
 800108e:	881b      	ldrh	r3, [r3, #0]
 8001090:	3301      	adds	r3, #1
 8001092:	b29a      	uxth	r2, r3
 8001094:	4b26      	ldr	r3, [pc, #152]	; (8001130 <HAL_GPIO_EXTI_Callback+0x110>)
 8001096:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin)
 8001098:	88fb      	ldrh	r3, [r7, #6]
 800109a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d008      	beq.n	80010b4 <HAL_GPIO_EXTI_Callback+0x94>
	{
		stbchk3 = 1;
 80010a2:	4b24      	ldr	r3, [pc, #144]	; (8001134 <HAL_GPIO_EXTI_Callback+0x114>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
		stb3++;
 80010a8:	4b23      	ldr	r3, [pc, #140]	; (8001138 <HAL_GPIO_EXTI_Callback+0x118>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	3301      	adds	r3, #1
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	4b21      	ldr	r3, [pc, #132]	; (8001138 <HAL_GPIO_EXTI_Callback+0x118>)
 80010b2:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if ((stbchk0 == 1 && stbchk1) == 1 || (stbchk2 == 1 && stbchk3 == 1)) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 80010b4:	4b19      	ldr	r3, [pc, #100]	; (800111c <HAL_GPIO_EXTI_Callback+0xfc>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d105      	bne.n	80010c8 <HAL_GPIO_EXTI_Callback+0xa8>
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_GPIO_EXTI_Callback+0x104>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <HAL_GPIO_EXTI_Callback+0xa8>
 80010c4:	2301      	movs	r3, #1
 80010c6:	e000      	b.n	80010ca <HAL_GPIO_EXTI_Callback+0xaa>
 80010c8:	2300      	movs	r3, #0
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d007      	beq.n	80010de <HAL_GPIO_EXTI_Callback+0xbe>
 80010ce:	4b17      	ldr	r3, [pc, #92]	; (800112c <HAL_GPIO_EXTI_Callback+0x10c>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d11b      	bne.n	800110e <HAL_GPIO_EXTI_Callback+0xee>
 80010d6:	4b17      	ldr	r3, [pc, #92]	; (8001134 <HAL_GPIO_EXTI_Callback+0x114>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d117      	bne.n	800110e <HAL_GPIO_EXTI_Callback+0xee>
	{
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010e4:	480c      	ldr	r0, [pc, #48]	; (8001118 <HAL_GPIO_EXTI_Callback+0xf8>)
 80010e6:	f004 ff5a 	bl	8005f9e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 80010ea:	2201      	movs	r2, #1
 80010ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010f0:	4812      	ldr	r0, [pc, #72]	; (800113c <HAL_GPIO_EXTI_Callback+0x11c>)
 80010f2:	f004 ff54 	bl	8005f9e <HAL_GPIO_WritePin>
		stbchk0 = 0;
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <HAL_GPIO_EXTI_Callback+0xfc>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 80010fc:	4b09      	ldr	r3, [pc, #36]	; (8001124 <HAL_GPIO_EXTI_Callback+0x104>)
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <HAL_GPIO_EXTI_Callback+0x10c>)
 8001104:	2200      	movs	r2, #0
 8001106:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <HAL_GPIO_EXTI_Callback+0x114>)
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
	}
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020400 	.word	0x40020400
 800111c:	20000f68 	.word	0x20000f68
 8001120:	20000d38 	.word	0x20000d38
 8001124:	20000a14 	.word	0x20000a14
 8001128:	20000906 	.word	0x20000906
 800112c:	20001104 	.word	0x20001104
 8001130:	2000085c 	.word	0x2000085c
 8001134:	20000904 	.word	0x20000904
 8001138:	20000f6a 	.word	0x20000f6a
 800113c:	40021000 	.word	0x40021000

08001140 <CAN_Transmit>:

void CAN_Transmit(int data)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001148:	4809      	ldr	r0, [pc, #36]	; (8001170 <CAN_Transmit+0x30>)
 800114a:	f002 faf9 	bl	8003740 <HAL_CAN_GetTxMailboxesFreeLevel>
 800114e:	4602      	mov	r2, r0
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <CAN_Transmit+0x34>)
 8001152:	601a      	str	r2, [r3, #0]
	TxData[0] = data;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	b2da      	uxtb	r2, r3
 8001158:	4b07      	ldr	r3, [pc, #28]	; (8001178 <CAN_Transmit+0x38>)
 800115a:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <CAN_Transmit+0x34>)
 800115e:	4a06      	ldr	r2, [pc, #24]	; (8001178 <CAN_Transmit+0x38>)
 8001160:	4906      	ldr	r1, [pc, #24]	; (800117c <CAN_Transmit+0x3c>)
 8001162:	4803      	ldr	r0, [pc, #12]	; (8001170 <CAN_Transmit+0x30>)
 8001164:	f002 fa12 	bl	800358c <HAL_CAN_AddTxMessage>
}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20001038 	.word	0x20001038
 8001174:	200008a0 	.word	0x200008a0
 8001178:	20000ca8 	.word	0x20000ca8
 800117c:	20001060 	.word	0x20001060

08001180 <DSLR_Action>:
	default:
		break;
	}
}
void DSLR_Action()
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, GPIO_PIN_SET);
 8001184:	2201      	movs	r2, #1
 8001186:	2120      	movs	r1, #32
 8001188:	480a      	ldr	r0, [pc, #40]	; (80011b4 <DSLR_Action+0x34>)
 800118a:	f004 ff08 	bl	8005f9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, GPIO_PIN_SET);
 800118e:	2201      	movs	r2, #1
 8001190:	2110      	movs	r1, #16
 8001192:	4808      	ldr	r0, [pc, #32]	; (80011b4 <DSLR_Action+0x34>)
 8001194:	f004 ff03 	bl	8005f9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <DSLR_Action+0x38>)
 80011a0:	f004 fefd 	bl	8005f9e <HAL_GPIO_WritePin>
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80011a4:	4805      	ldr	r0, [pc, #20]	; (80011bc <DSLR_Action+0x3c>)
 80011a6:	f7ff ff06 	bl	8000fb6 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM3);
 80011aa:	4804      	ldr	r0, [pc, #16]	; (80011bc <DSLR_Action+0x3c>)
 80011ac:	f7ff feb0 	bl	8000f10 <LL_TIM_EnableCounter>
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40021800 	.word	0x40021800
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40000400 	.word	0x40000400

080011c0 <SaveWheelParam>:
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
}

void SaveWheelParam(WheelParam *wP)
{
 80011c0:	b5b0      	push	{r4, r5, r7, lr}
 80011c2:	b08a      	sub	sp, #40	; 0x28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef FlashStatus = HAL_OK;
 80011c8:	2300      	movs	r3, #0
 80011ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_FLASH_Unlock();
 80011ce:	f004 faad 	bl	800572c <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_SECTORS;
 80011d2:	2300      	movs	r3, #0
 80011d4:	613b      	str	r3, [r7, #16]
		fler.Banks = FLASH_BANK_1;
 80011d6:	2301      	movs	r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
		fler.Sector = FLASH_SECTOR_11;
 80011da:	230b      	movs	r3, #11
 80011dc:	61bb      	str	r3, [r7, #24]
		fler.NbSectors = 1;
 80011de:	2301      	movs	r3, #1
 80011e0:	61fb      	str	r3, [r7, #28]

		HAL_FLASHEx_Erase(&fler, &perr);
 80011e2:	f107 020c 	add.w	r2, r7, #12
 80011e6:	f107 0310 	add.w	r3, r7, #16
 80011ea:	4611      	mov	r1, r2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f004 fbf9 	bl	80059e4 <HAL_FLASHEx_Erase>
		register uint32_t *_targetAddr = (uint32_t*) (wP);
 80011f2:	687d      	ldr	r5, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 80011f4:	2300      	movs	r3, #0
 80011f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80011fa:	e01d      	b.n	8001238 <SaveWheelParam+0x78>
				sizeof(uint32_t))
		{
			//FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			//BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);

			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80011fc:	bf00      	nop
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 80011fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001202:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001206:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800120a:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 800120c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001210:	089b      	lsrs	r3, r3, #2
 8001212:	b2db      	uxtb	r3, r3
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	442b      	add	r3, r5
 8001218:	681b      	ldr	r3, [r3, #0]
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800121a:	f04f 0400 	mov.w	r4, #0
 800121e:	461a      	mov	r2, r3
 8001220:	4623      	mov	r3, r4
 8001222:	2002      	movs	r0, #2
 8001224:	f004 fa2e 	bl	8005684 <HAL_FLASH_Program>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1e7      	bne.n	80011fe <SaveWheelParam+0x3e>
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 800122e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001232:	3304      	adds	r3, #4
 8001234:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001238:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800123c:	2b08      	cmp	r3, #8
 800123e:	d9dd      	bls.n	80011fc <SaveWheelParam+0x3c>
				;

		}
	}
	HAL_FLASH_Lock();
 8001240:	f004 fa96 	bl	8005770 <HAL_FLASH_Lock>
}
 8001244:	bf00      	nop
 8001246:	3728      	adds	r7, #40	; 0x28
 8001248:	46bd      	mov	sp, r7
 800124a:	bdb0      	pop	{r4, r5, r7, pc}

0800124c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8001252:	4b5a      	ldr	r3, [pc, #360]	; (80013bc <main+0x170>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	607b      	str	r3, [r7, #4]

	stb0 = 0;
 8001258:	4b59      	ldr	r3, [pc, #356]	; (80013c0 <main+0x174>)
 800125a:	2200      	movs	r2, #0
 800125c:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 800125e:	4b59      	ldr	r3, [pc, #356]	; (80013c4 <main+0x178>)
 8001260:	2200      	movs	r2, #0
 8001262:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 8001264:	4b58      	ldr	r3, [pc, #352]	; (80013c8 <main+0x17c>)
 8001266:	2200      	movs	r2, #0
 8001268:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 800126a:	4b58      	ldr	r3, [pc, #352]	; (80013cc <main+0x180>)
 800126c:	2200      	movs	r2, #0
 800126e:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 8001270:	4b57      	ldr	r3, [pc, #348]	; (80013d0 <main+0x184>)
 8001272:	2200      	movs	r2, #0
 8001274:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001276:	f001 fb0b 	bl	8002890 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800127a:	f000 f8cb 	bl	8001414 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800127e:	f000 fb99 	bl	80019b4 <MX_GPIO_Init>
	MX_DMA_Init();
 8001282:	f000 fb39 	bl	80018f8 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8001286:	f000 fb0d 	bl	80018a4 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 800128a:	f011 fa19 	bl	80126c0 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 800128e:	f000 fa47 	bl	8001720 <MX_TIM3_Init>
	MX_ADC1_Init();
 8001292:	f000 f907 	bl	80014a4 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8001296:	f000 f9ed 	bl	8001674 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 800129a:	f000 fa81 	bl	80017a0 <MX_TIM8_Init>
	MX_FATFS_Init();
 800129e:	f00b f93d 	bl	800c51c <MX_FATFS_Init>
	MX_LWIP_Init();
 80012a2:	f00b fa25 	bl	800c6f0 <MX_LWIP_Init>
	MX_SPI2_Init();
 80012a6:	f000 fa05 	bl	80016b4 <MX_SPI2_Init>
	MX_CAN1_Init();
 80012aa:	f000 f977 	bl	800159c <MX_CAN1_Init>
	MX_USART2_UART_Init();
 80012ae:	f000 facf 	bl	8001850 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 80012b2:	4848      	ldr	r0, [pc, #288]	; (80013d4 <main+0x188>)
 80012b4:	f7ff fe8c 	bl	8000fd0 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 80012b8:	2100      	movs	r1, #0
 80012ba:	4847      	ldr	r0, [pc, #284]	; (80013d8 <main+0x18c>)
 80012bc:	f008 facf 	bl	800985e <HAL_TIM_Encoder_Start>
	//udp_echoserver_init(); // UDP

	HAL_CAN_Start(&hcan1); // CANBUS
 80012c0:	4846      	ldr	r0, [pc, #280]	; (80013dc <main+0x190>)
 80012c2:	f002 f91f 	bl	8003504 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80012c6:	2102      	movs	r1, #2
 80012c8:	4844      	ldr	r0, [pc, #272]	; (80013dc <main+0x190>)
 80012ca:	f002 fa6d 	bl	80037a8 <HAL_CAN_ActivateNotification>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 80012ce:	4b44      	ldr	r3, [pc, #272]	; (80013e0 <main+0x194>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 80012d4:	4b43      	ldr	r3, [pc, #268]	; (80013e4 <main+0x198>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]

	while (1)
	{
		// MX_LWIP_Process();
		// UDP_INPUT();
		switch (UFlag)
 80012da:	4b41      	ldr	r3, [pc, #260]	; (80013e0 <main+0x194>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d022      	beq.n	8001328 <main+0xdc>
 80012e2:	2b07      	cmp	r3, #7
 80012e4:	d038      	beq.n	8001358 <main+0x10c>
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d142      	bne.n	8001370 <main+0x124>
		{
		/* I version */
		case 1:
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	4b3e      	ldr	r3, [pc, #248]	; (80013e8 <main+0x19c>)
 80012ee:	6819      	ldr	r1, [r3, #0]
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", wP.encoderTargetCount, usbselect,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 80012f0:	4b3c      	ldr	r3, [pc, #240]	; (80013e4 <main+0x198>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <main+0xb0>
 80012f8:	4b3c      	ldr	r3, [pc, #240]	; (80013ec <main+0x1a0>)
 80012fa:	e000      	b.n	80012fe <main+0xb2>
 80012fc:	4b3c      	ldr	r3, [pc, #240]	; (80013f0 <main+0x1a4>)
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	460b      	mov	r3, r1
 8001302:	493c      	ldr	r1, [pc, #240]	; (80013f4 <main+0x1a8>)
 8001304:	483c      	ldr	r0, [pc, #240]	; (80013f8 <main+0x1ac>)
 8001306:	f012 fde5 	bl	8013ed4 <siprintf>
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800130a:	483b      	ldr	r0, [pc, #236]	; (80013f8 <main+0x1ac>)
 800130c:	f7fe ff5c 	bl	80001c8 <strlen>
 8001310:	4603      	mov	r3, r0
 8001312:	4619      	mov	r1, r3
 8001314:	4838      	ldr	r0, [pc, #224]	; (80013f8 <main+0x1ac>)
 8001316:	f011 fc25 	bl	8012b64 <CDC_Transmit_FS>
			UFlag = 0;
 800131a:	4b31      	ldr	r3, [pc, #196]	; (80013e0 <main+0x194>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001320:	4b30      	ldr	r3, [pc, #192]	; (80013e4 <main+0x198>)
 8001322:	2200      	movs	r2, #0
 8001324:	701a      	strb	r2, [r3, #0]
			break;
 8001326:	e026      	b.n	8001376 <main+0x12a>
		case 2:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8001328:	211a      	movs	r1, #26
 800132a:	4834      	ldr	r0, [pc, #208]	; (80013fc <main+0x1b0>)
 800132c:	f011 fc1a 	bl	8012b64 <CDC_Transmit_FS>
			while (!EnterFlag)
 8001330:	bf00      	nop
 8001332:	4b33      	ldr	r3, [pc, #204]	; (8001400 <main+0x1b4>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0fb      	beq.n	8001332 <main+0xe6>
			{
			}
			EnterFlag = 0;
 800133a:	4b31      	ldr	r3, [pc, #196]	; (8001400 <main+0x1b4>)
 800133c:	2200      	movs	r2, #0
 800133e:	701a      	strb	r2, [r3, #0]
			wP.encoderTargetCount = atoi(URxbuf);
 8001340:	4830      	ldr	r0, [pc, #192]	; (8001404 <main+0x1b8>)
 8001342:	f012 f84f 	bl	80133e4 <atoi>
 8001346:	4603      	mov	r3, r0
 8001348:	607b      	str	r3, [r7, #4]
			UFlag = 0;
 800134a:	4b25      	ldr	r3, [pc, #148]	; (80013e0 <main+0x194>)
 800134c:	2200      	movs	r2, #0
 800134e:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001350:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <main+0x198>)
 8001352:	2200      	movs	r2, #0
 8001354:	701a      	strb	r2, [r3, #0]
			break;
 8001356:	e00e      	b.n	8001376 <main+0x12a>
		case 7:
			CDC_Transmit_FS((uint8_t*) "Saving current param...\r\n", 25);
 8001358:	2119      	movs	r1, #25
 800135a:	482b      	ldr	r0, [pc, #172]	; (8001408 <main+0x1bc>)
 800135c:	f011 fc02 	bl	8012b64 <CDC_Transmit_FS>
			SaveWheelParam(&wP);
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff ff2c 	bl	80011c0 <SaveWheelParam>
			UFlag = 0;
 8001368:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <main+0x194>)
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]
			break;
 800136e:	e002      	b.n	8001376 <main+0x12a>
		default:
			UFlag = 0;
 8001370:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <main+0x194>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
		}

		if (bFlag == 1)
 8001376:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <main+0x198>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0ad      	beq.n	80012da <main+0x8e>
		{
			A_PLS_CNT = TIM8->CNT;
 800137e:	4b23      	ldr	r3, [pc, #140]	; (800140c <main+0x1c0>)
 8001380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001382:	b21a      	sxth	r2, r3
 8001384:	4b22      	ldr	r3, [pc, #136]	; (8001410 <main+0x1c4>)
 8001386:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= wP.encoderTargetCount)
 8001388:	4b21      	ldr	r3, [pc, #132]	; (8001410 <main+0x1c4>)
 800138a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138e:	461a      	mov	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	db05      	blt.n	80013a2 <main+0x156>
			{
				TIM8->CNT = 0;
 8001396:	4b1d      	ldr	r3, [pc, #116]	; (800140c <main+0x1c0>)
 8001398:	2200      	movs	r2, #0
 800139a:	625a      	str	r2, [r3, #36]	; 0x24
				DSLR_Action(); // Driver Control
 800139c:	f7ff fef0 	bl	8001180 <DSLR_Action>
 80013a0:	e79b      	b.n	80012da <main+0x8e>
			}
			else if (A_PLS_CNT <= 0)
 80013a2:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <main+0x1c4>)
 80013a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	dc96      	bgt.n	80012da <main+0x8e>
			{
				A_PLS_CNT = 0;
 80013ac:	4b18      	ldr	r3, [pc, #96]	; (8001410 <main+0x1c4>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80013b2:	4b16      	ldr	r3, [pc, #88]	; (800140c <main+0x1c0>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	625a      	str	r2, [r3, #36]	; 0x24
		switch (UFlag)
 80013b8:	e78f      	b.n	80012da <main+0x8e>
 80013ba:	bf00      	nop
 80013bc:	080e0000 	.word	0x080e0000
 80013c0:	20000d38 	.word	0x20000d38
 80013c4:	20000906 	.word	0x20000906
 80013c8:	2000085c 	.word	0x2000085c
 80013cc:	20000f6a 	.word	0x20000f6a
 80013d0:	20000cb0 	.word	0x20000cb0
 80013d4:	40000400 	.word	0x40000400
 80013d8:	20000814 	.word	0x20000814
 80013dc:	20001038 	.word	0x20001038
 80013e0:	2000045d 	.word	0x2000045d
 80013e4:	2000045c 	.word	0x2000045c
 80013e8:	20000000 	.word	0x20000000
 80013ec:	08015f84 	.word	0x08015f84
 80013f0:	08015f90 	.word	0x08015f90
 80013f4:	08015f9c 	.word	0x08015f9c
 80013f8:	200005a8 	.word	0x200005a8
 80013fc:	08015fec 	.word	0x08015fec
 8001400:	2000045e 	.word	0x2000045e
 8001404:	200079c0 	.word	0x200079c0
 8001408:	08016008 	.word	0x08016008
 800140c:	40010400 	.word	0x40010400
 8001410:	20000458 	.word	0x20000458

08001414 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b092      	sub	sp, #72	; 0x48
 8001418:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800141a:	f107 0318 	add.w	r3, r7, #24
 800141e:	2230      	movs	r2, #48	; 0x30
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f012 f830 	bl	8013488 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
 8001434:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001436:	2302      	movs	r3, #2
 8001438:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800143a:	2301      	movs	r3, #1
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143e:	2310      	movs	r3, #16
 8001440:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001442:	2302      	movs	r3, #2
 8001444:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001446:	2300      	movs	r3, #0
 8001448:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 800144a:	230d      	movs	r3, #13
 800144c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 800144e:	23c3      	movs	r3, #195	; 0xc3
 8001450:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001452:	2302      	movs	r3, #2
 8001454:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8001456:	2305      	movs	r3, #5
 8001458:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800145a:	f107 0318 	add.w	r3, r7, #24
 800145e:	4618      	mov	r0, r3
 8001460:	f005 ff3c 	bl	80072dc <HAL_RCC_OscConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <SystemClock_Config+0x5a>
	{
		Error_Handler();
 800146a:	f000 fbb5 	bl	8001bd8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800146e:	230f      	movs	r3, #15
 8001470:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001472:	2302      	movs	r3, #2
 8001474:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800147a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800147e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001480:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001484:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2103      	movs	r1, #3
 800148a:	4618      	mov	r0, r3
 800148c:	f006 f976 	bl	800777c <HAL_RCC_ClockConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0x86>
	{
		Error_Handler();
 8001496:	f000 fb9f 	bl	8001bd8 <Error_Handler>
	}
}
 800149a:	bf00      	nop
 800149c:	3748      	adds	r7, #72	; 0x48
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80014aa:	463b      	mov	r3, r7
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80014b6:	4b36      	ldr	r3, [pc, #216]	; (8001590 <MX_ADC1_Init+0xec>)
 80014b8:	4a36      	ldr	r2, [pc, #216]	; (8001594 <MX_ADC1_Init+0xf0>)
 80014ba:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014bc:	4b34      	ldr	r3, [pc, #208]	; (8001590 <MX_ADC1_Init+0xec>)
 80014be:	2200      	movs	r2, #0
 80014c0:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80014c2:	4b33      	ldr	r3, [pc, #204]	; (8001590 <MX_ADC1_Init+0xec>)
 80014c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014c8:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80014ca:	4b31      	ldr	r3, [pc, #196]	; (8001590 <MX_ADC1_Init+0xec>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80014d0:	4b2f      	ldr	r3, [pc, #188]	; (8001590 <MX_ADC1_Init+0xec>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014d6:	4b2e      	ldr	r3, [pc, #184]	; (8001590 <MX_ADC1_Init+0xec>)
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014de:	4b2c      	ldr	r3, [pc, #176]	; (8001590 <MX_ADC1_Init+0xec>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e4:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <MX_ADC1_Init+0xec>)
 80014e6:	4a2c      	ldr	r2, [pc, #176]	; (8001598 <MX_ADC1_Init+0xf4>)
 80014e8:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ea:	4b29      	ldr	r3, [pc, #164]	; (8001590 <MX_ADC1_Init+0xec>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 80014f0:	4b27      	ldr	r3, [pc, #156]	; (8001590 <MX_ADC1_Init+0xec>)
 80014f2:	2204      	movs	r2, #4
 80014f4:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80014f6:	4b26      	ldr	r3, [pc, #152]	; (8001590 <MX_ADC1_Init+0xec>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014fe:	4b24      	ldr	r3, [pc, #144]	; (8001590 <MX_ADC1_Init+0xec>)
 8001500:	2201      	movs	r2, #1
 8001502:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001504:	4822      	ldr	r0, [pc, #136]	; (8001590 <MX_ADC1_Init+0xec>)
 8001506:	f001 fa53 	bl	80029b0 <HAL_ADC_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 8001510:	f000 fb62 	bl	8001bd8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001514:	2303      	movs	r3, #3
 8001516:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001518:	2301      	movs	r3, #1
 800151a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800151c:	2300      	movs	r3, #0
 800151e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001520:	463b      	mov	r3, r7
 8001522:	4619      	mov	r1, r3
 8001524:	481a      	ldr	r0, [pc, #104]	; (8001590 <MX_ADC1_Init+0xec>)
 8001526:	f001 fbe3 	bl	8002cf0 <HAL_ADC_ConfigChannel>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001530:	f000 fb52 	bl	8001bd8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001534:	2304      	movs	r3, #4
 8001536:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001538:	2302      	movs	r3, #2
 800153a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800153c:	463b      	mov	r3, r7
 800153e:	4619      	mov	r1, r3
 8001540:	4813      	ldr	r0, [pc, #76]	; (8001590 <MX_ADC1_Init+0xec>)
 8001542:	f001 fbd5 	bl	8002cf0 <HAL_ADC_ConfigChannel>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 800154c:	f000 fb44 	bl	8001bd8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001550:	2305      	movs	r3, #5
 8001552:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001554:	2303      	movs	r3, #3
 8001556:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001558:	463b      	mov	r3, r7
 800155a:	4619      	mov	r1, r3
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <MX_ADC1_Init+0xec>)
 800155e:	f001 fbc7 	bl	8002cf0 <HAL_ADC_ConfigChannel>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001568:	f000 fb36 	bl	8001bd8 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 800156c:	2306      	movs	r3, #6
 800156e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001570:	2304      	movs	r3, #4
 8001572:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001574:	463b      	mov	r3, r7
 8001576:	4619      	mov	r1, r3
 8001578:	4805      	ldr	r0, [pc, #20]	; (8001590 <MX_ADC1_Init+0xec>)
 800157a:	f001 fbb9 	bl	8002cf0 <HAL_ADC_ConfigChannel>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 8001584:	f000 fb28 	bl	8001bd8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000908 	.word	0x20000908
 8001594:	40012000 	.word	0x40012000
 8001598:	0f000001 	.word	0x0f000001

0800159c <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	; 0x28
 80015a0:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 80015a2:	4b31      	ldr	r3, [pc, #196]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015a4:	4a31      	ldr	r2, [pc, #196]	; (800166c <MX_CAN1_Init+0xd0>)
 80015a6:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 2;
 80015a8:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015aa:	2202      	movs	r2, #2
 80015ac:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80015ae:	4b2e      	ldr	r3, [pc, #184]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80015b4:	4b2c      	ldr	r3, [pc, #176]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80015ba:	4b2b      	ldr	r3, [pc, #172]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015bc:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80015c0:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80015c2:	4b29      	ldr	r3, [pc, #164]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80015c8:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80015ca:	4b27      	ldr	r3, [pc, #156]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80015d0:	4b25      	ldr	r3, [pc, #148]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80015d6:	4b24      	ldr	r3, [pc, #144]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80015dc:	4b22      	ldr	r3, [pc, #136]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015de:	2200      	movs	r2, #0
 80015e0:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80015e2:	4b21      	ldr	r3, [pc, #132]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80015e8:	4b1f      	ldr	r3, [pc, #124]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80015ee:	481e      	ldr	r0, [pc, #120]	; (8001668 <MX_CAN1_Init+0xcc>)
 80015f0:	f001 fdad 	bl	800314e <HAL_CAN_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_CAN1_Init+0x62>
	{
		Error_Handler();
 80015fa:	f000 faed 	bl	8001bd8 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001602:	2300      	movs	r3, #0
 8001604:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001606:	2301      	movs	r3, #1
 8001608:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 800160a:	2300      	movs	r3, #0
 800160c:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 800160e:	2300      	movs	r3, #0
 8001610:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800161e:	2301      	movs	r3, #1
 8001620:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001626:	463b      	mov	r3, r7
 8001628:	4619      	mov	r1, r3
 800162a:	480f      	ldr	r0, [pc, #60]	; (8001668 <MX_CAN1_Init+0xcc>)
 800162c:	f001 fe8a 	bl	8003344 <HAL_CAN_ConfigFilter>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_CAN1_Init+0x9e>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001636:	f000 facf 	bl	8001bd8 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 800163a:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <MX_CAN1_Init+0xd4>)
 800163c:	2201      	movs	r2, #1
 800163e:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 8001640:	4b0b      	ldr	r3, [pc, #44]	; (8001670 <MX_CAN1_Init+0xd4>)
 8001642:	2201      	movs	r2, #1
 8001644:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8001646:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <MX_CAN1_Init+0xd4>)
 8001648:	2200      	movs	r2, #0
 800164a:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <MX_CAN1_Init+0xd4>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <MX_CAN1_Init+0xd4>)
 8001654:	2208      	movs	r2, #8
 8001656:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001658:	4b05      	ldr	r3, [pc, #20]	; (8001670 <MX_CAN1_Init+0xd4>)
 800165a:	2200      	movs	r2, #0
 800165c:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	3728      	adds	r7, #40	; 0x28
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20001038 	.word	0x20001038
 800166c:	40006400 	.word	0x40006400
 8001670:	20001060 	.word	0x20001060

08001674 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <MX_SDIO_SD_Init+0x38>)
 800167a:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <MX_SDIO_SD_Init+0x3c>)
 800167c:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <MX_SDIO_SD_Init+0x38>)
 8001680:	2200      	movs	r2, #0
 8001682:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001684:	4b09      	ldr	r3, [pc, #36]	; (80016ac <MX_SDIO_SD_Init+0x38>)
 8001686:	2200      	movs	r2, #0
 8001688:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800168a:	4b08      	ldr	r3, [pc, #32]	; (80016ac <MX_SDIO_SD_Init+0x38>)
 800168c:	2200      	movs	r2, #0
 800168e:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <MX_SDIO_SD_Init+0x38>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001696:	4b05      	ldr	r3, [pc, #20]	; (80016ac <MX_SDIO_SD_Init+0x38>)
 8001698:	2200      	movs	r2, #0
 800169a:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 800169c:	4b03      	ldr	r3, [pc, #12]	; (80016ac <MX_SDIO_SD_Init+0x38>)
 800169e:	2201      	movs	r2, #1
 80016a0:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000cb4 	.word	0x20000cb4
 80016b0:	40012c00 	.word	0x40012c00

080016b4 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80016b8:	4b17      	ldr	r3, [pc, #92]	; (8001718 <MX_SPI2_Init+0x64>)
 80016ba:	4a18      	ldr	r2, [pc, #96]	; (800171c <MX_SPI2_Init+0x68>)
 80016bc:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80016be:	4b16      	ldr	r3, [pc, #88]	; (8001718 <MX_SPI2_Init+0x64>)
 80016c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016c4:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80016c6:	4b14      	ldr	r3, [pc, #80]	; (8001718 <MX_SPI2_Init+0x64>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80016cc:	4b12      	ldr	r3, [pc, #72]	; (8001718 <MX_SPI2_Init+0x64>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016d2:	4b11      	ldr	r3, [pc, #68]	; (8001718 <MX_SPI2_Init+0x64>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016d8:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <MX_SPI2_Init+0x64>)
 80016da:	2200      	movs	r2, #0
 80016dc:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80016de:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <MX_SPI2_Init+0x64>)
 80016e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016e4:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016e6:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <MX_SPI2_Init+0x64>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016ec:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <MX_SPI2_Init+0x64>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016f2:	4b09      	ldr	r3, [pc, #36]	; (8001718 <MX_SPI2_Init+0x64>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016f8:	4b07      	ldr	r3, [pc, #28]	; (8001718 <MX_SPI2_Init+0x64>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <MX_SPI2_Init+0x64>)
 8001700:	220a      	movs	r2, #10
 8001702:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001704:	4804      	ldr	r0, [pc, #16]	; (8001718 <MX_SPI2_Init+0x64>)
 8001706:	f007 fe5d 	bl	80093c4 <HAL_SPI_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8001710:	f000 fa62 	bl	8001bd8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	200007bc 	.word	0x200007bc
 800171c:	40003800 	.word	0x40003800

08001720 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001734:	2002      	movs	r0, #2
 8001736:	f7ff fc5b 	bl	8000ff0 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 800173a:	f7ff fb63 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 800173e:	4603      	mov	r3, r0
 8001740:	2200      	movs	r2, #0
 8001742:	2101      	movs	r1, #1
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff fbb1 	bl	8000eac <NVIC_EncodePriority>
 800174a:	4603      	mov	r3, r0
 800174c:	4619      	mov	r1, r3
 800174e:	201d      	movs	r0, #29
 8001750:	f7ff fb82 	bl	8000e58 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8001754:	201d      	movs	r0, #29
 8001756:	f7ff fb63 	bl	8000e20 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 800175a:	f241 736f 	movw	r3, #5999	; 0x176f
 800175e:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 8001764:	232c      	movs	r3, #44	; 0x2c
 8001766:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001768:	2300      	movs	r3, #0
 800176a:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	4619      	mov	r1, r3
 8001770:	480a      	ldr	r0, [pc, #40]	; (800179c <MX_TIM3_Init+0x7c>)
 8001772:	f009 fb3b 	bl	800adec <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8001776:	4809      	ldr	r0, [pc, #36]	; (800179c <MX_TIM3_Init+0x7c>)
 8001778:	f7ff fbd9 	bl	8000f2e <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800177c:	2100      	movs	r1, #0
 800177e:	4807      	ldr	r0, [pc, #28]	; (800179c <MX_TIM3_Init+0x7c>)
 8001780:	f7ff fbe4 	bl	8000f4c <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001784:	2100      	movs	r1, #0
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <MX_TIM3_Init+0x7c>)
 8001788:	f7ff fbf4 	bl	8000f74 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 800178c:	4803      	ldr	r0, [pc, #12]	; (800179c <MX_TIM3_Init+0x7c>)
 800178e:	f7ff fc03 	bl	8000f98 <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40000400 	.word	0x40000400

080017a0 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08c      	sub	sp, #48	; 0x30
 80017a4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 80017a6:	f107 030c 	add.w	r3, r7, #12
 80017aa:	2224      	movs	r2, #36	; 0x24
 80017ac:	2100      	movs	r1, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f011 fe6a 	bl	8013488 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 80017bc:	4b22      	ldr	r3, [pc, #136]	; (8001848 <MX_TIM8_Init+0xa8>)
 80017be:	4a23      	ldr	r2, [pc, #140]	; (800184c <MX_TIM8_Init+0xac>)
 80017c0:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80017c2:	4b21      	ldr	r3, [pc, #132]	; (8001848 <MX_TIM8_Init+0xa8>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c8:	4b1f      	ldr	r3, [pc, #124]	; (8001848 <MX_TIM8_Init+0xa8>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 80017ce:	4b1e      	ldr	r3, [pc, #120]	; (8001848 <MX_TIM8_Init+0xa8>)
 80017d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017d4:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d6:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <MX_TIM8_Init+0xa8>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80017dc:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <MX_TIM8_Init+0xa8>)
 80017de:	2200      	movs	r2, #0
 80017e0:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017e2:	4b19      	ldr	r3, [pc, #100]	; (8001848 <MX_TIM8_Init+0xa8>)
 80017e4:	2280      	movs	r2, #128	; 0x80
 80017e6:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80017e8:	2301      	movs	r3, #1
 80017ea:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017ec:	2300      	movs	r3, #0
 80017ee:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017f0:	2301      	movs	r3, #1
 80017f2:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017fc:	2300      	movs	r3, #0
 80017fe:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001800:	2301      	movs	r3, #1
 8001802:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	4619      	mov	r1, r3
 8001812:	480d      	ldr	r0, [pc, #52]	; (8001848 <MX_TIM8_Init+0xa8>)
 8001814:	f007 ff7d 	bl	8009712 <HAL_TIM_Encoder_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 800181e:	f000 f9db 	bl	8001bd8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001826:	2300      	movs	r3, #0
 8001828:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	4619      	mov	r1, r3
 800182e:	4806      	ldr	r0, [pc, #24]	; (8001848 <MX_TIM8_Init+0xa8>)
 8001830:	f008 f964 	bl	8009afc <HAL_TIMEx_MasterConfigSynchronization>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 800183a:	f000 f9cd 	bl	8001bd8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 800183e:	bf00      	nop
 8001840:	3730      	adds	r7, #48	; 0x30
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000814 	.word	0x20000814
 800184c:	40010400 	.word	0x40010400

08001850 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001854:	4b11      	ldr	r3, [pc, #68]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001856:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <MX_USART2_UART_Init+0x50>)
 8001858:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <MX_USART2_UART_Init+0x4c>)
 800185c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001860:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001862:	4b0e      	ldr	r3, [pc, #56]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <MX_USART2_UART_Init+0x4c>)
 800186a:	2200      	movs	r2, #0
 800186c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001874:	4b09      	ldr	r3, [pc, #36]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001876:	220c      	movs	r2, #12
 8001878:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800187a:	4b08      	ldr	r3, [pc, #32]	; (800189c <MX_USART2_UART_Init+0x4c>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001886:	4805      	ldr	r0, [pc, #20]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001888:	f008 f9b2 	bl	8009bf0 <HAL_UART_Init>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001892:	f000 f9a1 	bl	8001bd8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	20000ff8 	.word	0x20000ff8
 80018a0:	40004400 	.word	0x40004400

080018a4 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018aa:	4a12      	ldr	r2, [pc, #72]	; (80018f4 <MX_USART3_UART_Init+0x50>)
 80018ac:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80018ae:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018b4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018b6:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80018bc:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80018c2:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018ca:	220c      	movs	r2, #12
 80018cc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ce:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80018da:	4805      	ldr	r0, [pc, #20]	; (80018f0 <MX_USART3_UART_Init+0x4c>)
 80018dc:	f008 f988 	bl	8009bf0 <HAL_UART_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80018e6:	f000 f977 	bl	8001bd8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000860 	.word	0x20000860
 80018f4:	40004800 	.word	0x40004800

080018f8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b2b      	ldr	r3, [pc, #172]	; (80019b0 <MX_DMA_Init+0xb8>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	4a2a      	ldr	r2, [pc, #168]	; (80019b0 <MX_DMA_Init+0xb8>)
 8001908:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800190c:	6313      	str	r3, [r2, #48]	; 0x30
 800190e:	4b28      	ldr	r3, [pc, #160]	; (80019b0 <MX_DMA_Init+0xb8>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <MX_DMA_Init+0xb8>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a23      	ldr	r2, [pc, #140]	; (80019b0 <MX_DMA_Init+0xb8>)
 8001924:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b21      	ldr	r3, [pc, #132]	; (80019b0 <MX_DMA_Init+0xb8>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001932:	603b      	str	r3, [r7, #0]
 8001934:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2101      	movs	r1, #1
 800193a:	200e      	movs	r0, #14
 800193c:	f002 fa57 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001940:	200e      	movs	r0, #14
 8001942:	f002 fa70 	bl	8003e26 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2101      	movs	r1, #1
 800194a:	200f      	movs	r0, #15
 800194c:	f002 fa4f 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001950:	200f      	movs	r0, #15
 8001952:	f002 fa68 	bl	8003e26 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	2101      	movs	r1, #1
 800195a:	2010      	movs	r0, #16
 800195c:	f002 fa47 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001960:	2010      	movs	r0, #16
 8001962:	f002 fa60 	bl	8003e26 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2101      	movs	r1, #1
 800196a:	2011      	movs	r0, #17
 800196c:	f002 fa3f 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001970:	2011      	movs	r0, #17
 8001972:	f002 fa58 	bl	8003e26 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001976:	2200      	movs	r2, #0
 8001978:	2101      	movs	r1, #1
 800197a:	2038      	movs	r0, #56	; 0x38
 800197c:	f002 fa37 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001980:	2038      	movs	r0, #56	; 0x38
 8001982:	f002 fa50 	bl	8003e26 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2101      	movs	r1, #1
 800198a:	203b      	movs	r0, #59	; 0x3b
 800198c:	f002 fa2f 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001990:	203b      	movs	r0, #59	; 0x3b
 8001992:	f002 fa48 	bl	8003e26 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2101      	movs	r1, #1
 800199a:	2045      	movs	r0, #69	; 0x45
 800199c:	f002 fa27 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80019a0:	2045      	movs	r0, #69	; 0x45
 80019a2:	f002 fa40 	bl	8003e26 <HAL_NVIC_EnableIRQ>

}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800

080019b4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08e      	sub	sp, #56	; 0x38
 80019b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80019ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
 80019c8:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	623b      	str	r3, [r7, #32]
 80019ce:	4b7c      	ldr	r3, [pc, #496]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	4a7b      	ldr	r2, [pc, #492]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 80019d4:	f043 0304 	orr.w	r3, r3, #4
 80019d8:	6313      	str	r3, [r2, #48]	; 0x30
 80019da:	4b79      	ldr	r3, [pc, #484]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	f003 0304 	and.w	r3, r3, #4
 80019e2:	623b      	str	r3, [r7, #32]
 80019e4:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	61fb      	str	r3, [r7, #28]
 80019ea:	4b75      	ldr	r3, [pc, #468]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	4a74      	ldr	r2, [pc, #464]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 80019f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019f4:	6313      	str	r3, [r2, #48]	; 0x30
 80019f6:	4b72      	ldr	r3, [pc, #456]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019fe:	61fb      	str	r3, [r7, #28]
 8001a00:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
 8001a06:	4b6e      	ldr	r3, [pc, #440]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	4a6d      	ldr	r2, [pc, #436]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	; 0x30
 8001a12:	4b6b      	ldr	r3, [pc, #428]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	61bb      	str	r3, [r7, #24]
 8001a1c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	4b67      	ldr	r3, [pc, #412]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	4a66      	ldr	r2, [pc, #408]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2e:	4b64      	ldr	r3, [pc, #400]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b60      	ldr	r3, [pc, #384]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	4a5f      	ldr	r2, [pc, #380]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a44:	f043 0320 	orr.w	r3, r3, #32
 8001a48:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4a:	4b5d      	ldr	r3, [pc, #372]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	f003 0320 	and.w	r3, r3, #32
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b59      	ldr	r3, [pc, #356]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a58      	ldr	r2, [pc, #352]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a60:	f043 0310 	orr.w	r3, r3, #16
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b56      	ldr	r3, [pc, #344]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	4b52      	ldr	r3, [pc, #328]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4a51      	ldr	r2, [pc, #324]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a7c:	f043 0308 	orr.w	r3, r3, #8
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b4f      	ldr	r3, [pc, #316]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f003 0308 	and.w	r3, r3, #8
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	4b4b      	ldr	r3, [pc, #300]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a4a      	ldr	r2, [pc, #296]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001a98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b48      	ldr	r3, [pc, #288]	; (8001bc0 <MX_GPIO_Init+0x20c>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f244 0181 	movw	r1, #16513	; 0x4081
 8001ab0:	4844      	ldr	r0, [pc, #272]	; (8001bc4 <MX_GPIO_Init+0x210>)
 8001ab2:	f004 fa74 	bl	8005f9e <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001abc:	4842      	ldr	r0, [pc, #264]	; (8001bc8 <MX_GPIO_Init+0x214>)
 8001abe:	f004 fa6e 	bl	8005f9e <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f245 7170 	movw	r1, #22384	; 0x5770
 8001ac8:	4840      	ldr	r0, [pc, #256]	; (8001bcc <MX_GPIO_Init+0x218>)
 8001aca:	f004 fa68 	bl	8005f9e <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8001ace:	f244 0381 	movw	r3, #16513	; 0x4081
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001adc:	2303      	movs	r3, #3
 8001ade:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4837      	ldr	r0, [pc, #220]	; (8001bc4 <MX_GPIO_Init+0x210>)
 8001ae8:	f004 f8a4 	bl	8005c34 <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8001aec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af2:	2300      	movs	r3, #0
 8001af4:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001af6:	2302      	movs	r3, #2
 8001af8:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8001afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001afe:	4619      	mov	r1, r3
 8001b00:	4833      	ldr	r0, [pc, #204]	; (8001bd0 <MX_GPIO_Init+0x21c>)
 8001b02:	f004 f897 	bl	8005c34 <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8001b06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b0a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b14:	2303      	movs	r3, #3
 8001b16:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	482a      	ldr	r0, [pc, #168]	; (8001bc8 <MX_GPIO_Init+0x214>)
 8001b20:	f004 f888 	bl	8005c34 <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8001b24:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <MX_GPIO_Init+0x220>)
 8001b2c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b36:	4619      	mov	r1, r3
 8001b38:	4823      	ldr	r0, [pc, #140]	; (8001bc8 <MX_GPIO_Init+0x214>)
 8001b3a:	f004 f87b 	bl	8005c34 <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8001b3e:	2304      	movs	r3, #4
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b42:	2300      	movs	r3, #0
 8001b44:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b4e:	4619      	mov	r1, r3
 8001b50:	481e      	ldr	r0, [pc, #120]	; (8001bcc <MX_GPIO_Init+0x218>)
 8001b52:	f004 f86f 	bl	8005c34 <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001b56:	2310      	movs	r3, #16
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001b66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4817      	ldr	r0, [pc, #92]	; (8001bcc <MX_GPIO_Init+0x218>)
 8001b6e:	f004 f861 	bl	8005c34 <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8001b72:	f245 7360 	movw	r3, #22368	; 0x5760
 8001b76:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b80:	2300      	movs	r3, #0
 8001b82:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4810      	ldr	r0, [pc, #64]	; (8001bcc <MX_GPIO_Init+0x218>)
 8001b8c:	f004 f852 	bl	8005c34 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480a      	ldr	r0, [pc, #40]	; (8001bcc <MX_GPIO_Init+0x218>)
 8001ba4:	f004 f846 	bl	8005c34 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2100      	movs	r1, #0
 8001bac:	2028      	movs	r0, #40	; 0x28
 8001bae:	f002 f91e 	bl	8003dee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bb2:	2028      	movs	r0, #40	; 0x28
 8001bb4:	f002 f937 	bl	8003e26 <HAL_NVIC_EnableIRQ>

}
 8001bb8:	bf00      	nop
 8001bba:	3738      	adds	r7, #56	; 0x38
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020400 	.word	0x40020400
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40021800 	.word	0x40021800
 8001bd0:	40021400 	.word	0x40021400
 8001bd4:	10110000 	.word	0x10110000

08001bd8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr

08001be4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	607b      	str	r3, [r7, #4]
 8001bee:	4b1e      	ldr	r3, [pc, #120]	; (8001c68 <HAL_MspInit+0x84>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	4a1d      	ldr	r2, [pc, #116]	; (8001c68 <HAL_MspInit+0x84>)
 8001bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfa:	4b1b      	ldr	r3, [pc, #108]	; (8001c68 <HAL_MspInit+0x84>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	603b      	str	r3, [r7, #0]
 8001c0a:	4b17      	ldr	r3, [pc, #92]	; (8001c68 <HAL_MspInit+0x84>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	4a16      	ldr	r2, [pc, #88]	; (8001c68 <HAL_MspInit+0x84>)
 8001c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c14:	6413      	str	r3, [r2, #64]	; 0x40
 8001c16:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <HAL_MspInit+0x84>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	603b      	str	r3, [r7, #0]
 8001c20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2101      	movs	r1, #1
 8001c26:	f06f 000b 	mvn.w	r0, #11
 8001c2a:	f002 f8e0 	bl	8003dee <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2101      	movs	r1, #1
 8001c32:	f06f 000a 	mvn.w	r0, #10
 8001c36:	f002 f8da 	bl	8003dee <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	f06f 0009 	mvn.w	r0, #9
 8001c42:	f002 f8d4 	bl	8003dee <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2101      	movs	r1, #1
 8001c4a:	f06f 0004 	mvn.w	r0, #4
 8001c4e:	f002 f8ce 	bl	8003dee <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2101      	movs	r1, #1
 8001c56:	f06f 0001 	mvn.w	r0, #1
 8001c5a:	f002 f8c8 	bl	8003dee <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800

08001c6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	; 0x28
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a33      	ldr	r2, [pc, #204]	; (8001d58 <HAL_ADC_MspInit+0xec>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d15f      	bne.n	8001d4e <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	4b32      	ldr	r3, [pc, #200]	; (8001d5c <HAL_ADC_MspInit+0xf0>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c96:	4a31      	ldr	r2, [pc, #196]	; (8001d5c <HAL_ADC_MspInit+0xf0>)
 8001c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c9e:	4b2f      	ldr	r3, [pc, #188]	; (8001d5c <HAL_ADC_MspInit+0xf0>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ca6:	613b      	str	r3, [r7, #16]
 8001ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	4b2b      	ldr	r3, [pc, #172]	; (8001d5c <HAL_ADC_MspInit+0xf0>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	4a2a      	ldr	r2, [pc, #168]	; (8001d5c <HAL_ADC_MspInit+0xf0>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cba:	4b28      	ldr	r3, [pc, #160]	; (8001d5c <HAL_ADC_MspInit+0xf0>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001cc6:	2378      	movs	r3, #120	; 0x78
 8001cc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4821      	ldr	r0, [pc, #132]	; (8001d60 <HAL_ADC_MspInit+0xf4>)
 8001cda:	f003 ffab 	bl	8005c34 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001cde:	4b21      	ldr	r3, [pc, #132]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001ce0:	4a21      	ldr	r2, [pc, #132]	; (8001d68 <HAL_ADC_MspInit+0xfc>)
 8001ce2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ce4:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cea:	4b1e      	ldr	r3, [pc, #120]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cf0:	4b1c      	ldr	r3, [pc, #112]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cf6:	4b1b      	ldr	r3, [pc, #108]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001cf8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cfc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cfe:	4b19      	ldr	r3, [pc, #100]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d04:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d08:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d0c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d0e:	4b15      	ldr	r3, [pc, #84]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d14:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d16:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d22:	4810      	ldr	r0, [pc, #64]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d24:	f002 f89a 	bl	8003e5c <HAL_DMA_Init>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001d2e:	f7ff ff53 	bl	8001bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a0b      	ldr	r2, [pc, #44]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d36:	639a      	str	r2, [r3, #56]	; 0x38
 8001d38:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <HAL_ADC_MspInit+0xf8>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2101      	movs	r1, #1
 8001d42:	2012      	movs	r0, #18
 8001d44:	f002 f853 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001d48:	2012      	movs	r0, #18
 8001d4a:	f002 f86c 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d4e:	bf00      	nop
 8001d50:	3728      	adds	r7, #40	; 0x28
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40012000 	.word	0x40012000
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40020000 	.word	0x40020000
 8001d64:	200009b4 	.word	0x200009b4
 8001d68:	40026410 	.word	0x40026410

08001d6c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	; 0x28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0314 	add.w	r3, r7, #20
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a29      	ldr	r2, [pc, #164]	; (8001e30 <HAL_CAN_MspInit+0xc4>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d14c      	bne.n	8001e28 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	4b28      	ldr	r3, [pc, #160]	; (8001e34 <HAL_CAN_MspInit+0xc8>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	4a27      	ldr	r2, [pc, #156]	; (8001e34 <HAL_CAN_MspInit+0xc8>)
 8001d98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9e:	4b25      	ldr	r3, [pc, #148]	; (8001e34 <HAL_CAN_MspInit+0xc8>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da6:	613b      	str	r3, [r7, #16]
 8001da8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	4b21      	ldr	r3, [pc, #132]	; (8001e34 <HAL_CAN_MspInit+0xc8>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	4a20      	ldr	r2, [pc, #128]	; (8001e34 <HAL_CAN_MspInit+0xc8>)
 8001db4:	f043 0302 	orr.w	r3, r3, #2
 8001db8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dba:	4b1e      	ldr	r3, [pc, #120]	; (8001e34 <HAL_CAN_MspInit+0xc8>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	f003 0302 	and.w	r3, r3, #2
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dc6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001dd8:	2309      	movs	r3, #9
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	4619      	mov	r1, r3
 8001de2:	4815      	ldr	r0, [pc, #84]	; (8001e38 <HAL_CAN_MspInit+0xcc>)
 8001de4:	f003 ff26 	bl	8005c34 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001de8:	2200      	movs	r2, #0
 8001dea:	2101      	movs	r1, #1
 8001dec:	2013      	movs	r0, #19
 8001dee:	f001 fffe 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001df2:	2013      	movs	r0, #19
 8001df4:	f002 f817 	bl	8003e26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	2014      	movs	r0, #20
 8001dfe:	f001 fff6 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001e02:	2014      	movs	r0, #20
 8001e04:	f002 f80f 	bl	8003e26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8001e08:	2200      	movs	r2, #0
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	2015      	movs	r0, #21
 8001e0e:	f001 ffee 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001e12:	2015      	movs	r0, #21
 8001e14:	f002 f807 	bl	8003e26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	2016      	movs	r0, #22
 8001e1e:	f001 ffe6 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001e22:	2016      	movs	r0, #22
 8001e24:	f001 ffff 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001e28:	bf00      	nop
 8001e2a:	3728      	adds	r7, #40	; 0x28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40006400 	.word	0x40006400
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40020400 	.word	0x40020400

08001e3c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08a      	sub	sp, #40	; 0x28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a70      	ldr	r2, [pc, #448]	; (800201c <HAL_SD_MspInit+0x1e0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	f040 80da 	bne.w	8002014 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001e60:	2300      	movs	r3, #0
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	4b6e      	ldr	r3, [pc, #440]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e68:	4a6d      	ldr	r2, [pc, #436]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001e6a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e6e:	6453      	str	r3, [r2, #68]	; 0x44
 8001e70:	4b6b      	ldr	r3, [pc, #428]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e78:	613b      	str	r3, [r7, #16]
 8001e7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	4b67      	ldr	r3, [pc, #412]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e84:	4a66      	ldr	r2, [pc, #408]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001e86:	f043 0304 	orr.w	r3, r3, #4
 8001e8a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8c:	4b64      	ldr	r3, [pc, #400]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60bb      	str	r3, [r7, #8]
 8001e9c:	4b60      	ldr	r3, [pc, #384]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea0:	4a5f      	ldr	r2, [pc, #380]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001ea2:	f043 0308 	orr.w	r3, r3, #8
 8001ea6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea8:	4b5d      	ldr	r3, [pc, #372]	; (8002020 <HAL_SD_MspInit+0x1e4>)
 8001eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eac:	f003 0308 	and.w	r3, r3, #8
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001eb4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001ec6:	230c      	movs	r3, #12
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eca:	f107 0314 	add.w	r3, r7, #20
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4854      	ldr	r0, [pc, #336]	; (8002024 <HAL_SD_MspInit+0x1e8>)
 8001ed2:	f003 feaf 	bl	8005c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001ed6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001ee8:	230c      	movs	r3, #12
 8001eea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	484c      	ldr	r0, [pc, #304]	; (8002024 <HAL_SD_MspInit+0x1e8>)
 8001ef4:	f003 fe9e 	bl	8005c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ef8:	2304      	movs	r3, #4
 8001efa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efc:	2302      	movs	r3, #2
 8001efe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f00:	2301      	movs	r3, #1
 8001f02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f04:	2303      	movs	r3, #3
 8001f06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001f08:	230c      	movs	r3, #12
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	4619      	mov	r1, r3
 8001f12:	4845      	ldr	r0, [pc, #276]	; (8002028 <HAL_SD_MspInit+0x1ec>)
 8001f14:	f003 fe8e 	bl	8005c34 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001f18:	4b44      	ldr	r3, [pc, #272]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f1a:	4a45      	ldr	r2, [pc, #276]	; (8002030 <HAL_SD_MspInit+0x1f4>)
 8001f1c:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001f1e:	4b43      	ldr	r3, [pc, #268]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f20:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f24:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f26:	4b41      	ldr	r3, [pc, #260]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f2c:	4b3f      	ldr	r3, [pc, #252]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f32:	4b3e      	ldr	r3, [pc, #248]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f38:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f3a:	4b3c      	ldr	r3, [pc, #240]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f40:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f42:	4b3a      	ldr	r3, [pc, #232]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f44:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f48:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001f4a:	4b38      	ldr	r3, [pc, #224]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f50:	4b36      	ldr	r3, [pc, #216]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f56:	4b35      	ldr	r3, [pc, #212]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f58:	2204      	movs	r2, #4
 8001f5a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f5c:	4b33      	ldr	r3, [pc, #204]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f5e:	2203      	movs	r2, #3
 8001f60:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001f62:	4b32      	ldr	r3, [pc, #200]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f64:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f68:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001f6a:	4b30      	ldr	r3, [pc, #192]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f6c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f70:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001f72:	482e      	ldr	r0, [pc, #184]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f74:	f001 ff72 	bl	8003e5c <HAL_DMA_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001f7e:	f7ff fe2b 	bl	8001bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a29      	ldr	r2, [pc, #164]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f86:	641a      	str	r2, [r3, #64]	; 0x40
 8001f88:	4a28      	ldr	r2, [pc, #160]	; (800202c <HAL_SD_MspInit+0x1f0>)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001f8e:	4b29      	ldr	r3, [pc, #164]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001f90:	4a29      	ldr	r2, [pc, #164]	; (8002038 <HAL_SD_MspInit+0x1fc>)
 8001f92:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001f94:	4b27      	ldr	r3, [pc, #156]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001f96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f9a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f9c:	4b25      	ldr	r3, [pc, #148]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001f9e:	2240      	movs	r2, #64	; 0x40
 8001fa0:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fa2:	4b24      	ldr	r3, [pc, #144]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fa8:	4b22      	ldr	r3, [pc, #136]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001faa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fae:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001fb0:	4b20      	ldr	r3, [pc, #128]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fb2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fb6:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001fb8:	4b1e      	ldr	r3, [pc, #120]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fbe:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001fc0:	4b1c      	ldr	r3, [pc, #112]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fc6:	4b1b      	ldr	r3, [pc, #108]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fce:	2204      	movs	r2, #4
 8001fd0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001fd2:	4b18      	ldr	r3, [pc, #96]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001fd8:	4b16      	ldr	r3, [pc, #88]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fda:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001fde:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001fe0:	4b14      	ldr	r3, [pc, #80]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fe2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001fe6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001fe8:	4812      	ldr	r0, [pc, #72]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001fea:	f001 ff37 	bl	8003e5c <HAL_DMA_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001ff4:	f7ff fdf0 	bl	8001bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a0e      	ldr	r2, [pc, #56]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8001ffc:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ffe:	4a0d      	ldr	r2, [pc, #52]	; (8002034 <HAL_SD_MspInit+0x1f8>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8002004:	2200      	movs	r2, #0
 8002006:	2101      	movs	r1, #1
 8002008:	2031      	movs	r0, #49	; 0x31
 800200a:	f001 fef0 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800200e:	2031      	movs	r0, #49	; 0x31
 8002010:	f001 ff09 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002014:	bf00      	nop
 8002016:	3728      	adds	r7, #40	; 0x28
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40012c00 	.word	0x40012c00
 8002020:	40023800 	.word	0x40023800
 8002024:	40020800 	.word	0x40020800
 8002028:	40020c00 	.word	0x40020c00
 800202c:	200006fc 	.word	0x200006fc
 8002030:	40026458 	.word	0x40026458
 8002034:	20000c48 	.word	0x20000c48
 8002038:	400264a0 	.word	0x400264a0

0800203c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	; 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a5a      	ldr	r2, [pc, #360]	; (80021c4 <HAL_SPI_MspInit+0x188>)
 800205a:	4293      	cmp	r3, r2
 800205c:	f040 80ad 	bne.w	80021ba <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002060:	2300      	movs	r3, #0
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	4b58      	ldr	r3, [pc, #352]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	4a57      	ldr	r2, [pc, #348]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 800206a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800206e:	6413      	str	r3, [r2, #64]	; 0x40
 8002070:	4b55      	ldr	r3, [pc, #340]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	4b51      	ldr	r3, [pc, #324]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002084:	4a50      	ldr	r2, [pc, #320]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 8002086:	f043 0304 	orr.w	r3, r3, #4
 800208a:	6313      	str	r3, [r2, #48]	; 0x30
 800208c:	4b4e      	ldr	r3, [pc, #312]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002098:	2300      	movs	r3, #0
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	4b4a      	ldr	r3, [pc, #296]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 800209e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a0:	4a49      	ldr	r2, [pc, #292]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 80020a2:	f043 0302 	orr.w	r3, r3, #2
 80020a6:	6313      	str	r3, [r2, #48]	; 0x30
 80020a8:	4b47      	ldr	r3, [pc, #284]	; (80021c8 <HAL_SPI_MspInit+0x18c>)
 80020aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	60bb      	str	r3, [r7, #8]
 80020b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020b4:	230c      	movs	r3, #12
 80020b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b8:	2302      	movs	r3, #2
 80020ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c0:	2303      	movs	r3, #3
 80020c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020c4:	2305      	movs	r3, #5
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	4619      	mov	r1, r3
 80020ce:	483f      	ldr	r0, [pc, #252]	; (80021cc <HAL_SPI_MspInit+0x190>)
 80020d0:	f003 fdb0 	bl	8005c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e2:	2303      	movs	r3, #3
 80020e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020e6:	2305      	movs	r3, #5
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	4837      	ldr	r0, [pc, #220]	; (80021d0 <HAL_SPI_MspInit+0x194>)
 80020f2:	f003 fd9f 	bl	8005c34 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80020f6:	4b37      	ldr	r3, [pc, #220]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 80020f8:	4a37      	ldr	r2, [pc, #220]	; (80021d8 <HAL_SPI_MspInit+0x19c>)
 80020fa:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80020fc:	4b35      	ldr	r3, [pc, #212]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 80020fe:	2200      	movs	r2, #0
 8002100:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002102:	4b34      	ldr	r3, [pc, #208]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 8002104:	2200      	movs	r2, #0
 8002106:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002108:	4b32      	ldr	r3, [pc, #200]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 800210a:	2200      	movs	r2, #0
 800210c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800210e:	4b31      	ldr	r3, [pc, #196]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 8002110:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002114:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002116:	4b2f      	ldr	r3, [pc, #188]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 8002118:	2200      	movs	r2, #0
 800211a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800211c:	4b2d      	ldr	r3, [pc, #180]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 800211e:	2200      	movs	r2, #0
 8002120:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002122:	4b2c      	ldr	r3, [pc, #176]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 8002124:	2200      	movs	r2, #0
 8002126:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002128:	4b2a      	ldr	r3, [pc, #168]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 800212a:	2200      	movs	r2, #0
 800212c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800212e:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 8002130:	2200      	movs	r2, #0
 8002132:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002134:	4827      	ldr	r0, [pc, #156]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 8002136:	f001 fe91 	bl	8003e5c <HAL_DMA_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8002140:	f7ff fd4a 	bl	8001bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a23      	ldr	r2, [pc, #140]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 8002148:	64da      	str	r2, [r3, #76]	; 0x4c
 800214a:	4a22      	ldr	r2, [pc, #136]	; (80021d4 <HAL_SPI_MspInit+0x198>)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002150:	4b22      	ldr	r3, [pc, #136]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 8002152:	4a23      	ldr	r2, [pc, #140]	; (80021e0 <HAL_SPI_MspInit+0x1a4>)
 8002154:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002156:	4b21      	ldr	r3, [pc, #132]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 8002158:	2200      	movs	r2, #0
 800215a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800215c:	4b1f      	ldr	r3, [pc, #124]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 800215e:	2240      	movs	r2, #64	; 0x40
 8002160:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002162:	4b1e      	ldr	r3, [pc, #120]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 8002164:	2200      	movs	r2, #0
 8002166:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002168:	4b1c      	ldr	r3, [pc, #112]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 800216a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800216e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002170:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 8002172:	2200      	movs	r2, #0
 8002174:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002176:	4b19      	ldr	r3, [pc, #100]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 8002178:	2200      	movs	r2, #0
 800217a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800217c:	4b17      	ldr	r3, [pc, #92]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 800217e:	2200      	movs	r2, #0
 8002180:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002182:	4b16      	ldr	r3, [pc, #88]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 8002184:	2200      	movs	r2, #0
 8002186:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002188:	4b14      	ldr	r3, [pc, #80]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 800218a:	2200      	movs	r2, #0
 800218c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800218e:	4813      	ldr	r0, [pc, #76]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 8002190:	f001 fe64 	bl	8003e5c <HAL_DMA_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 800219a:	f7ff fd1d 	bl	8001bd8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 80021a2:	649a      	str	r2, [r3, #72]	; 0x48
 80021a4:	4a0d      	ldr	r2, [pc, #52]	; (80021dc <HAL_SPI_MspInit+0x1a0>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2101      	movs	r1, #1
 80021ae:	2024      	movs	r0, #36	; 0x24
 80021b0:	f001 fe1d 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80021b4:	2024      	movs	r0, #36	; 0x24
 80021b6:	f001 fe36 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80021ba:	bf00      	nop
 80021bc:	3728      	adds	r7, #40	; 0x28
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40003800 	.word	0x40003800
 80021c8:	40023800 	.word	0x40023800
 80021cc:	40020800 	.word	0x40020800
 80021d0:	40020400 	.word	0x40020400
 80021d4:	200008a4 	.word	0x200008a4
 80021d8:	40026058 	.word	0x40026058
 80021dc:	20001078 	.word	0x20001078
 80021e0:	40026070 	.word	0x40026070

080021e4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	; 0x28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a19      	ldr	r2, [pc, #100]	; (8002268 <HAL_TIM_Encoder_MspInit+0x84>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d12b      	bne.n	800225e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	4b18      	ldr	r3, [pc, #96]	; (800226c <HAL_TIM_Encoder_MspInit+0x88>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	4a17      	ldr	r2, [pc, #92]	; (800226c <HAL_TIM_Encoder_MspInit+0x88>)
 8002210:	f043 0302 	orr.w	r3, r3, #2
 8002214:	6453      	str	r3, [r2, #68]	; 0x44
 8002216:	4b15      	ldr	r3, [pc, #84]	; (800226c <HAL_TIM_Encoder_MspInit+0x88>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4b11      	ldr	r3, [pc, #68]	; (800226c <HAL_TIM_Encoder_MspInit+0x88>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	4a10      	ldr	r2, [pc, #64]	; (800226c <HAL_TIM_Encoder_MspInit+0x88>)
 800222c:	f043 0304 	orr.w	r3, r3, #4
 8002230:	6313      	str	r3, [r2, #48]	; 0x30
 8002232:	4b0e      	ldr	r3, [pc, #56]	; (800226c <HAL_TIM_Encoder_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 800223e:	23c0      	movs	r3, #192	; 0xc0
 8002240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224a:	2300      	movs	r3, #0
 800224c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800224e:	2303      	movs	r3, #3
 8002250:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002252:	f107 0314 	add.w	r3, r7, #20
 8002256:	4619      	mov	r1, r3
 8002258:	4805      	ldr	r0, [pc, #20]	; (8002270 <HAL_TIM_Encoder_MspInit+0x8c>)
 800225a:	f003 fceb 	bl	8005c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800225e:	bf00      	nop
 8002260:	3728      	adds	r7, #40	; 0x28
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40010400 	.word	0x40010400
 800226c:	40023800 	.word	0x40023800
 8002270:	40020800 	.word	0x40020800

08002274 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08c      	sub	sp, #48	; 0x30
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800227c:	f107 031c 	add.w	r3, r7, #28
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	60da      	str	r2, [r3, #12]
 800228a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a65      	ldr	r2, [pc, #404]	; (8002428 <HAL_UART_MspInit+0x1b4>)
 8002292:	4293      	cmp	r3, r2
 8002294:	f040 8091 	bne.w	80023ba <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002298:	2300      	movs	r3, #0
 800229a:	61bb      	str	r3, [r7, #24]
 800229c:	4b63      	ldr	r3, [pc, #396]	; (800242c <HAL_UART_MspInit+0x1b8>)
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	4a62      	ldr	r2, [pc, #392]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80022a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022a6:	6413      	str	r3, [r2, #64]	; 0x40
 80022a8:	4b60      	ldr	r3, [pc, #384]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80022aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b0:	61bb      	str	r3, [r7, #24]
 80022b2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]
 80022b8:	4b5c      	ldr	r3, [pc, #368]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022bc:	4a5b      	ldr	r2, [pc, #364]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80022be:	f043 0308 	orr.w	r3, r3, #8
 80022c2:	6313      	str	r3, [r2, #48]	; 0x30
 80022c4:	4b59      	ldr	r3, [pc, #356]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80022c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c8:	f003 0308 	and.w	r3, r3, #8
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80022d0:	2360      	movs	r3, #96	; 0x60
 80022d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d4:	2302      	movs	r3, #2
 80022d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022dc:	2303      	movs	r3, #3
 80022de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022e0:	2307      	movs	r3, #7
 80022e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022e4:	f107 031c 	add.w	r3, r7, #28
 80022e8:	4619      	mov	r1, r3
 80022ea:	4851      	ldr	r0, [pc, #324]	; (8002430 <HAL_UART_MspInit+0x1bc>)
 80022ec:	f003 fca2 	bl	8005c34 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80022f0:	4b50      	ldr	r3, [pc, #320]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 80022f2:	4a51      	ldr	r2, [pc, #324]	; (8002438 <HAL_UART_MspInit+0x1c4>)
 80022f4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80022f6:	4b4f      	ldr	r3, [pc, #316]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 80022f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022fc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022fe:	4b4d      	ldr	r3, [pc, #308]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002304:	4b4b      	ldr	r3, [pc, #300]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002306:	2200      	movs	r2, #0
 8002308:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800230a:	4b4a      	ldr	r3, [pc, #296]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 800230c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002310:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002312:	4b48      	ldr	r3, [pc, #288]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002314:	2200      	movs	r2, #0
 8002316:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002318:	4b46      	ldr	r3, [pc, #280]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 800231a:	2200      	movs	r2, #0
 800231c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800231e:	4b45      	ldr	r3, [pc, #276]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002320:	2200      	movs	r2, #0
 8002322:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002324:	4b43      	ldr	r3, [pc, #268]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002326:	2200      	movs	r2, #0
 8002328:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800232a:	4b42      	ldr	r3, [pc, #264]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 800232c:	2200      	movs	r2, #0
 800232e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002330:	4840      	ldr	r0, [pc, #256]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002332:	f001 fd93 	bl	8003e5c <HAL_DMA_Init>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800233c:	f7ff fc4c 	bl	8001bd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a3c      	ldr	r2, [pc, #240]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002344:	635a      	str	r2, [r3, #52]	; 0x34
 8002346:	4a3b      	ldr	r2, [pc, #236]	; (8002434 <HAL_UART_MspInit+0x1c0>)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800234c:	4b3b      	ldr	r3, [pc, #236]	; (800243c <HAL_UART_MspInit+0x1c8>)
 800234e:	4a3c      	ldr	r2, [pc, #240]	; (8002440 <HAL_UART_MspInit+0x1cc>)
 8002350:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002352:	4b3a      	ldr	r3, [pc, #232]	; (800243c <HAL_UART_MspInit+0x1c8>)
 8002354:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002358:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800235a:	4b38      	ldr	r3, [pc, #224]	; (800243c <HAL_UART_MspInit+0x1c8>)
 800235c:	2240      	movs	r2, #64	; 0x40
 800235e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002360:	4b36      	ldr	r3, [pc, #216]	; (800243c <HAL_UART_MspInit+0x1c8>)
 8002362:	2200      	movs	r2, #0
 8002364:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002366:	4b35      	ldr	r3, [pc, #212]	; (800243c <HAL_UART_MspInit+0x1c8>)
 8002368:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800236c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800236e:	4b33      	ldr	r3, [pc, #204]	; (800243c <HAL_UART_MspInit+0x1c8>)
 8002370:	2200      	movs	r2, #0
 8002372:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002374:	4b31      	ldr	r3, [pc, #196]	; (800243c <HAL_UART_MspInit+0x1c8>)
 8002376:	2200      	movs	r2, #0
 8002378:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800237a:	4b30      	ldr	r3, [pc, #192]	; (800243c <HAL_UART_MspInit+0x1c8>)
 800237c:	2200      	movs	r2, #0
 800237e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002380:	4b2e      	ldr	r3, [pc, #184]	; (800243c <HAL_UART_MspInit+0x1c8>)
 8002382:	2200      	movs	r2, #0
 8002384:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002386:	4b2d      	ldr	r3, [pc, #180]	; (800243c <HAL_UART_MspInit+0x1c8>)
 8002388:	2200      	movs	r2, #0
 800238a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800238c:	482b      	ldr	r0, [pc, #172]	; (800243c <HAL_UART_MspInit+0x1c8>)
 800238e:	f001 fd65 	bl	8003e5c <HAL_DMA_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002398:	f7ff fc1e 	bl	8001bd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a27      	ldr	r2, [pc, #156]	; (800243c <HAL_UART_MspInit+0x1c8>)
 80023a0:	631a      	str	r2, [r3, #48]	; 0x30
 80023a2:	4a26      	ldr	r2, [pc, #152]	; (800243c <HAL_UART_MspInit+0x1c8>)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2101      	movs	r1, #1
 80023ac:	2026      	movs	r0, #38	; 0x26
 80023ae:	f001 fd1e 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023b2:	2026      	movs	r0, #38	; 0x26
 80023b4:	f001 fd37 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80023b8:	e031      	b.n	800241e <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a21      	ldr	r2, [pc, #132]	; (8002444 <HAL_UART_MspInit+0x1d0>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d12c      	bne.n	800241e <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80023c4:	2300      	movs	r3, #0
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	4b18      	ldr	r3, [pc, #96]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	4a17      	ldr	r2, [pc, #92]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80023ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023d2:	6413      	str	r3, [r2, #64]	; 0x40
 80023d4:	4b15      	ldr	r3, [pc, #84]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023e0:	2300      	movs	r3, #0
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	4b11      	ldr	r3, [pc, #68]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80023e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e8:	4a10      	ldr	r2, [pc, #64]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80023ea:	f043 0308 	orr.w	r3, r3, #8
 80023ee:	6313      	str	r3, [r2, #48]	; 0x30
 80023f0:	4b0e      	ldr	r3, [pc, #56]	; (800242c <HAL_UART_MspInit+0x1b8>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023fc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002402:	2302      	movs	r3, #2
 8002404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002406:	2300      	movs	r3, #0
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800240a:	2303      	movs	r3, #3
 800240c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800240e:	2307      	movs	r3, #7
 8002410:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002412:	f107 031c 	add.w	r3, r7, #28
 8002416:	4619      	mov	r1, r3
 8002418:	4805      	ldr	r0, [pc, #20]	; (8002430 <HAL_UART_MspInit+0x1bc>)
 800241a:	f003 fc0b 	bl	8005c34 <HAL_GPIO_Init>
}
 800241e:	bf00      	nop
 8002420:	3730      	adds	r7, #48	; 0x30
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40004400 	.word	0x40004400
 800242c:	40023800 	.word	0x40023800
 8002430:	40020c00 	.word	0x40020c00
 8002434:	2000075c 	.word	0x2000075c
 8002438:	40026088 	.word	0x40026088
 800243c:	20000950 	.word	0x20000950
 8002440:	400260a0 	.word	0x400260a0
 8002444:	40004800 	.word	0x40004800

08002448 <LL_TIM_DisableCounter>:
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 0201 	bic.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	601a      	str	r2, [r3, #0]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr

08002466 <LL_TIM_ClearFlag_UPDATE>:
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f06f 0201 	mvn.w	r2, #1
 8002474:	611a      	str	r2, [r3, #16]
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002490:	e7fe      	b.n	8002490 <HardFault_Handler+0x4>

08002492 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002496:	e7fe      	b.n	8002496 <MemManage_Handler+0x4>

08002498 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800249c:	e7fe      	b.n	800249c <BusFault_Handler+0x4>

0800249e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800249e:	b480      	push	{r7}
 80024a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a2:	e7fe      	b.n	80024a2 <UsageFault_Handler+0x4>

080024a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr

080024bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr

080024c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024cc:	f000 fa32 	bl	8002934 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80024d8:	4802      	ldr	r0, [pc, #8]	; (80024e4 <DMA1_Stream3_IRQHandler+0x10>)
 80024da:	f001 fd8f 	bl	8003ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	200008a4 	.word	0x200008a4

080024e8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80024ec:	4802      	ldr	r0, [pc, #8]	; (80024f8 <DMA1_Stream4_IRQHandler+0x10>)
 80024ee:	f001 fd85 	bl	8003ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20001078 	.word	0x20001078

080024fc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002500:	4802      	ldr	r0, [pc, #8]	; (800250c <DMA1_Stream5_IRQHandler+0x10>)
 8002502:	f001 fd7b 	bl	8003ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	2000075c 	.word	0x2000075c

08002510 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002514:	4802      	ldr	r0, [pc, #8]	; (8002520 <DMA1_Stream6_IRQHandler+0x10>)
 8002516:	f001 fd71 	bl	8003ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000950 	.word	0x20000950

08002524 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002528:	4802      	ldr	r0, [pc, #8]	; (8002534 <ADC_IRQHandler+0x10>)
 800252a:	f000 fa84 	bl	8002a36 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000908 	.word	0x20000908

08002538 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800253c:	4802      	ldr	r0, [pc, #8]	; (8002548 <CAN1_TX_IRQHandler+0x10>)
 800253e:	f001 f958 	bl	80037f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20001038 	.word	0x20001038

0800254c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002550:	4802      	ldr	r0, [pc, #8]	; (800255c <CAN1_RX0_IRQHandler+0x10>)
 8002552:	f001 f94e 	bl	80037f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20001038 	.word	0x20001038

08002560 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002564:	4802      	ldr	r0, [pc, #8]	; (8002570 <CAN1_RX1_IRQHandler+0x10>)
 8002566:	f001 f944 	bl	80037f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20001038 	.word	0x20001038

08002574 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002578:	4802      	ldr	r0, [pc, #8]	; (8002584 <CAN1_SCE_IRQHandler+0x10>)
 800257a:	f001 f93a 	bl	80037f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20001038 	.word	0x20001038

08002588 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 800258c:	4808      	ldr	r0, [pc, #32]	; (80025b0 <TIM3_IRQHandler+0x28>)
 800258e:	f7ff ff5b 	bl	8002448 <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8002592:	2200      	movs	r2, #0
 8002594:	2120      	movs	r1, #32
 8002596:	4807      	ldr	r0, [pc, #28]	; (80025b4 <TIM3_IRQHandler+0x2c>)
 8002598:	f003 fd01 	bl	8005f9e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 800259c:	2200      	movs	r2, #0
 800259e:	2110      	movs	r1, #16
 80025a0:	4804      	ldr	r0, [pc, #16]	; (80025b4 <TIM3_IRQHandler+0x2c>)
 80025a2:	f003 fcfc 	bl	8005f9e <HAL_GPIO_WritePin>

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80025a6:	4802      	ldr	r0, [pc, #8]	; (80025b0 <TIM3_IRQHandler+0x28>)
 80025a8:	f7ff ff5d 	bl	8002466 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40000400 	.word	0x40000400
 80025b4:	40021800 	.word	0x40021800

080025b8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <SPI2_IRQHandler+0x10>)
 80025be:	f006 ff8b 	bl	80094d8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200007bc 	.word	0x200007bc

080025cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <USART2_IRQHandler+0x10>)
 80025d2:	f007 fb5b 	bl	8009c8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000ff8 	.word	0x20000ff8

080025e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80025e4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80025e8:	f003 fd0a 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80025ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80025f0:	f003 fd06 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80025f4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80025f8:	f003 fd02 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80025fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002600:	f003 fcfe 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002604:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002608:	f003 fcfa 	bl	8006000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800260c:	bf00      	nop
 800260e:	bd80      	pop	{r7, pc}

08002610 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002614:	4802      	ldr	r0, [pc, #8]	; (8002620 <SDIO_IRQHandler+0x10>)
 8002616:	f005 feef 	bl	80083f8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20000cb4 	.word	0x20000cb4

08002624 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002628:	4802      	ldr	r0, [pc, #8]	; (8002634 <DMA2_Stream0_IRQHandler+0x10>)
 800262a:	f001 fce7 	bl	8003ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	200009b4 	.word	0x200009b4

08002638 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800263c:	4802      	ldr	r0, [pc, #8]	; (8002648 <DMA2_Stream3_IRQHandler+0x10>)
 800263e:	f001 fcdd 	bl	8003ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	200006fc 	.word	0x200006fc

0800264c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002650:	4802      	ldr	r0, [pc, #8]	; (800265c <ETH_IRQHandler+0x10>)
 8002652:	f002 fa57 	bl	8004b04 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20002ea8 	.word	0x20002ea8

08002660 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002664:	4802      	ldr	r0, [pc, #8]	; (8002670 <ETH_WKUP_IRQHandler+0x10>)
 8002666:	f002 fa4d 	bl	8004b04 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20002ea8 	.word	0x20002ea8

08002674 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002678:	4802      	ldr	r0, [pc, #8]	; (8002684 <OTG_FS_IRQHandler+0x10>)
 800267a:	f003 fe18 	bl	80062ae <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20007ee0 	.word	0x20007ee0

08002688 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <DMA2_Stream6_IRQHandler+0x10>)
 800268e:	f001 fcb5 	bl	8003ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000c48 	.word	0x20000c48

0800269c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	e00a      	b.n	80026c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026ae:	f3af 8000 	nop.w
 80026b2:	4601      	mov	r1, r0
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	60ba      	str	r2, [r7, #8]
 80026ba:	b2ca      	uxtb	r2, r1
 80026bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	3301      	adds	r3, #1
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	dbf0      	blt.n	80026ae <_read+0x12>
	}

return len;
 80026cc:	687b      	ldr	r3, [r7, #4]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b086      	sub	sp, #24
 80026da:	af00      	add	r7, sp, #0
 80026dc:	60f8      	str	r0, [r7, #12]
 80026de:	60b9      	str	r1, [r7, #8]
 80026e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	e009      	b.n	80026fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	60ba      	str	r2, [r7, #8]
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	3301      	adds	r3, #1
 80026fa:	617b      	str	r3, [r7, #20]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	429a      	cmp	r2, r3
 8002702:	dbf1      	blt.n	80026e8 <_write+0x12>
	}
	return len;
 8002704:	687b      	ldr	r3, [r7, #4]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <_close>:

int _close(int file)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
	return -1;
 8002716:	f04f 33ff 	mov.w	r3, #4294967295
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002734:	605a      	str	r2, [r3, #4]
	return 0;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr

08002742 <_isatty>:

int _isatty(int file)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
	return 1;
 800274a:	2301      	movs	r3, #1
}
 800274c:	4618      	mov	r0, r3
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002756:	b480      	push	{r7}
 8002758:	b085      	sub	sp, #20
 800275a:	af00      	add	r7, sp, #0
 800275c:	60f8      	str	r0, [r7, #12]
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	607a      	str	r2, [r7, #4]
	return 0;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr
	...

08002770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002770:	b480      	push	{r7}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002778:	4a14      	ldr	r2, [pc, #80]	; (80027cc <_sbrk+0x5c>)
 800277a:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <_sbrk+0x60>)
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002784:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <_sbrk+0x64>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d102      	bne.n	8002792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800278c:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <_sbrk+0x64>)
 800278e:	4a12      	ldr	r2, [pc, #72]	; (80027d8 <_sbrk+0x68>)
 8002790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002792:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <_sbrk+0x64>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4413      	add	r3, r2
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	429a      	cmp	r2, r3
 800279e:	d205      	bcs.n	80027ac <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80027a0:	4b0e      	ldr	r3, [pc, #56]	; (80027dc <_sbrk+0x6c>)
 80027a2:	220c      	movs	r2, #12
 80027a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027a6:	f04f 33ff 	mov.w	r3, #4294967295
 80027aa:	e009      	b.n	80027c0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80027ac:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <_sbrk+0x64>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027b2:	4b08      	ldr	r3, [pc, #32]	; (80027d4 <_sbrk+0x64>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4413      	add	r3, r2
 80027ba:	4a06      	ldr	r2, [pc, #24]	; (80027d4 <_sbrk+0x64>)
 80027bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027be:	68fb      	ldr	r3, [r7, #12]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	371c      	adds	r7, #28
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20020000 	.word	0x20020000
 80027d0:	00000400 	.word	0x00000400
 80027d4:	20000460 	.word	0x20000460
 80027d8:	200082e8 	.word	0x200082e8
 80027dc:	200082e0 	.word	0x200082e0

080027e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80027e4:	4b12      	ldr	r3, [pc, #72]	; (8002830 <SystemInit+0x50>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a11      	ldr	r2, [pc, #68]	; (8002830 <SystemInit+0x50>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80027f0:	4b0f      	ldr	r3, [pc, #60]	; (8002830 <SystemInit+0x50>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80027f6:	4b0e      	ldr	r3, [pc, #56]	; (8002830 <SystemInit+0x50>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a0d      	ldr	r2, [pc, #52]	; (8002830 <SystemInit+0x50>)
 80027fc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002804:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <SystemInit+0x50>)
 8002808:	4a0a      	ldr	r2, [pc, #40]	; (8002834 <SystemInit+0x54>)
 800280a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800280c:	4b08      	ldr	r3, [pc, #32]	; (8002830 <SystemInit+0x50>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a07      	ldr	r2, [pc, #28]	; (8002830 <SystemInit+0x50>)
 8002812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002816:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <SystemInit+0x50>)
 800281a:	2200      	movs	r2, #0
 800281c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800281e:	4b06      	ldr	r3, [pc, #24]	; (8002838 <SystemInit+0x58>)
 8002820:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002824:	609a      	str	r2, [r3, #8]
#endif
}
 8002826:	bf00      	nop
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	40023800 	.word	0x40023800
 8002834:	24003010 	.word	0x24003010
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800283c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002874 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002840:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002842:	e003      	b.n	800284c <LoopCopyDataInit>

08002844 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002844:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002846:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002848:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800284a:	3104      	adds	r1, #4

0800284c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800284c:	480b      	ldr	r0, [pc, #44]	; (800287c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800284e:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002850:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002852:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002854:	d3f6      	bcc.n	8002844 <CopyDataInit>
  ldr  r2, =_sbss
 8002856:	4a0b      	ldr	r2, [pc, #44]	; (8002884 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002858:	e002      	b.n	8002860 <LoopFillZerobss>

0800285a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800285a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800285c:	f842 3b04 	str.w	r3, [r2], #4

08002860 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8002860:	4b09      	ldr	r3, [pc, #36]	; (8002888 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002862:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002864:	d3f9      	bcc.n	800285a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002866:	f7ff ffbb 	bl	80027e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800286a:	f010 fdbf 	bl	80133ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800286e:	f7fe fced 	bl	800124c <main>
  bx  lr
 8002872:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002874:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002878:	080174a0 	.word	0x080174a0
  ldr  r0, =_sdata
 800287c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002880:	2000043c 	.word	0x2000043c
  ldr  r2, =_sbss
 8002884:	2000043c 	.word	0x2000043c
  ldr  r3, = _ebss
 8002888:	200082e4 	.word	0x200082e4

0800288c <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800288c:	e7fe      	b.n	800288c <CAN2_RX0_IRQHandler>
	...

08002890 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002894:	4b0e      	ldr	r3, [pc, #56]	; (80028d0 <HAL_Init+0x40>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a0d      	ldr	r2, [pc, #52]	; (80028d0 <HAL_Init+0x40>)
 800289a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800289e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <HAL_Init+0x40>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a0a      	ldr	r2, [pc, #40]	; (80028d0 <HAL_Init+0x40>)
 80028a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028ac:	4b08      	ldr	r3, [pc, #32]	; (80028d0 <HAL_Init+0x40>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a07      	ldr	r2, [pc, #28]	; (80028d0 <HAL_Init+0x40>)
 80028b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028b8:	2003      	movs	r0, #3
 80028ba:	f001 fa8d 	bl	8003dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028be:	2001      	movs	r0, #1
 80028c0:	f000 f808 	bl	80028d4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80028c4:	f7ff f98e 	bl	8001be4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40023c00 	.word	0x40023c00

080028d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028dc:	4b12      	ldr	r3, [pc, #72]	; (8002928 <HAL_InitTick+0x54>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b12      	ldr	r3, [pc, #72]	; (800292c <HAL_InitTick+0x58>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	4619      	mov	r1, r3
 80028e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f2:	4618      	mov	r0, r3
 80028f4:	f001 faa5 	bl	8003e42 <HAL_SYSTICK_Config>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e00e      	b.n	8002920 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b0f      	cmp	r3, #15
 8002906:	d80a      	bhi.n	800291e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002908:	2200      	movs	r2, #0
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	f04f 30ff 	mov.w	r0, #4294967295
 8002910:	f001 fa6d 	bl	8003dee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002914:	4a06      	ldr	r2, [pc, #24]	; (8002930 <HAL_InitTick+0x5c>)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800291a:	2300      	movs	r3, #0
 800291c:	e000      	b.n	8002920 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
}
 8002920:	4618      	mov	r0, r3
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000004 	.word	0x20000004
 800292c:	2000000c 	.word	0x2000000c
 8002930:	20000008 	.word	0x20000008

08002934 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002938:	4b05      	ldr	r3, [pc, #20]	; (8002950 <HAL_IncTick+0x1c>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	461a      	mov	r2, r3
 800293e:	4b05      	ldr	r3, [pc, #20]	; (8002954 <HAL_IncTick+0x20>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4413      	add	r3, r2
 8002944:	4a03      	ldr	r2, [pc, #12]	; (8002954 <HAL_IncTick+0x20>)
 8002946:	6013      	str	r3, [r2, #0]
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr
 8002950:	2000000c 	.word	0x2000000c
 8002954:	20001108 	.word	0x20001108

08002958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return uwTick;
 800295c:	4b02      	ldr	r3, [pc, #8]	; (8002968 <HAL_GetTick+0x10>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr
 8002968:	20001108 	.word	0x20001108

0800296c <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002974:	f7ff fff0 	bl	8002958 <HAL_GetTick>
 8002978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002984:	d005      	beq.n	8002992 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002986:	4b09      	ldr	r3, [pc, #36]	; (80029ac <HAL_Delay+0x40>)
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4413      	add	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002992:	bf00      	nop
 8002994:	f7ff ffe0 	bl	8002958 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d8f7      	bhi.n	8002994 <HAL_Delay+0x28>
  {
  }
}
 80029a4:	bf00      	nop
 80029a6:	3710      	adds	r7, #16
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	2000000c 	.word	0x2000000c

080029b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b8:	2300      	movs	r3, #0
 80029ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e033      	b.n	8002a2e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d109      	bne.n	80029e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff f94c 	bl	8001c6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f003 0310 	and.w	r3, r3, #16
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d118      	bne.n	8002a20 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80029f6:	f023 0302 	bic.w	r3, r3, #2
 80029fa:	f043 0202 	orr.w	r2, r3, #2
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 fa94 	bl	8002f30 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	f043 0201 	orr.w	r2, r3, #1
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	641a      	str	r2, [r3, #64]	; 0x40
 8002a1e:	e001      	b.n	8002a24 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	2300      	movs	r3, #0
 8002a44:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	bf0c      	ite	eq
 8002a54:	2301      	moveq	r3, #1
 8002a56:	2300      	movne	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f003 0320 	and.w	r3, r3, #32
 8002a66:	2b20      	cmp	r3, #32
 8002a68:	bf0c      	ite	eq
 8002a6a:	2301      	moveq	r3, #1
 8002a6c:	2300      	movne	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d049      	beq.n	8002b0c <HAL_ADC_IRQHandler+0xd6>
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d046      	beq.n	8002b0c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f003 0310 	and.w	r3, r3, #16
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d105      	bne.n	8002a96 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d12b      	bne.n	8002afc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d127      	bne.n	8002afc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d006      	beq.n	8002ac8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d119      	bne.n	8002afc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	685a      	ldr	r2, [r3, #4]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0220 	bic.w	r2, r2, #32
 8002ad6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d105      	bne.n	8002afc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f043 0201 	orr.w	r2, r3, #1
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f8db 	bl	8002cb8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f06f 0212 	mvn.w	r2, #18
 8002b0a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0304 	and.w	r3, r3, #4
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	bf0c      	ite	eq
 8002b1a:	2301      	moveq	r3, #1
 8002b1c:	2300      	movne	r3, #0
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b2c:	2b80      	cmp	r3, #128	; 0x80
 8002b2e:	bf0c      	ite	eq
 8002b30:	2301      	moveq	r3, #1
 8002b32:	2300      	movne	r3, #0
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d057      	beq.n	8002bee <HAL_ADC_IRQHandler+0x1b8>
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d054      	beq.n	8002bee <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f003 0310 	and.w	r3, r3, #16
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d105      	bne.n	8002b5c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d139      	bne.n	8002bde <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b70:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d006      	beq.n	8002b86 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d12b      	bne.n	8002bde <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d124      	bne.n	8002bde <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d11d      	bne.n	8002bde <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d119      	bne.n	8002bde <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bb8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d105      	bne.n	8002bde <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	f043 0201 	orr.w	r2, r3, #1
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 faac 	bl	800313c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f06f 020c 	mvn.w	r2, #12
 8002bec:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	bf0c      	ite	eq
 8002bfc:	2301      	moveq	r3, #1
 8002bfe:	2300      	movne	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0e:	2b40      	cmp	r3, #64	; 0x40
 8002c10:	bf0c      	ite	eq
 8002c12:	2301      	moveq	r3, #1
 8002c14:	2300      	movne	r3, #0
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d017      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x21a>
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d014      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d10d      	bne.n	8002c50 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c38:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 f842 	bl	8002cca <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f06f 0201 	mvn.w	r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0320 	and.w	r3, r3, #32
 8002c5a:	2b20      	cmp	r3, #32
 8002c5c:	bf0c      	ite	eq
 8002c5e:	2301      	moveq	r3, #1
 8002c60:	2300      	movne	r3, #0
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002c74:	bf0c      	ite	eq
 8002c76:	2301      	moveq	r3, #1
 8002c78:	2300      	movne	r3, #0
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d015      	beq.n	8002cb0 <HAL_ADC_IRQHandler+0x27a>
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d012      	beq.n	8002cb0 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8e:	f043 0202 	orr.w	r2, r3, #2
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f06f 0220 	mvn.w	r2, #32
 8002c9e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f81b 	bl	8002cdc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f06f 0220 	mvn.w	r2, #32
 8002cae:	601a      	str	r2, [r3, #0]
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr

08002cca <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002cd2:	bf00      	nop
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bc80      	pop	{r7}
 8002cda:	4770      	bx	lr

08002cdc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr
	...

08002cf0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d101      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x1c>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e103      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x224>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2b09      	cmp	r3, #9
 8002d1a:	d925      	bls.n	8002d68 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68d9      	ldr	r1, [r3, #12]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	4413      	add	r3, r2
 8002d30:	3b1e      	subs	r3, #30
 8002d32:	2207      	movs	r2, #7
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43da      	mvns	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	400a      	ands	r2, r1
 8002d40:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68d9      	ldr	r1, [r3, #12]
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	4618      	mov	r0, r3
 8002d54:	4603      	mov	r3, r0
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	4403      	add	r3, r0
 8002d5a:	3b1e      	subs	r3, #30
 8002d5c:	409a      	lsls	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	60da      	str	r2, [r3, #12]
 8002d66:	e022      	b.n	8002dae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6919      	ldr	r1, [r3, #16]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	461a      	mov	r2, r3
 8002d76:	4613      	mov	r3, r2
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	4413      	add	r3, r2
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	43da      	mvns	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	400a      	ands	r2, r1
 8002d8a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6919      	ldr	r1, [r3, #16]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	4603      	mov	r3, r0
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	4403      	add	r3, r0
 8002da4:	409a      	lsls	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	2b06      	cmp	r3, #6
 8002db4:	d824      	bhi.n	8002e00 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4413      	add	r3, r2
 8002dc6:	3b05      	subs	r3, #5
 8002dc8:	221f      	movs	r2, #31
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	43da      	mvns	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	400a      	ands	r2, r1
 8002dd6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	4618      	mov	r0, r3
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685a      	ldr	r2, [r3, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4413      	add	r3, r2
 8002df0:	3b05      	subs	r3, #5
 8002df2:	fa00 f203 	lsl.w	r2, r0, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	635a      	str	r2, [r3, #52]	; 0x34
 8002dfe:	e04c      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b0c      	cmp	r3, #12
 8002e06:	d824      	bhi.n	8002e52 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	3b23      	subs	r3, #35	; 0x23
 8002e1a:	221f      	movs	r2, #31
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43da      	mvns	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	400a      	ands	r2, r1
 8002e28:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	4618      	mov	r0, r3
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	3b23      	subs	r3, #35	; 0x23
 8002e44:	fa00 f203 	lsl.w	r2, r0, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	631a      	str	r2, [r3, #48]	; 0x30
 8002e50:	e023      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	3b41      	subs	r3, #65	; 0x41
 8002e64:	221f      	movs	r2, #31
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43da      	mvns	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	400a      	ands	r2, r1
 8002e72:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	4618      	mov	r0, r3
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	4613      	mov	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3b41      	subs	r3, #65	; 0x41
 8002e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a20      	ldr	r2, [pc, #128]	; (8002f20 <HAL_ADC_ConfigChannel+0x230>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d109      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x1c8>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2b12      	cmp	r3, #18
 8002eaa:	d105      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002eac:	4b1d      	ldr	r3, [pc, #116]	; (8002f24 <HAL_ADC_ConfigChannel+0x234>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	4a1c      	ldr	r2, [pc, #112]	; (8002f24 <HAL_ADC_ConfigChannel+0x234>)
 8002eb2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002eb6:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a18      	ldr	r2, [pc, #96]	; (8002f20 <HAL_ADC_ConfigChannel+0x230>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d123      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x21a>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b10      	cmp	r3, #16
 8002ec8:	d003      	beq.n	8002ed2 <HAL_ADC_ConfigChannel+0x1e2>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2b11      	cmp	r3, #17
 8002ed0:	d11b      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002ed2:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <HAL_ADC_ConfigChannel+0x234>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	4a13      	ldr	r2, [pc, #76]	; (8002f24 <HAL_ADC_ConfigChannel+0x234>)
 8002ed8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002edc:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2b10      	cmp	r3, #16
 8002ee4:	d111      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ee6:	4b10      	ldr	r3, [pc, #64]	; (8002f28 <HAL_ADC_ConfigChannel+0x238>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a10      	ldr	r2, [pc, #64]	; (8002f2c <HAL_ADC_ConfigChannel+0x23c>)
 8002eec:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef0:	0c9a      	lsrs	r2, r3, #18
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002efc:	e002      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3b01      	subs	r3, #1
 8002f02:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f9      	bne.n	8002efe <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	40012000 	.word	0x40012000
 8002f24:	40012300 	.word	0x40012300
 8002f28:	20000004 	.word	0x20000004
 8002f2c:	431bde83 	.word	0x431bde83

08002f30 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002f38:	4b7e      	ldr	r3, [pc, #504]	; (8003134 <ADC_Init+0x204>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	4a7d      	ldr	r2, [pc, #500]	; (8003134 <ADC_Init+0x204>)
 8002f3e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002f42:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002f44:	4b7b      	ldr	r3, [pc, #492]	; (8003134 <ADC_Init+0x204>)
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	4979      	ldr	r1, [pc, #484]	; (8003134 <ADC_Init+0x204>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6859      	ldr	r1, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	021a      	lsls	r2, r3, #8
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	430a      	orrs	r2, r1
 8002f74:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6859      	ldr	r1, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fa6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6899      	ldr	r1, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68da      	ldr	r2, [r3, #12]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbe:	4a5e      	ldr	r2, [pc, #376]	; (8003138 <ADC_Init+0x208>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d022      	beq.n	800300a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fd2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6899      	ldr	r1, [r3, #8]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ff4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6899      	ldr	r1, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	430a      	orrs	r2, r1
 8003006:	609a      	str	r2, [r3, #8]
 8003008:	e00f      	b.n	800302a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003018:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003028:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0202 	bic.w	r2, r2, #2
 8003038:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6899      	ldr	r1, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	7e1b      	ldrb	r3, [r3, #24]
 8003044:	005a      	lsls	r2, r3, #1
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	430a      	orrs	r2, r1
 800304c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d027      	beq.n	80030a8 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685a      	ldr	r2, [r3, #4]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003066:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003076:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	3b01      	subs	r3, #1
 800307e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003082:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	fa92 f2a2 	rbit	r2, r2
 800308a:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	fab2 f282 	clz	r2, r2
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	fa03 f102 	lsl.w	r1, r3, r2
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]
 80030a6:	e007      	b.n	80030b8 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80030c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	3b01      	subs	r3, #1
 80030d4:	051a      	lsls	r2, r3, #20
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80030ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6899      	ldr	r1, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030fa:	025a      	lsls	r2, r3, #9
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	430a      	orrs	r2, r1
 8003102:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	689a      	ldr	r2, [r3, #8]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003112:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6899      	ldr	r1, [r3, #8]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	029a      	lsls	r2, r3, #10
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	609a      	str	r2, [r3, #8]
}
 8003128:	bf00      	nop
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	bc80      	pop	{r7}
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40012300 	.word	0x40012300
 8003138:	0f000001 	.word	0x0f000001

0800313c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	bc80      	pop	{r7}
 800314c:	4770      	bx	lr

0800314e <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b084      	sub	sp, #16
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e0ed      	b.n	800333c <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d102      	bne.n	8003172 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f7fe fdfd 	bl	8001d6c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0202 	bic.w	r2, r2, #2
 8003180:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003182:	f7ff fbe9 	bl	8002958 <HAL_GetTick>
 8003186:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003188:	e012      	b.n	80031b0 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800318a:	f7ff fbe5 	bl	8002958 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b0a      	cmp	r3, #10
 8003196:	d90b      	bls.n	80031b0 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2205      	movs	r2, #5
 80031a8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0c5      	b.n	800333c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1e5      	bne.n	800318a <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f042 0201 	orr.w	r2, r2, #1
 80031cc:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031ce:	f7ff fbc3 	bl	8002958 <HAL_GetTick>
 80031d2:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031d4:	e012      	b.n	80031fc <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031d6:	f7ff fbbf 	bl	8002958 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b0a      	cmp	r3, #10
 80031e2:	d90b      	bls.n	80031fc <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2205      	movs	r2, #5
 80031f4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e09f      	b.n	800333c <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0e5      	beq.n	80031d6 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	7e1b      	ldrb	r3, [r3, #24]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d108      	bne.n	8003224 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003220:	601a      	str	r2, [r3, #0]
 8003222:	e007      	b.n	8003234 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003232:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	7e5b      	ldrb	r3, [r3, #25]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d108      	bne.n	800324e <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	e007      	b.n	800325e <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800325c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	7e9b      	ldrb	r3, [r3, #26]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d108      	bne.n	8003278 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f042 0220 	orr.w	r2, r2, #32
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	e007      	b.n	8003288 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0220 	bic.w	r2, r2, #32
 8003286:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	7edb      	ldrb	r3, [r3, #27]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d108      	bne.n	80032a2 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0210 	bic.w	r2, r2, #16
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	e007      	b.n	80032b2 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f042 0210 	orr.w	r2, r2, #16
 80032b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	7f1b      	ldrb	r3, [r3, #28]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d108      	bne.n	80032cc <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f042 0208 	orr.w	r2, r2, #8
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	e007      	b.n	80032dc <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0208 	bic.w	r2, r2, #8
 80032da:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	7f5b      	ldrb	r3, [r3, #29]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d108      	bne.n	80032f6 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0204 	orr.w	r2, r2, #4
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	e007      	b.n	8003306 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0204 	bic.w	r2, r2, #4
 8003304:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	431a      	orrs	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	431a      	orrs	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	ea42 0103 	orr.w	r1, r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	1e5a      	subs	r2, r3, #1
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3020 	ldrb.w	r3, [r3, #32]
 800335a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800335c:	7cfb      	ldrb	r3, [r7, #19]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d003      	beq.n	800336a <HAL_CAN_ConfigFilter+0x26>
 8003362:	7cfb      	ldrb	r3, [r7, #19]
 8003364:	2b02      	cmp	r3, #2
 8003366:	f040 80be 	bne.w	80034e6 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800336a:	4b65      	ldr	r3, [pc, #404]	; (8003500 <HAL_CAN_ConfigFilter+0x1bc>)
 800336c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003374:	f043 0201 	orr.w	r2, r3, #1
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003384:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	021b      	lsls	r3, r3, #8
 800339a:	431a      	orrs	r2, r3
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	f003 031f 	and.w	r3, r3, #31
 80033aa:	2201      	movs	r2, #1
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	43db      	mvns	r3, r3
 80033bc:	401a      	ands	r2, r3
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	69db      	ldr	r3, [r3, #28]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d123      	bne.n	8003414 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	43db      	mvns	r3, r3
 80033d6:	401a      	ands	r2, r3
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033ee:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	3248      	adds	r2, #72	; 0x48
 80033f4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003408:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800340a:	6979      	ldr	r1, [r7, #20]
 800340c:	3348      	adds	r3, #72	; 0x48
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	440b      	add	r3, r1
 8003412:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d122      	bne.n	8003462 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	431a      	orrs	r2, r3
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800343c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	3248      	adds	r2, #72	; 0x48
 8003442:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003456:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003458:	6979      	ldr	r1, [r7, #20]
 800345a:	3348      	adds	r3, #72	; 0x48
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	440b      	add	r3, r1
 8003460:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d109      	bne.n	800347e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	43db      	mvns	r3, r3
 8003474:	401a      	ands	r2, r3
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800347c:	e007      	b.n	800348e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	431a      	orrs	r2, r3
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d109      	bne.n	80034aa <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	43db      	mvns	r3, r3
 80034a0:	401a      	ands	r2, r3
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80034a8:	e007      	b.n	80034ba <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	431a      	orrs	r2, r3
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d107      	bne.n	80034d2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80034d8:	f023 0201 	bic.w	r2, r3, #1
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80034e2:	2300      	movs	r3, #0
 80034e4:	e006      	b.n	80034f4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
  }
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	371c      	adds	r7, #28
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40006400 	.word	0x40006400

08003504 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b01      	cmp	r3, #1
 8003516:	d12e      	bne.n	8003576 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003530:	f7ff fa12 	bl	8002958 <HAL_GetTick>
 8003534:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003536:	e012      	b.n	800355e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003538:	f7ff fa0e 	bl	8002958 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b0a      	cmp	r3, #10
 8003544:	d90b      	bls.n	800355e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2205      	movs	r2, #5
 8003556:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e012      	b.n	8003584 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1e5      	bne.n	8003538 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	e006      	b.n	8003584 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
  }
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800358c:	b480      	push	{r7}
 800358e:	b089      	sub	sp, #36	; 0x24
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
 8003598:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035a0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80035aa:	7ffb      	ldrb	r3, [r7, #31]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d003      	beq.n	80035b8 <HAL_CAN_AddTxMessage+0x2c>
 80035b0:	7ffb      	ldrb	r3, [r7, #31]
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	f040 80b8 	bne.w	8003728 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d10a      	bne.n	80035d8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d105      	bne.n	80035d8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f000 80a0 	beq.w	8003718 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	0e1b      	lsrs	r3, r3, #24
 80035dc:	f003 0303 	and.w	r3, r3, #3
 80035e0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d907      	bls.n	80035f8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ec:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e09e      	b.n	8003736 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80035f8:	2201      	movs	r2, #1
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	409a      	lsls	r2, r3
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10d      	bne.n	8003626 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003614:	68f9      	ldr	r1, [r7, #12]
 8003616:	6809      	ldr	r1, [r1, #0]
 8003618:	431a      	orrs	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	3318      	adds	r3, #24
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	440b      	add	r3, r1
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	e00f      	b.n	8003646 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003630:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003636:	68f9      	ldr	r1, [r7, #12]
 8003638:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800363a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	3318      	adds	r3, #24
 8003640:	011b      	lsls	r3, r3, #4
 8003642:	440b      	add	r3, r1
 8003644:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6819      	ldr	r1, [r3, #0]
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	691a      	ldr	r2, [r3, #16]
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	3318      	adds	r3, #24
 8003652:	011b      	lsls	r3, r3, #4
 8003654:	440b      	add	r3, r1
 8003656:	3304      	adds	r3, #4
 8003658:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	7d1b      	ldrb	r3, [r3, #20]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d111      	bne.n	8003686 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	3318      	adds	r3, #24
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	4413      	add	r3, r2
 800366e:	3304      	adds	r3, #4
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	6811      	ldr	r1, [r2, #0]
 8003676:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	3318      	adds	r3, #24
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	440b      	add	r3, r1
 8003682:	3304      	adds	r3, #4
 8003684:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	3307      	adds	r3, #7
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	061a      	lsls	r2, r3, #24
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3306      	adds	r3, #6
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	041b      	lsls	r3, r3, #16
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3305      	adds	r3, #5
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	021b      	lsls	r3, r3, #8
 80036a0:	4313      	orrs	r3, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	3204      	adds	r2, #4
 80036a6:	7812      	ldrb	r2, [r2, #0]
 80036a8:	4610      	mov	r0, r2
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	6811      	ldr	r1, [r2, #0]
 80036ae:	ea43 0200 	orr.w	r2, r3, r0
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	440b      	add	r3, r1
 80036b8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80036bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3303      	adds	r3, #3
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	061a      	lsls	r2, r3, #24
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3302      	adds	r3, #2
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	041b      	lsls	r3, r3, #16
 80036ce:	431a      	orrs	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3301      	adds	r3, #1
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	4313      	orrs	r3, r2
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	7812      	ldrb	r2, [r2, #0]
 80036de:	4610      	mov	r0, r2
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	6811      	ldr	r1, [r2, #0]
 80036e4:	ea43 0200 	orr.w	r2, r3, r0
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	440b      	add	r3, r1
 80036ee:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80036f2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	3318      	adds	r3, #24
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	4413      	add	r3, r2
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	6811      	ldr	r1, [r2, #0]
 8003706:	f043 0201 	orr.w	r2, r3, #1
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	3318      	adds	r3, #24
 800370e:	011b      	lsls	r3, r3, #4
 8003710:	440b      	add	r3, r1
 8003712:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003714:	2300      	movs	r3, #0
 8003716:	e00e      	b.n	8003736 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e006      	b.n	8003736 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
  }
}
 8003736:	4618      	mov	r0, r3
 8003738:	3724      	adds	r7, #36	; 0x24
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003752:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003754:	7afb      	ldrb	r3, [r7, #11]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d002      	beq.n	8003760 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800375a:	7afb      	ldrb	r3, [r7, #11]
 800375c:	2b02      	cmp	r3, #2
 800375e:	d11d      	bne.n	800379c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d002      	beq.n	8003774 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	3301      	adds	r3, #1
 8003772:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d002      	beq.n	8003788 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	3301      	adds	r3, #1
 8003786:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d002      	beq.n	800379c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	3301      	adds	r3, #1
 800379a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800379c:	68fb      	ldr	r3, [r7, #12]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bc80      	pop	{r7}
 80037a6:	4770      	bx	lr

080037a8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b085      	sub	sp, #20
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037b8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d002      	beq.n	80037c6 <HAL_CAN_ActivateNotification+0x1e>
 80037c0:	7bfb      	ldrb	r3, [r7, #15]
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d109      	bne.n	80037da <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6959      	ldr	r1, [r3, #20]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	e006      	b.n	80037e8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037de:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
  }
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr

080037f2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b08a      	sub	sp, #40	; 0x28
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80037fa:	2300      	movs	r3, #0
 80037fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d07c      	beq.n	8003932 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d023      	beq.n	800388a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2201      	movs	r2, #1
 8003848:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f97d 	bl	8003b54 <HAL_CAN_TxMailbox0CompleteCallback>
 800385a:	e016      	b.n	800388a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	f003 0304 	and.w	r3, r3, #4
 8003862:	2b00      	cmp	r3, #0
 8003864:	d004      	beq.n	8003870 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003868:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800386c:	627b      	str	r3, [r7, #36]	; 0x24
 800386e:	e00c      	b.n	800388a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	f003 0308 	and.w	r3, r3, #8
 8003876:	2b00      	cmp	r3, #0
 8003878:	d004      	beq.n	8003884 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800387a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003880:	627b      	str	r3, [r7, #36]	; 0x24
 8003882:	e002      	b.n	800388a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 f980 	bl	8003b8a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003890:	2b00      	cmp	r3, #0
 8003892:	d024      	beq.n	80038de <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f44f 7280 	mov.w	r2, #256	; 0x100
 800389c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 f95c 	bl	8003b66 <HAL_CAN_TxMailbox1CompleteCallback>
 80038ae:	e016      	b.n	80038de <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d004      	beq.n	80038c4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80038ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
 80038c2:	e00c      	b.n	80038de <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d004      	beq.n	80038d8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038d4:	627b      	str	r3, [r7, #36]	; 0x24
 80038d6:	e002      	b.n	80038de <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 f95f 	bl	8003b9c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d024      	beq.n	8003932 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80038f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 f93b 	bl	8003b78 <HAL_CAN_TxMailbox2CompleteCallback>
 8003902:	e016      	b.n	8003932 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d004      	beq.n	8003918 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800390e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003910:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
 8003916:	e00c      	b.n	8003932 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d004      	beq.n	800392c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003928:	627b      	str	r3, [r7, #36]	; 0x24
 800392a:	e002      	b.n	8003932 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 f93e 	bl	8003bae <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	f003 0308 	and.w	r3, r3, #8
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00c      	beq.n	8003956 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f003 0310 	and.w	r3, r3, #16
 8003942:	2b00      	cmp	r3, #0
 8003944:	d007      	beq.n	8003956 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003948:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800394c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2210      	movs	r2, #16
 8003954:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00b      	beq.n	8003978 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f003 0308 	and.w	r3, r3, #8
 8003966:	2b00      	cmp	r3, #0
 8003968:	d006      	beq.n	8003978 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2208      	movs	r2, #8
 8003970:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 f92d 	bl	8003bd2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003978:	6a3b      	ldr	r3, [r7, #32]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d009      	beq.n	8003996 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f915 	bl	8003bc0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003996:	6a3b      	ldr	r3, [r7, #32]
 8003998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00c      	beq.n	80039ba <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	f003 0310 	and.w	r3, r3, #16
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d007      	beq.n	80039ba <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80039aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039b0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2210      	movs	r2, #16
 80039b8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80039ba:	6a3b      	ldr	r3, [r7, #32]
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00b      	beq.n	80039dc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d006      	beq.n	80039dc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2208      	movs	r2, #8
 80039d4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f90d 	bl	8003bf6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80039dc:	6a3b      	ldr	r3, [r7, #32]
 80039de:	f003 0310 	and.w	r3, r3, #16
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d009      	beq.n	80039fa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f8f5 	bl	8003be4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00b      	beq.n	8003a1c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	f003 0310 	and.w	r3, r3, #16
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d006      	beq.n	8003a1c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2210      	movs	r2, #16
 8003a14:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f8f6 	bl	8003c08 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00b      	beq.n	8003a3e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d006      	beq.n	8003a3e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2208      	movs	r2, #8
 8003a36:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 f8ee 	bl	8003c1a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003a3e:	6a3b      	ldr	r3, [r7, #32]
 8003a40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d075      	beq.n	8003b34 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 0304 	and.w	r3, r3, #4
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d06c      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a52:	6a3b      	ldr	r3, [r7, #32]
 8003a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d008      	beq.n	8003a6e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a84:	f043 0302 	orr.w	r3, r3, #2
 8003a88:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d008      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	f043 0304 	orr.w	r3, r3, #4
 8003aa4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d03d      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d038      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003ac0:	2b30      	cmp	r3, #48	; 0x30
 8003ac2:	d017      	beq.n	8003af4 <HAL_CAN_IRQHandler+0x302>
 8003ac4:	2b30      	cmp	r3, #48	; 0x30
 8003ac6:	d804      	bhi.n	8003ad2 <HAL_CAN_IRQHandler+0x2e0>
 8003ac8:	2b10      	cmp	r3, #16
 8003aca:	d009      	beq.n	8003ae0 <HAL_CAN_IRQHandler+0x2ee>
 8003acc:	2b20      	cmp	r3, #32
 8003ace:	d00c      	beq.n	8003aea <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003ad0:	e024      	b.n	8003b1c <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003ad2:	2b50      	cmp	r3, #80	; 0x50
 8003ad4:	d018      	beq.n	8003b08 <HAL_CAN_IRQHandler+0x316>
 8003ad6:	2b60      	cmp	r3, #96	; 0x60
 8003ad8:	d01b      	beq.n	8003b12 <HAL_CAN_IRQHandler+0x320>
 8003ada:	2b40      	cmp	r3, #64	; 0x40
 8003adc:	d00f      	beq.n	8003afe <HAL_CAN_IRQHandler+0x30c>
            break;
 8003ade:	e01d      	b.n	8003b1c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae2:	f043 0308 	orr.w	r3, r3, #8
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ae8:	e018      	b.n	8003b1c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	f043 0310 	orr.w	r3, r3, #16
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003af2:	e013      	b.n	8003b1c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af6:	f043 0320 	orr.w	r3, r3, #32
 8003afa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003afc:	e00e      	b.n	8003b1c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b06:	e009      	b.n	8003b1c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b10:	e004      	b.n	8003b1c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b1a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	699a      	ldr	r2, [r3, #24]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b2a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2204      	movs	r2, #4
 8003b32:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d008      	beq.n	8003b4c <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	431a      	orrs	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f870 	bl	8003c2c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003b4c:	bf00      	nop
 8003b4e:	3728      	adds	r7, #40	; 0x28
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr

08003b66 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr

08003b78 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr

08003b8a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b083      	sub	sp, #12
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003b92:	bf00      	nop
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr

08003b9c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr

08003bae <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003bb6:	bf00      	nop
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bc80      	pop	{r7}
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bc80      	pop	{r7}
 8003bd0:	4770      	bx	lr

08003bd2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr

08003be4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bc80      	pop	{r7}
 8003bf4:	4770      	bx	lr

08003bf6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b083      	sub	sp, #12
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003bfe:	bf00      	nop
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr

08003c08 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bc80      	pop	{r7}
 8003c18:	4770      	bx	lr

08003c1a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	b083      	sub	sp, #12
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bc80      	pop	{r7}
 8003c2a:	4770      	bx	lr

08003c2c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr
	...

08003c40 <__NVIC_SetPriorityGrouping>:
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f003 0307 	and.w	r3, r3, #7
 8003c4e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c50:	4b0c      	ldr	r3, [pc, #48]	; (8003c84 <__NVIC_SetPriorityGrouping+0x44>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c72:	4a04      	ldr	r2, [pc, #16]	; (8003c84 <__NVIC_SetPriorityGrouping+0x44>)
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	60d3      	str	r3, [r2, #12]
}
 8003c78:	bf00      	nop
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bc80      	pop	{r7}
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	e000ed00 	.word	0xe000ed00

08003c88 <__NVIC_GetPriorityGrouping>:
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c8c:	4b04      	ldr	r3, [pc, #16]	; (8003ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	0a1b      	lsrs	r3, r3, #8
 8003c92:	f003 0307 	and.w	r3, r3, #7
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	e000ed00 	.word	0xe000ed00

08003ca4 <__NVIC_EnableIRQ>:
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	4603      	mov	r3, r0
 8003cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	db0b      	blt.n	8003cce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cb6:	79fb      	ldrb	r3, [r7, #7]
 8003cb8:	f003 021f 	and.w	r2, r3, #31
 8003cbc:	4906      	ldr	r1, [pc, #24]	; (8003cd8 <__NVIC_EnableIRQ+0x34>)
 8003cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc2:	095b      	lsrs	r3, r3, #5
 8003cc4:	2001      	movs	r0, #1
 8003cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bc80      	pop	{r7}
 8003cd6:	4770      	bx	lr
 8003cd8:	e000e100 	.word	0xe000e100

08003cdc <__NVIC_SetPriority>:
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	6039      	str	r1, [r7, #0]
 8003ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	db0a      	blt.n	8003d06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	490c      	ldr	r1, [pc, #48]	; (8003d28 <__NVIC_SetPriority+0x4c>)
 8003cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cfa:	0112      	lsls	r2, r2, #4
 8003cfc:	b2d2      	uxtb	r2, r2
 8003cfe:	440b      	add	r3, r1
 8003d00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003d04:	e00a      	b.n	8003d1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	4908      	ldr	r1, [pc, #32]	; (8003d2c <__NVIC_SetPriority+0x50>)
 8003d0c:	79fb      	ldrb	r3, [r7, #7]
 8003d0e:	f003 030f 	and.w	r3, r3, #15
 8003d12:	3b04      	subs	r3, #4
 8003d14:	0112      	lsls	r2, r2, #4
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	440b      	add	r3, r1
 8003d1a:	761a      	strb	r2, [r3, #24]
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bc80      	pop	{r7}
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	e000e100 	.word	0xe000e100
 8003d2c:	e000ed00 	.word	0xe000ed00

08003d30 <NVIC_EncodePriority>:
{
 8003d30:	b480      	push	{r7}
 8003d32:	b089      	sub	sp, #36	; 0x24
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	f1c3 0307 	rsb	r3, r3, #7
 8003d4a:	2b04      	cmp	r3, #4
 8003d4c:	bf28      	it	cs
 8003d4e:	2304      	movcs	r3, #4
 8003d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	3304      	adds	r3, #4
 8003d56:	2b06      	cmp	r3, #6
 8003d58:	d902      	bls.n	8003d60 <NVIC_EncodePriority+0x30>
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	3b03      	subs	r3, #3
 8003d5e:	e000      	b.n	8003d62 <NVIC_EncodePriority+0x32>
 8003d60:	2300      	movs	r3, #0
 8003d62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d64:	f04f 32ff 	mov.w	r2, #4294967295
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	43da      	mvns	r2, r3
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	401a      	ands	r2, r3
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d78:	f04f 31ff 	mov.w	r1, #4294967295
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d82:	43d9      	mvns	r1, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d88:	4313      	orrs	r3, r2
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3724      	adds	r7, #36	; 0x24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bc80      	pop	{r7}
 8003d92:	4770      	bx	lr

08003d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003da4:	d301      	bcc.n	8003daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003da6:	2301      	movs	r3, #1
 8003da8:	e00f      	b.n	8003dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003daa:	4a0a      	ldr	r2, [pc, #40]	; (8003dd4 <SysTick_Config+0x40>)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003db2:	210f      	movs	r1, #15
 8003db4:	f04f 30ff 	mov.w	r0, #4294967295
 8003db8:	f7ff ff90 	bl	8003cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003dbc:	4b05      	ldr	r3, [pc, #20]	; (8003dd4 <SysTick_Config+0x40>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dc2:	4b04      	ldr	r3, [pc, #16]	; (8003dd4 <SysTick_Config+0x40>)
 8003dc4:	2207      	movs	r2, #7
 8003dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	e000e010 	.word	0xe000e010

08003dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f7ff ff2d 	bl	8003c40 <__NVIC_SetPriorityGrouping>
}
 8003de6:	bf00      	nop
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b086      	sub	sp, #24
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	4603      	mov	r3, r0
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	607a      	str	r2, [r7, #4]
 8003dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e00:	f7ff ff42 	bl	8003c88 <__NVIC_GetPriorityGrouping>
 8003e04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	6978      	ldr	r0, [r7, #20]
 8003e0c:	f7ff ff90 	bl	8003d30 <NVIC_EncodePriority>
 8003e10:	4602      	mov	r2, r0
 8003e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e16:	4611      	mov	r1, r2
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7ff ff5f 	bl	8003cdc <__NVIC_SetPriority>
}
 8003e1e:	bf00      	nop
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b082      	sub	sp, #8
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7ff ff35 	bl	8003ca4 <__NVIC_EnableIRQ>
}
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b082      	sub	sp, #8
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7ff ffa2 	bl	8003d94 <SysTick_Config>
 8003e50:	4603      	mov	r3, r0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
	...

08003e5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e68:	f7fe fd76 	bl	8002958 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e099      	b.n	8003fac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0201 	bic.w	r2, r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e98:	e00f      	b.n	8003eba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e9a:	f7fe fd5d 	bl	8002958 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b05      	cmp	r3, #5
 8003ea6:	d908      	bls.n	8003eba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2203      	movs	r2, #3
 8003eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e078      	b.n	8003fac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d1e8      	bne.n	8003e9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	4b38      	ldr	r3, [pc, #224]	; (8003fb4 <HAL_DMA_Init+0x158>)
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ee6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003efe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d107      	bne.n	8003f24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f023 0307 	bic.w	r3, r3, #7
 8003f3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	697a      	ldr	r2, [r7, #20]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	2b04      	cmp	r3, #4
 8003f4c:	d117      	bne.n	8003f7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00e      	beq.n	8003f7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fa09 	bl	8004378 <DMA_CheckFifoParam>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2240      	movs	r2, #64	; 0x40
 8003f70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e016      	b.n	8003fac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 f9c2 	bl	8004310 <DMA_CalcBaseAndBitshift>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f94:	223f      	movs	r2, #63	; 0x3f
 8003f96:	409a      	lsls	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3718      	adds	r7, #24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	f010803f 	.word	0xf010803f

08003fb8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d004      	beq.n	8003fd6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2280      	movs	r2, #128	; 0x80
 8003fd0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e00c      	b.n	8003ff0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2205      	movs	r2, #5
 8003fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f022 0201 	bic.w	r2, r2, #1
 8003fec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bc80      	pop	{r7}
 8003ff8:	4770      	bx	lr
	...

08003ffc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004008:	4b92      	ldr	r3, [pc, #584]	; (8004254 <HAL_DMA_IRQHandler+0x258>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a92      	ldr	r2, [pc, #584]	; (8004258 <HAL_DMA_IRQHandler+0x25c>)
 800400e:	fba2 2303 	umull	r2, r3, r2, r3
 8004012:	0a9b      	lsrs	r3, r3, #10
 8004014:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004026:	2208      	movs	r2, #8
 8004028:	409a      	lsls	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4013      	ands	r3, r2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d01a      	beq.n	8004068 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d013      	beq.n	8004068 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 0204 	bic.w	r2, r2, #4
 800404e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004054:	2208      	movs	r2, #8
 8004056:	409a      	lsls	r2, r3
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004060:	f043 0201 	orr.w	r2, r3, #1
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406c:	2201      	movs	r2, #1
 800406e:	409a      	lsls	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	4013      	ands	r3, r2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d012      	beq.n	800409e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00b      	beq.n	800409e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800408a:	2201      	movs	r2, #1
 800408c:	409a      	lsls	r2, r3
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004096:	f043 0202 	orr.w	r2, r3, #2
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a2:	2204      	movs	r2, #4
 80040a4:	409a      	lsls	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d012      	beq.n	80040d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00b      	beq.n	80040d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c0:	2204      	movs	r2, #4
 80040c2:	409a      	lsls	r2, r3
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040cc:	f043 0204 	orr.w	r2, r3, #4
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d8:	2210      	movs	r2, #16
 80040da:	409a      	lsls	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4013      	ands	r3, r2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d043      	beq.n	800416c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d03c      	beq.n	800416c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f6:	2210      	movs	r2, #16
 80040f8:	409a      	lsls	r2, r3
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d018      	beq.n	800413e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d108      	bne.n	800412c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411e:	2b00      	cmp	r3, #0
 8004120:	d024      	beq.n	800416c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	4798      	blx	r3
 800412a:	e01f      	b.n	800416c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004130:	2b00      	cmp	r3, #0
 8004132:	d01b      	beq.n	800416c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	4798      	blx	r3
 800413c:	e016      	b.n	800416c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004148:	2b00      	cmp	r3, #0
 800414a:	d107      	bne.n	800415c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0208 	bic.w	r2, r2, #8
 800415a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004170:	2220      	movs	r2, #32
 8004172:	409a      	lsls	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 808e 	beq.w	800429a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0310 	and.w	r3, r3, #16
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 8086 	beq.w	800429a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004192:	2220      	movs	r2, #32
 8004194:	409a      	lsls	r2, r3
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b05      	cmp	r3, #5
 80041a4:	d136      	bne.n	8004214 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 0216 	bic.w	r2, r2, #22
 80041b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695a      	ldr	r2, [r3, #20]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d103      	bne.n	80041d6 <HAL_DMA_IRQHandler+0x1da>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d007      	beq.n	80041e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0208 	bic.w	r2, r2, #8
 80041e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ea:	223f      	movs	r2, #63	; 0x3f
 80041ec:	409a      	lsls	r2, r3
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004206:	2b00      	cmp	r3, #0
 8004208:	d07d      	beq.n	8004306 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4798      	blx	r3
        }
        return;
 8004212:	e078      	b.n	8004306 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d01c      	beq.n	800425c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d108      	bne.n	8004242 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004234:	2b00      	cmp	r3, #0
 8004236:	d030      	beq.n	800429a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	4798      	blx	r3
 8004240:	e02b      	b.n	800429a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004246:	2b00      	cmp	r3, #0
 8004248:	d027      	beq.n	800429a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	4798      	blx	r3
 8004252:	e022      	b.n	800429a <HAL_DMA_IRQHandler+0x29e>
 8004254:	20000004 	.word	0x20000004
 8004258:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10f      	bne.n	800428a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f022 0210 	bic.w	r2, r2, #16
 8004278:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d032      	beq.n	8004308 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d022      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2205      	movs	r2, #5
 80042b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0201 	bic.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	3301      	adds	r3, #1
 80042ca:	60bb      	str	r3, [r7, #8]
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d307      	bcc.n	80042e2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1f2      	bne.n	80042c6 <HAL_DMA_IRQHandler+0x2ca>
 80042e0:	e000      	b.n	80042e4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80042e2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d005      	beq.n	8004308 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	4798      	blx	r3
 8004304:	e000      	b.n	8004308 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004306:	bf00      	nop
    }
  }
}
 8004308:	3718      	adds	r7, #24
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop

08004310 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	b2db      	uxtb	r3, r3
 800431e:	3b10      	subs	r3, #16
 8004320:	4a13      	ldr	r2, [pc, #76]	; (8004370 <DMA_CalcBaseAndBitshift+0x60>)
 8004322:	fba2 2303 	umull	r2, r3, r2, r3
 8004326:	091b      	lsrs	r3, r3, #4
 8004328:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800432a:	4a12      	ldr	r2, [pc, #72]	; (8004374 <DMA_CalcBaseAndBitshift+0x64>)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4413      	add	r3, r2
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	461a      	mov	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2b03      	cmp	r3, #3
 800433c:	d909      	bls.n	8004352 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004346:	f023 0303 	bic.w	r3, r3, #3
 800434a:	1d1a      	adds	r2, r3, #4
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	659a      	str	r2, [r3, #88]	; 0x58
 8004350:	e007      	b.n	8004362 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800435a:	f023 0303 	bic.w	r3, r3, #3
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004366:	4618      	mov	r0, r3
 8004368:	3714      	adds	r7, #20
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr
 8004370:	aaaaaaab 	.word	0xaaaaaaab
 8004374:	0801712c 	.word	0x0801712c

08004378 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004380:	2300      	movs	r3, #0
 8004382:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004388:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d11f      	bne.n	80043d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d855      	bhi.n	8004444 <DMA_CheckFifoParam+0xcc>
 8004398:	a201      	add	r2, pc, #4	; (adr r2, 80043a0 <DMA_CheckFifoParam+0x28>)
 800439a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439e:	bf00      	nop
 80043a0:	080043b1 	.word	0x080043b1
 80043a4:	080043c3 	.word	0x080043c3
 80043a8:	080043b1 	.word	0x080043b1
 80043ac:	08004445 	.word	0x08004445
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d045      	beq.n	8004448 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043c0:	e042      	b.n	8004448 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043ca:	d13f      	bne.n	800444c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043d0:	e03c      	b.n	800444c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043da:	d121      	bne.n	8004420 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	2b03      	cmp	r3, #3
 80043e0:	d836      	bhi.n	8004450 <DMA_CheckFifoParam+0xd8>
 80043e2:	a201      	add	r2, pc, #4	; (adr r2, 80043e8 <DMA_CheckFifoParam+0x70>)
 80043e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e8:	080043f9 	.word	0x080043f9
 80043ec:	080043ff 	.word	0x080043ff
 80043f0:	080043f9 	.word	0x080043f9
 80043f4:	08004411 	.word	0x08004411
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	73fb      	strb	r3, [r7, #15]
      break;
 80043fc:	e02f      	b.n	800445e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004402:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d024      	beq.n	8004454 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800440e:	e021      	b.n	8004454 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004414:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004418:	d11e      	bne.n	8004458 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800441e:	e01b      	b.n	8004458 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	2b02      	cmp	r3, #2
 8004424:	d902      	bls.n	800442c <DMA_CheckFifoParam+0xb4>
 8004426:	2b03      	cmp	r3, #3
 8004428:	d003      	beq.n	8004432 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800442a:	e018      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	73fb      	strb	r3, [r7, #15]
      break;
 8004430:	e015      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00e      	beq.n	800445c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	73fb      	strb	r3, [r7, #15]
      break;
 8004442:	e00b      	b.n	800445c <DMA_CheckFifoParam+0xe4>
      break;
 8004444:	bf00      	nop
 8004446:	e00a      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      break;
 8004448:	bf00      	nop
 800444a:	e008      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      break;
 800444c:	bf00      	nop
 800444e:	e006      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      break;
 8004450:	bf00      	nop
 8004452:	e004      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      break;
 8004454:	bf00      	nop
 8004456:	e002      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      break;   
 8004458:	bf00      	nop
 800445a:	e000      	b.n	800445e <DMA_CheckFifoParam+0xe6>
      break;
 800445c:	bf00      	nop
    }
  } 
  
  return status; 
 800445e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop

0800446c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b088      	sub	sp, #32
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	61fb      	str	r3, [r7, #28]
 8004478:	2300      	movs	r3, #0
 800447a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 800447c:	4ba3      	ldr	r3, [pc, #652]	; (800470c <HAL_ETH_Init+0x2a0>)
 800447e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004484:	2300      	movs	r3, #0
 8004486:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e175      	b.n	800477e <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d106      	bne.n	80044ac <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f008 fa54 	bl	800c954 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ac:	2300      	movs	r3, #0
 80044ae:	60bb      	str	r3, [r7, #8]
 80044b0:	4b97      	ldr	r3, [pc, #604]	; (8004710 <HAL_ETH_Init+0x2a4>)
 80044b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b4:	4a96      	ldr	r2, [pc, #600]	; (8004710 <HAL_ETH_Init+0x2a4>)
 80044b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044ba:	6453      	str	r3, [r2, #68]	; 0x44
 80044bc:	4b94      	ldr	r3, [pc, #592]	; (8004710 <HAL_ETH_Init+0x2a4>)
 80044be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044c4:	60bb      	str	r3, [r7, #8]
 80044c6:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80044c8:	4b92      	ldr	r3, [pc, #584]	; (8004714 <HAL_ETH_Init+0x2a8>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	4a91      	ldr	r2, [pc, #580]	; (8004714 <HAL_ETH_Init+0x2a8>)
 80044ce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80044d2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80044d4:	4b8f      	ldr	r3, [pc, #572]	; (8004714 <HAL_ETH_Init+0x2a8>)
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	498d      	ldr	r1, [pc, #564]	; (8004714 <HAL_ETH_Init+0x2a8>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0201 	orr.w	r2, r2, #1
 80044f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044f8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044fa:	f7fe fa2d 	bl	8002958 <HAL_GetTick>
 80044fe:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004500:	e011      	b.n	8004526 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8004502:	f7fe fa29 	bl	8002958 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004510:	d909      	bls.n	8004526 <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2203      	movs	r2, #3
 8004516:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e12b      	b.n	800477e <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1e4      	bne.n	8004502 <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	f023 031c 	bic.w	r3, r3, #28
 8004546:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004548:	f003 fadc 	bl	8007b04 <HAL_RCC_GetHCLKFreq>
 800454c:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	4a71      	ldr	r2, [pc, #452]	; (8004718 <HAL_ETH_Init+0x2ac>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d908      	bls.n	8004568 <HAL_ETH_Init+0xfc>
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	4a70      	ldr	r2, [pc, #448]	; (800471c <HAL_ETH_Init+0x2b0>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d804      	bhi.n	8004568 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	f043 0308 	orr.w	r3, r3, #8
 8004564:	61fb      	str	r3, [r7, #28]
 8004566:	e01a      	b.n	800459e <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	4a6c      	ldr	r2, [pc, #432]	; (800471c <HAL_ETH_Init+0x2b0>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d908      	bls.n	8004582 <HAL_ETH_Init+0x116>
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	4a6b      	ldr	r2, [pc, #428]	; (8004720 <HAL_ETH_Init+0x2b4>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d804      	bhi.n	8004582 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f043 030c 	orr.w	r3, r3, #12
 800457e:	61fb      	str	r3, [r7, #28]
 8004580:	e00d      	b.n	800459e <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	4a66      	ldr	r2, [pc, #408]	; (8004720 <HAL_ETH_Init+0x2b4>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d903      	bls.n	8004592 <HAL_ETH_Init+0x126>
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	4a65      	ldr	r2, [pc, #404]	; (8004724 <HAL_ETH_Init+0x2b8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d904      	bls.n	800459c <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	f043 0304 	orr.w	r3, r3, #4
 8004598:	61fb      	str	r3, [r7, #28]
 800459a:	e000      	b.n	800459e <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800459c:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	69fa      	ldr	r2, [r7, #28]
 80045a4:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80045a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80045aa:	2100      	movs	r1, #0
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 fb93 	bl	8004cd8 <HAL_ETH_WritePHYRegister>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00b      	beq.n	80045d0 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80045bc:	6939      	ldr	r1, [r7, #16]
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fd48 	bl	8005054 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0d6      	b.n	800477e <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80045d0:	20ff      	movs	r0, #255	; 0xff
 80045d2:	f7fe f9cb 	bl	800296c <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 80a4 	beq.w	8004728 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80045e0:	f7fe f9ba 	bl	8002958 <HAL_GetTick>
 80045e4:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80045e6:	f107 030c 	add.w	r3, r7, #12
 80045ea:	461a      	mov	r2, r3
 80045ec:	2101      	movs	r1, #1
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fb0a 	bl	8004c08 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 80045f4:	f7fe f9b0 	bl	8002958 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004602:	4293      	cmp	r3, r2
 8004604:	d90f      	bls.n	8004626 <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800460a:	6939      	ldr	r1, [r7, #16]
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 fd21 	bl	8005054 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e0ab      	b.n	800477e <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0da      	beq.n	80045e6 <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004630:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004634:	2100      	movs	r1, #0
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 fb4e 	bl	8004cd8 <HAL_ETH_WritePHYRegister>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00b      	beq.n	800465a <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004646:	6939      	ldr	r1, [r7, #16]
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 fd03 	bl	8005054 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e091      	b.n	800477e <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 800465a:	f7fe f97d 	bl	8002958 <HAL_GetTick>
 800465e:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004660:	f107 030c 	add.w	r3, r7, #12
 8004664:	461a      	mov	r2, r3
 8004666:	2101      	movs	r1, #1
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 facd 	bl	8004c08 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800466e:	f7fe f973 	bl	8002958 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	f241 3288 	movw	r2, #5000	; 0x1388
 800467c:	4293      	cmp	r3, r2
 800467e:	d90f      	bls.n	80046a0 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004684:	6939      	ldr	r1, [r7, #16]
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fce4 	bl	8005054 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e06e      	b.n	800477e <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f003 0320 	and.w	r3, r3, #32
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0da      	beq.n	8004660 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80046aa:	f107 030c 	add.w	r3, r7, #12
 80046ae:	461a      	mov	r2, r3
 80046b0:	211f      	movs	r1, #31
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 faa8 	bl	8004c08 <HAL_ETH_ReadPHYRegister>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00b      	beq.n	80046d6 <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80046c2:	6939      	ldr	r1, [r7, #16]
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fcc5 	bl	8005054 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e053      	b.n	800477e <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f003 0310 	and.w	r3, r3, #16
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d004      	beq.n	80046ea <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046e6:	60da      	str	r2, [r3, #12]
 80046e8:	e002      	b.n	80046f0 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d003      	beq.n	8004702 <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	e034      	b.n	800476c <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004708:	609a      	str	r2, [r3, #8]
 800470a:	e02f      	b.n	800476c <HAL_ETH_Init+0x300>
 800470c:	03938700 	.word	0x03938700
 8004710:	40023800 	.word	0x40023800
 8004714:	40013800 	.word	0x40013800
 8004718:	01312cff 	.word	0x01312cff
 800471c:	02160ebf 	.word	0x02160ebf
 8004720:	039386ff 	.word	0x039386ff
 8004724:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	08db      	lsrs	r3, r3, #3
 800472e:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	085b      	lsrs	r3, r3, #1
 8004736:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004738:	4313      	orrs	r3, r2
 800473a:	b29b      	uxth	r3, r3
 800473c:	461a      	mov	r2, r3
 800473e:	2100      	movs	r1, #0
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 fac9 	bl	8004cd8 <HAL_ETH_WritePHYRegister>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00b      	beq.n	8004764 <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004750:	6939      	ldr	r1, [r7, #16]
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 fc7e 	bl	8005054 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e00c      	b.n	800477e <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004764:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004768:	f7fe f900 	bl	800296c <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800476c:	6939      	ldr	r1, [r7, #16]
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 fc70 	bl	8005054 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3720      	adds	r7, #32
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop

08004788 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
 8004794:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d101      	bne.n	80047a8 <HAL_ETH_DMATxDescListInit+0x20>
 80047a4:	2302      	movs	r3, #2
 80047a6:	e052      	b.n	800484e <HAL_ETH_DMATxDescListInit+0xc6>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2202      	movs	r2, #2
 80047b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]
 80047c2:	e030      	b.n	8004826 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	015b      	lsls	r3, r3, #5
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	4413      	add	r3, r2
 80047cc:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80047d4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80047dc:	fb02 f303 	mul.w	r3, r2, r3
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	4413      	add	r3, r2
 80047e4:	461a      	mov	r2, r3
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	69db      	ldr	r3, [r3, #28]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d105      	bne.n	80047fe <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	3b01      	subs	r3, #1
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	429a      	cmp	r2, r3
 8004806:	d208      	bcs.n	800481a <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	3301      	adds	r3, #1
 800480c:	015b      	lsls	r3, r3, #5
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	4413      	add	r3, r2
 8004812:	461a      	mov	r2, r3
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	60da      	str	r2, [r3, #12]
 8004818:	e002      	b.n	8004820 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	3301      	adds	r3, #1
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d3ca      	bcc.n	80047c4 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004838:	3310      	adds	r3, #16
 800483a:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	371c      	adds	r7, #28
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr

08004858 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_ETH_DMARxDescListInit+0x20>
 8004874:	2302      	movs	r3, #2
 8004876:	e056      	b.n	8004926 <HAL_ETH_DMARxDescListInit+0xce>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]
 8004892:	e034      	b.n	80048fe <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	015b      	lsls	r3, r3, #5
 8004898:	68ba      	ldr	r2, [r7, #8]
 800489a:	4413      	add	r3, r2
 800489c:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80048a4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80048ac:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80048b4:	fb02 f303 	mul.w	r3, r2, r3
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	4413      	add	r3, r2
 80048bc:	461a      	mov	r2, r3
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d105      	bne.n	80048d6 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	3b01      	subs	r3, #1
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	429a      	cmp	r2, r3
 80048de:	d208      	bcs.n	80048f2 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	3301      	adds	r3, #1
 80048e4:	015b      	lsls	r3, r3, #5
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	4413      	add	r3, r2
 80048ea:	461a      	mov	r2, r3
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	60da      	str	r2, [r3, #12]
 80048f0:	e002      	b.n	80048f8 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	3301      	adds	r3, #1
 80048fc:	617b      	str	r3, [r7, #20]
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	429a      	cmp	r2, r3
 8004904:	d3c6      	bcc.n	8004894 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004910:	330c      	adds	r3, #12
 8004912:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr

08004930 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004930:	b480      	push	{r7}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 800493a:	2300      	movs	r3, #0
 800493c:	617b      	str	r3, [r7, #20]
 800493e:	2300      	movs	r3, #0
 8004940:	60fb      	str	r3, [r7, #12]
 8004942:	2300      	movs	r3, #0
 8004944:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_ETH_TransmitFrame+0x24>
 8004950:	2302      	movs	r3, #2
 8004952:	e0cd      	b.n	8004af0 <HAL_ETH_TransmitFrame+0x1c0>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d109      	bne.n	800497e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e0b8      	b.n	8004af0 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	da09      	bge.n	800499c <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2212      	movs	r2, #18
 800498c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e0a9      	b.n	8004af0 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d915      	bls.n	80049d2 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	4a54      	ldr	r2, [pc, #336]	; (8004afc <HAL_ETH_TransmitFrame+0x1cc>)
 80049aa:	fba2 2303 	umull	r2, r3, r2, r3
 80049ae:	0a9b      	lsrs	r3, r3, #10
 80049b0:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	4b51      	ldr	r3, [pc, #324]	; (8004afc <HAL_ETH_TransmitFrame+0x1cc>)
 80049b6:	fba3 1302 	umull	r1, r3, r3, r2
 80049ba:	0a9b      	lsrs	r3, r3, #10
 80049bc:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80049c0:	fb01 f303 	mul.w	r3, r1, r3
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d005      	beq.n	80049d6 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	3301      	adds	r3, #1
 80049ce:	617b      	str	r3, [r7, #20]
 80049d0:	e001      	b.n	80049d6 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 80049d2:	2301      	movs	r3, #1
 80049d4:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d11c      	bne.n	8004a16 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e6:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80049ea:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80049f6:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a02:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004a06:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	62da      	str	r2, [r3, #44]	; 0x2c
 8004a14:	e04b      	b.n	8004aae <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 8004a16:	2300      	movs	r3, #0
 8004a18:	613b      	str	r3, [r7, #16]
 8004a1a:	e044      	b.n	8004aa6 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a26:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a2a:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d107      	bne.n	8004a42 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004a40:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a46:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004a4a:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d116      	bne.n	8004a84 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a60:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004a64:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	4a25      	ldr	r2, [pc, #148]	; (8004b00 <HAL_ETH_TransmitFrame+0x1d0>)
 8004a6a:	fb02 f203 	mul.w	r2, r2, r3
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	4413      	add	r3, r2
 8004a72:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004a76:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004a82:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004a92:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d3b6      	bcc.n	8004a1c <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ab6:	3314      	adds	r3, #20
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0304 	and.w	r3, r3, #4
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00d      	beq.n	8004ade <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004aca:	3314      	adds	r3, #20
 8004acc:	2204      	movs	r2, #4
 8004ace:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ad8:	3304      	adds	r3, #4
 8004ada:	2200      	movs	r2, #0
 8004adc:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	371c      	adds	r7, #28
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bc80      	pop	{r7}
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	ac02b00b 	.word	0xac02b00b
 8004b00:	fffffa0c 	.word	0xfffffa0c

08004b04 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b14:	3314      	adds	r3, #20
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1c:	2b40      	cmp	r3, #64	; 0x40
 8004b1e:	d112      	bne.n	8004b46 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 f85f 	bl	8004be4 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b2e:	3314      	adds	r3, #20
 8004b30:	2240      	movs	r2, #64	; 0x40
 8004b32:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b44:	e01b      	b.n	8004b7e <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b4e:	3314      	adds	r3, #20
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d111      	bne.n	8004b7e <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f839 	bl	8004bd2 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b68:	3314      	adds	r3, #20
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2201      	movs	r2, #1
 8004b72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b86:	3314      	adds	r3, #20
 8004b88:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004b8c:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b96:	3314      	adds	r3, #20
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ba2:	d112      	bne.n	8004bca <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 f826 	bl	8004bf6 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bb2:	3314      	adds	r3, #20
 8004bb4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004bb8:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004bca:	bf00      	nop
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004bda:	bf00      	nop
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bc80      	pop	{r7}
 8004be2:	4770      	bx	lr

08004be4 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bc80      	pop	{r7}
 8004bf4:	4770      	bx	lr

08004bf6 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b083      	sub	sp, #12
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr

08004c08 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	460b      	mov	r3, r1
 8004c12:	607a      	str	r2, [r7, #4]
 8004c14:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b82      	cmp	r3, #130	; 0x82
 8004c28:	d101      	bne.n	8004c2e <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e050      	b.n	8004cd0 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2282      	movs	r2, #130	; 0x82
 8004c32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f003 031c 	and.w	r3, r3, #28
 8004c44:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8a1b      	ldrh	r3, [r3, #16]
 8004c4a:	02db      	lsls	r3, r3, #11
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004c54:	897b      	ldrh	r3, [r7, #10]
 8004c56:	019b      	lsls	r3, r3, #6
 8004c58:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004c5c:	697a      	ldr	r2, [r7, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f023 0302 	bic.w	r3, r3, #2
 8004c68:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f043 0301 	orr.w	r3, r3, #1
 8004c70:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c7a:	f7fd fe6d 	bl	8002958 <HAL_GetTick>
 8004c7e:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c80:	e015      	b.n	8004cae <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004c82:	f7fd fe69 	bl	8002958 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c90:	d309      	bcc.n	8004ca6 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e014      	b.n	8004cd0 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e4      	bne.n	8004c82 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	607a      	str	r2, [r7, #4]
 8004ce4:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b42      	cmp	r3, #66	; 0x42
 8004cf8:	d101      	bne.n	8004cfe <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e04e      	b.n	8004d9c <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2242      	movs	r2, #66	; 0x42
 8004d02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f003 031c 	and.w	r3, r3, #28
 8004d14:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	8a1b      	ldrh	r3, [r3, #16]
 8004d1a:	02db      	lsls	r3, r3, #11
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004d24:	897b      	ldrh	r3, [r7, #10]
 8004d26:	019b      	lsls	r3, r3, #6
 8004d28:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f043 0302 	orr.w	r3, r3, #2
 8004d38:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f043 0301 	orr.w	r3, r3, #1
 8004d40:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d54:	f7fd fe00 	bl	8002958 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d5a:	e015      	b.n	8004d88 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004d5c:	f7fd fdfc 	bl	8002958 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d6a:	d309      	bcc.n	8004d80 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e00d      	b.n	8004d9c <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1e4      	bne.n	8004d5c <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3718      	adds	r7, #24
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_ETH_Start+0x16>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e01f      	b.n	8004dfa <HAL_ETH_Start+0x56>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2202      	movs	r2, #2
 8004dc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fb42 	bl	8005454 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 fb79 	bl	80054c8 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fc0c 	bl	80055f4 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 fbad 	bl	800553c <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fbd8 	bl	8005598 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b082      	sub	sp, #8
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_ETH_Stop+0x16>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e01f      	b.n	8004e58 <HAL_ETH_Stop+0x56>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fb9e 	bl	800556a <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fbc9 	bl	80055c6 <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 fb64 	bl	8005502 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f000 fbda 	bl	80055f4 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 fb24 	bl	800548e <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_ETH_ConfigMAC+0x1c>
 8004e78:	2302      	movs	r3, #2
 8004e7a:	e0e4      	b.n	8005046 <HAL_ETH_ConfigMAC+0x1e6>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f000 80b1 	beq.w	8004ff6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	4b6c      	ldr	r3, [pc, #432]	; (8005050 <HAL_ETH_ConfigMAC+0x1f0>)
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8004eac:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 8004eb2:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 8004eb8:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 8004ebe:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 8004ec4:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 8004eca:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8004ed0:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 8004ed6:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 8004edc:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 8004ee2:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 8004ee8:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 8004eee:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f06:	2001      	movs	r0, #1
 8004f08:	f7fd fd30 	bl	800296c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8004f1c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8004f22:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8004f28:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8004f2e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8004f34:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8004f3a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8004f46:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8004f48:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f52:	2001      	movs	r0, #1
 8004f54:	f7fd fd0a 	bl	800296c <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004f68:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	683a      	ldr	r2, [r7, #0]
 8004f70:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004f72:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004f82:	4013      	ands	r3, r2
 8004f84:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004f90:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8004f96:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8004f9c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 8004fa2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8004fa8:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004fc0:	2001      	movs	r0, #1
 8004fc2:	f7fd fcd3 	bl	800296c <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004fe6:	2001      	movs	r0, #1
 8004fe8:	f7fd fcc0 	bl	800296c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	61da      	str	r2, [r3, #28]
 8004ff4:	e01e      	b.n	8005034 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005004:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	689a      	ldr	r2, [r3, #8]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	4313      	orrs	r3, r2
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	4313      	orrs	r3, r2
 8005014:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005026:	2001      	movs	r0, #1
 8005028:	f7fd fca0 	bl	800296c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	ff20810f 	.word	0xff20810f

08005054 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b0b0      	sub	sp, #192	; 0xc0
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d007      	beq.n	800507a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005070:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005078:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800507a:	2300      	movs	r3, #0
 800507c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800507e:	2300      	movs	r3, #0
 8005080:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005082:	2300      	movs	r3, #0
 8005084:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005086:	2300      	movs	r3, #0
 8005088:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800508a:	2300      	movs	r3, #0
 800508c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800508e:	2300      	movs	r3, #0
 8005090:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d103      	bne.n	80050a2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800509a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800509e:	663b      	str	r3, [r7, #96]	; 0x60
 80050a0:	e001      	b.n	80050a6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80050a2:	2300      	movs	r3, #0
 80050a4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80050a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050aa:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80050ac:	2300      	movs	r3, #0
 80050ae:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80050b0:	2300      	movs	r3, #0
 80050b2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80050b4:	2300      	movs	r3, #0
 80050b6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80050b8:	2300      	movs	r3, #0
 80050ba:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80050bc:	2300      	movs	r3, #0
 80050be:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80050c0:	2340      	movs	r3, #64	; 0x40
 80050c2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80050c4:	2300      	movs	r3, #0
 80050c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80050ca:	2300      	movs	r3, #0
 80050cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80050d0:	2300      	movs	r3, #0
 80050d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80050d6:	2300      	movs	r3, #0
 80050d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80050dc:	2300      	movs	r3, #0
 80050de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80050f4:	2380      	movs	r3, #128	; 0x80
 80050f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80050fa:	2300      	movs	r3, #0
 80050fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005100:	2300      	movs	r3, #0
 8005102:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005106:	2300      	movs	r3, #0
 8005108:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800510c:	2300      	movs	r3, #0
 800510e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005112:	2300      	movs	r3, #0
 8005114:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005118:	2300      	movs	r3, #0
 800511a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005128:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800512c:	4bac      	ldr	r3, [pc, #688]	; (80053e0 <ETH_MACDMAConfig+0x38c>)
 800512e:	4013      	ands	r3, r2
 8005130:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005134:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 8005136:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005138:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 800513a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 800513c:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 800513e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8005140:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8005146:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8005148:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 800514a:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 800514c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 800514e:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8005154:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8005156:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8005158:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 800515a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 800515c:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 800515e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8005160:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8005162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8005164:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8005166:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8005168:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800516a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800516e:	4313      	orrs	r3, r2
 8005170:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800517c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005188:	2001      	movs	r0, #1
 800518a:	f7fd fbef 	bl	800296c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005196:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8005198:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800519a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800519c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800519e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80051a0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 80051a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80051a6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80051a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 80051ac:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80051ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80051b2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80051b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80051b8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80051bc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80051c4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80051c6:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051d2:	2001      	movs	r0, #1
 80051d4:	f7fd fbca 	bl	800296c <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051e0:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80051ea:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80051f4:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005200:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005204:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005208:	4013      	ands	r3, r2
 800520a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800520e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005212:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005214:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005218:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800521a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800521e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8005220:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005224:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 800522a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 800522c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005230:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005232:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005236:	4313      	orrs	r3, r2
 8005238:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005244:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005250:	2001      	movs	r0, #1
 8005252:	f7fd fb8b 	bl	800296c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800525e:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8005260:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8005264:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800527a:	2001      	movs	r0, #1
 800527c:	f7fd fb76 	bl	800296c <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005288:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800528a:	2300      	movs	r3, #0
 800528c:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800528e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005292:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005294:	2300      	movs	r3, #0
 8005296:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8005298:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800529c:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800529e:	2300      	movs	r3, #0
 80052a0:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80052a2:	2300      	movs	r3, #0
 80052a4:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80052a6:	2300      	movs	r3, #0
 80052a8:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80052aa:	2300      	movs	r3, #0
 80052ac:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80052ae:	2304      	movs	r3, #4
 80052b0:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80052b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80052b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052bc:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80052be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80052c2:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80052c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052c8:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80052ca:	2380      	movs	r3, #128	; 0x80
 80052cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80052d2:	2300      	movs	r3, #0
 80052d4:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052de:	3318      	adds	r3, #24
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80052e6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052ea:	4b3e      	ldr	r3, [pc, #248]	; (80053e4 <ETH_MACDMAConfig+0x390>)
 80052ec:	4013      	ands	r3, r2
 80052ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80052f2:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 80052f4:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80052f6:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 80052f8:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 80052fa:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 80052fc:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 80052fe:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8005300:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8005302:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8005304:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8005306:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8005308:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 800530a:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 800530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 800530e:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8005310:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 8005312:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8005314:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005318:	4313      	orrs	r3, r2
 800531a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005326:	3318      	adds	r3, #24
 8005328:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800532c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005336:	3318      	adds	r3, #24
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800533e:	2001      	movs	r0, #1
 8005340:	f7fd fb14 	bl	800296c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800534c:	3318      	adds	r3, #24
 800534e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005352:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005354:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 8005356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005358:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800535a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 800535c:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 800535e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005360:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8005362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8005364:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8005366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005368:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 800536a:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 800536c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 800536e:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800537c:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800538c:	2001      	movs	r0, #1
 800538e:	f7fd faed 	bl	800296c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800539a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800539e:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d10f      	bne.n	80053c8 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053b0:	331c      	adds	r3, #28
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80053bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053c4:	331c      	adds	r3, #28
 80053c6:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	461a      	mov	r2, r3
 80053ce:	2100      	movs	r1, #0
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 f809 	bl	80053e8 <ETH_MACAddressConfig>
}
 80053d6:	bf00      	nop
 80053d8:	37c0      	adds	r7, #192	; 0xc0
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	ff20810f 	.word	0xff20810f
 80053e4:	f8de3f23 	.word	0xf8de3f23

080053e8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	3305      	adds	r3, #5
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	021b      	lsls	r3, r3, #8
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	3204      	adds	r2, #4
 8005400:	7812      	ldrb	r2, [r2, #0]
 8005402:	4313      	orrs	r3, r2
 8005404:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	4b10      	ldr	r3, [pc, #64]	; (800544c <ETH_MACAddressConfig+0x64>)
 800540a:	4413      	add	r3, r2
 800540c:	461a      	mov	r2, r3
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	3303      	adds	r3, #3
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	061a      	lsls	r2, r3, #24
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	3302      	adds	r3, #2
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	041b      	lsls	r3, r3, #16
 8005422:	431a      	orrs	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	3301      	adds	r3, #1
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	021b      	lsls	r3, r3, #8
 800542c:	4313      	orrs	r3, r2
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	7812      	ldrb	r2, [r2, #0]
 8005432:	4313      	orrs	r3, r2
 8005434:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005436:	68ba      	ldr	r2, [r7, #8]
 8005438:	4b05      	ldr	r3, [pc, #20]	; (8005450 <ETH_MACAddressConfig+0x68>)
 800543a:	4413      	add	r3, r2
 800543c:	461a      	mov	r2, r3
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	6013      	str	r3, [r2, #0]
}
 8005442:	bf00      	nop
 8005444:	371c      	adds	r7, #28
 8005446:	46bd      	mov	sp, r7
 8005448:	bc80      	pop	{r7}
 800544a:	4770      	bx	lr
 800544c:	40028040 	.word	0x40028040
 8005450:	40028044 	.word	0x40028044

08005454 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800545c:	2300      	movs	r3, #0
 800545e:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f042 0208 	orr.w	r2, r2, #8
 800546e:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005478:	2001      	movs	r0, #1
 800547a:	f000 f8e5 	bl	8005648 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	601a      	str	r2, [r3, #0]
}
 8005486:	bf00      	nop
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f022 0208 	bic.w	r2, r2, #8
 80054a8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80054b2:	2001      	movs	r0, #1
 80054b4:	f000 f8c8 	bl	8005648 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	601a      	str	r2, [r3, #0]
}
 80054c0:	bf00      	nop
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80054d0:	2300      	movs	r3, #0
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f042 0204 	orr.w	r2, r2, #4
 80054e2:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80054ec:	2001      	movs	r0, #1
 80054ee:	f000 f8ab 	bl	8005648 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	601a      	str	r2, [r3, #0]
}
 80054fa:	bf00      	nop
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8005502:	b580      	push	{r7, lr}
 8005504:	b084      	sub	sp, #16
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800550a:	2300      	movs	r3, #0
 800550c:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0204 	bic.w	r2, r2, #4
 800551c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005526:	2001      	movs	r0, #1
 8005528:	f000 f88e 	bl	8005648 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	601a      	str	r2, [r3, #0]
}
 8005534:	bf00      	nop
 8005536:	3710      	adds	r7, #16
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800554c:	3318      	adds	r3, #24
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005558:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800555c:	3318      	adds	r3, #24
 800555e:	601a      	str	r2, [r3, #0]
}
 8005560:	bf00      	nop
 8005562:	370c      	adds	r7, #12
 8005564:	46bd      	mov	sp, r7
 8005566:	bc80      	pop	{r7}
 8005568:	4770      	bx	lr

0800556a <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 800556a:	b480      	push	{r7}
 800556c:	b083      	sub	sp, #12
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800557a:	3318      	adds	r3, #24
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005586:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800558a:	3318      	adds	r3, #24
 800558c:	601a      	str	r2, [r3, #0]
}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	bc80      	pop	{r7}
 8005596:	4770      	bx	lr

08005598 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055a8:	3318      	adds	r3, #24
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0202 	orr.w	r2, r2, #2
 80055b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055b8:	3318      	adds	r3, #24
 80055ba:	601a      	str	r2, [r3, #0]
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr

080055c6 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055d6:	3318      	adds	r3, #24
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f022 0202 	bic.w	r2, r2, #2
 80055e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055e6:	3318      	adds	r3, #24
 80055e8:	601a      	str	r2, [r3, #0]
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bc80      	pop	{r7}
 80055f2:	4770      	bx	lr

080055f4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005608:	3318      	adds	r3, #24
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005614:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005618:	3318      	adds	r3, #24
 800561a:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005624:	3318      	adds	r3, #24
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800562a:	2001      	movs	r0, #1
 800562c:	f000 f80c 	bl	8005648 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800563a:	3318      	adds	r3, #24
 800563c:	601a      	str	r2, [r3, #0]
}
 800563e:	bf00      	nop
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005650:	4b0a      	ldr	r3, [pc, #40]	; (800567c <ETH_Delay+0x34>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a0a      	ldr	r2, [pc, #40]	; (8005680 <ETH_Delay+0x38>)
 8005656:	fba2 2303 	umull	r2, r3, r2, r3
 800565a:	0a5b      	lsrs	r3, r3, #9
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	fb02 f303 	mul.w	r3, r2, r3
 8005662:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005664:	bf00      	nop
  }
  while (Delay --);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	1e5a      	subs	r2, r3, #1
 800566a:	60fa      	str	r2, [r7, #12]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1f9      	bne.n	8005664 <ETH_Delay+0x1c>
}
 8005670:	bf00      	nop
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	bc80      	pop	{r7}
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	20000004 	.word	0x20000004
 8005680:	10624dd3 	.word	0x10624dd3

08005684 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b086      	sub	sp, #24
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005696:	4b23      	ldr	r3, [pc, #140]	; (8005724 <HAL_FLASH_Program+0xa0>)
 8005698:	7e1b      	ldrb	r3, [r3, #24]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d101      	bne.n	80056a2 <HAL_FLASH_Program+0x1e>
 800569e:	2302      	movs	r3, #2
 80056a0:	e03b      	b.n	800571a <HAL_FLASH_Program+0x96>
 80056a2:	4b20      	ldr	r3, [pc, #128]	; (8005724 <HAL_FLASH_Program+0xa0>)
 80056a4:	2201      	movs	r2, #1
 80056a6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80056ac:	f000 f870 	bl	8005790 <FLASH_WaitForLastOperation>
 80056b0:	4603      	mov	r3, r0
 80056b2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80056b4:	7dfb      	ldrb	r3, [r7, #23]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d12b      	bne.n	8005712 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d105      	bne.n	80056cc <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80056c0:	783b      	ldrb	r3, [r7, #0]
 80056c2:	4619      	mov	r1, r3
 80056c4:	68b8      	ldr	r0, [r7, #8]
 80056c6:	f000 f917 	bl	80058f8 <FLASH_Program_Byte>
 80056ca:	e016      	b.n	80056fa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d105      	bne.n	80056de <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80056d2:	883b      	ldrh	r3, [r7, #0]
 80056d4:	4619      	mov	r1, r3
 80056d6:	68b8      	ldr	r0, [r7, #8]
 80056d8:	f000 f8ec 	bl	80058b4 <FLASH_Program_HalfWord>
 80056dc:	e00d      	b.n	80056fa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d105      	bne.n	80056f0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	4619      	mov	r1, r3
 80056e8:	68b8      	ldr	r0, [r7, #8]
 80056ea:	f000 f8c1 	bl	8005870 <FLASH_Program_Word>
 80056ee:	e004      	b.n	80056fa <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80056f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056f4:	68b8      	ldr	r0, [r7, #8]
 80056f6:	f000 f88b 	bl	8005810 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056fa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80056fe:	f000 f847 	bl	8005790 <FLASH_WaitForLastOperation>
 8005702:	4603      	mov	r3, r0
 8005704:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005706:	4b08      	ldr	r3, [pc, #32]	; (8005728 <HAL_FLASH_Program+0xa4>)
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	4a07      	ldr	r2, [pc, #28]	; (8005728 <HAL_FLASH_Program+0xa4>)
 800570c:	f023 0301 	bic.w	r3, r3, #1
 8005710:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005712:	4b04      	ldr	r3, [pc, #16]	; (8005724 <HAL_FLASH_Program+0xa0>)
 8005714:	2200      	movs	r2, #0
 8005716:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005718:	7dfb      	ldrb	r3, [r7, #23]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	2000110c 	.word	0x2000110c
 8005728:	40023c00 	.word	0x40023c00

0800572c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005732:	2300      	movs	r3, #0
 8005734:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005736:	4b0b      	ldr	r3, [pc, #44]	; (8005764 <HAL_FLASH_Unlock+0x38>)
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	2b00      	cmp	r3, #0
 800573c:	da0b      	bge.n	8005756 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800573e:	4b09      	ldr	r3, [pc, #36]	; (8005764 <HAL_FLASH_Unlock+0x38>)
 8005740:	4a09      	ldr	r2, [pc, #36]	; (8005768 <HAL_FLASH_Unlock+0x3c>)
 8005742:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005744:	4b07      	ldr	r3, [pc, #28]	; (8005764 <HAL_FLASH_Unlock+0x38>)
 8005746:	4a09      	ldr	r2, [pc, #36]	; (800576c <HAL_FLASH_Unlock+0x40>)
 8005748:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800574a:	4b06      	ldr	r3, [pc, #24]	; (8005764 <HAL_FLASH_Unlock+0x38>)
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	2b00      	cmp	r3, #0
 8005750:	da01      	bge.n	8005756 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005756:	79fb      	ldrb	r3, [r7, #7]
}
 8005758:	4618      	mov	r0, r3
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	bc80      	pop	{r7}
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	40023c00 	.word	0x40023c00
 8005768:	45670123 	.word	0x45670123
 800576c:	cdef89ab 	.word	0xcdef89ab

08005770 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005770:	b480      	push	{r7}
 8005772:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005774:	4b05      	ldr	r3, [pc, #20]	; (800578c <HAL_FLASH_Lock+0x1c>)
 8005776:	691b      	ldr	r3, [r3, #16]
 8005778:	4a04      	ldr	r2, [pc, #16]	; (800578c <HAL_FLASH_Lock+0x1c>)
 800577a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800577e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	46bd      	mov	sp, r7
 8005786:	bc80      	pop	{r7}
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	40023c00 	.word	0x40023c00

08005790 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800579c:	4b1a      	ldr	r3, [pc, #104]	; (8005808 <FLASH_WaitForLastOperation+0x78>)
 800579e:	2200      	movs	r2, #0
 80057a0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80057a2:	f7fd f8d9 	bl	8002958 <HAL_GetTick>
 80057a6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80057a8:	e010      	b.n	80057cc <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d00c      	beq.n	80057cc <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d007      	beq.n	80057c8 <FLASH_WaitForLastOperation+0x38>
 80057b8:	f7fd f8ce 	bl	8002958 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d201      	bcs.n	80057cc <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e019      	b.n	8005800 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80057cc:	4b0f      	ldr	r3, [pc, #60]	; (800580c <FLASH_WaitForLastOperation+0x7c>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1e8      	bne.n	80057aa <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80057d8:	4b0c      	ldr	r3, [pc, #48]	; (800580c <FLASH_WaitForLastOperation+0x7c>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f003 0301 	and.w	r3, r3, #1
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80057e4:	4b09      	ldr	r3, [pc, #36]	; (800580c <FLASH_WaitForLastOperation+0x7c>)
 80057e6:	2201      	movs	r2, #1
 80057e8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80057ea:	4b08      	ldr	r3, [pc, #32]	; (800580c <FLASH_WaitForLastOperation+0x7c>)
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80057f6:	f000 f89f 	bl	8005938 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e000      	b.n	8005800 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
  
}  
 8005800:	4618      	mov	r0, r3
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	2000110c 	.word	0x2000110c
 800580c:	40023c00 	.word	0x40023c00

08005810 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005810:	b490      	push	{r4, r7}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800581c:	4b13      	ldr	r3, [pc, #76]	; (800586c <FLASH_Program_DoubleWord+0x5c>)
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	4a12      	ldr	r2, [pc, #72]	; (800586c <FLASH_Program_DoubleWord+0x5c>)
 8005822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005826:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005828:	4b10      	ldr	r3, [pc, #64]	; (800586c <FLASH_Program_DoubleWord+0x5c>)
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	4a0f      	ldr	r2, [pc, #60]	; (800586c <FLASH_Program_DoubleWord+0x5c>)
 800582e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005832:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005834:	4b0d      	ldr	r3, [pc, #52]	; (800586c <FLASH_Program_DoubleWord+0x5c>)
 8005836:	691b      	ldr	r3, [r3, #16]
 8005838:	4a0c      	ldr	r2, [pc, #48]	; (800586c <FLASH_Program_DoubleWord+0x5c>)
 800583a:	f043 0301 	orr.w	r3, r3, #1
 800583e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005846:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800584a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800584e:	f04f 0300 	mov.w	r3, #0
 8005852:	f04f 0400 	mov.w	r4, #0
 8005856:	0013      	movs	r3, r2
 8005858:	2400      	movs	r4, #0
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	3204      	adds	r2, #4
 800585e:	6013      	str	r3, [r2, #0]
}
 8005860:	bf00      	nop
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bc90      	pop	{r4, r7}
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	40023c00 	.word	0x40023c00

08005870 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800587a:	4b0d      	ldr	r3, [pc, #52]	; (80058b0 <FLASH_Program_Word+0x40>)
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	4a0c      	ldr	r2, [pc, #48]	; (80058b0 <FLASH_Program_Word+0x40>)
 8005880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005884:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005886:	4b0a      	ldr	r3, [pc, #40]	; (80058b0 <FLASH_Program_Word+0x40>)
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	4a09      	ldr	r2, [pc, #36]	; (80058b0 <FLASH_Program_Word+0x40>)
 800588c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005890:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005892:	4b07      	ldr	r3, [pc, #28]	; (80058b0 <FLASH_Program_Word+0x40>)
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	4a06      	ldr	r2, [pc, #24]	; (80058b0 <FLASH_Program_Word+0x40>)
 8005898:	f043 0301 	orr.w	r3, r3, #1
 800589c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	601a      	str	r2, [r3, #0]
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40023c00 	.word	0x40023c00

080058b4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	460b      	mov	r3, r1
 80058be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80058c0:	4b0c      	ldr	r3, [pc, #48]	; (80058f4 <FLASH_Program_HalfWord+0x40>)
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	4a0b      	ldr	r2, [pc, #44]	; (80058f4 <FLASH_Program_HalfWord+0x40>)
 80058c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80058cc:	4b09      	ldr	r3, [pc, #36]	; (80058f4 <FLASH_Program_HalfWord+0x40>)
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	4a08      	ldr	r2, [pc, #32]	; (80058f4 <FLASH_Program_HalfWord+0x40>)
 80058d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80058d8:	4b06      	ldr	r3, [pc, #24]	; (80058f4 <FLASH_Program_HalfWord+0x40>)
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	4a05      	ldr	r2, [pc, #20]	; (80058f4 <FLASH_Program_HalfWord+0x40>)
 80058de:	f043 0301 	orr.w	r3, r3, #1
 80058e2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	887a      	ldrh	r2, [r7, #2]
 80058e8:	801a      	strh	r2, [r3, #0]
}
 80058ea:	bf00      	nop
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bc80      	pop	{r7}
 80058f2:	4770      	bx	lr
 80058f4:	40023c00 	.word	0x40023c00

080058f8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	460b      	mov	r3, r1
 8005902:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005904:	4b0b      	ldr	r3, [pc, #44]	; (8005934 <FLASH_Program_Byte+0x3c>)
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	4a0a      	ldr	r2, [pc, #40]	; (8005934 <FLASH_Program_Byte+0x3c>)
 800590a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800590e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005910:	4b08      	ldr	r3, [pc, #32]	; (8005934 <FLASH_Program_Byte+0x3c>)
 8005912:	4a08      	ldr	r2, [pc, #32]	; (8005934 <FLASH_Program_Byte+0x3c>)
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005918:	4b06      	ldr	r3, [pc, #24]	; (8005934 <FLASH_Program_Byte+0x3c>)
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	4a05      	ldr	r2, [pc, #20]	; (8005934 <FLASH_Program_Byte+0x3c>)
 800591e:	f043 0301 	orr.w	r3, r3, #1
 8005922:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	78fa      	ldrb	r2, [r7, #3]
 8005928:	701a      	strb	r2, [r3, #0]
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	bc80      	pop	{r7}
 8005932:	4770      	bx	lr
 8005934:	40023c00 	.word	0x40023c00

08005938 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005938:	b480      	push	{r7}
 800593a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800593c:	4b27      	ldr	r3, [pc, #156]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b00      	cmp	r3, #0
 8005946:	d008      	beq.n	800595a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005948:	4b25      	ldr	r3, [pc, #148]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	f043 0308 	orr.w	r3, r3, #8
 8005950:	4a23      	ldr	r2, [pc, #140]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 8005952:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005954:	4b21      	ldr	r3, [pc, #132]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 8005956:	2210      	movs	r2, #16
 8005958:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800595a:	4b20      	ldr	r3, [pc, #128]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	f003 0320 	and.w	r3, r3, #32
 8005962:	2b00      	cmp	r3, #0
 8005964:	d008      	beq.n	8005978 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005966:	4b1e      	ldr	r3, [pc, #120]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	f043 0304 	orr.w	r3, r3, #4
 800596e:	4a1c      	ldr	r2, [pc, #112]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 8005970:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005972:	4b1a      	ldr	r3, [pc, #104]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 8005974:	2220      	movs	r2, #32
 8005976:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005978:	4b18      	ldr	r3, [pc, #96]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005980:	2b00      	cmp	r3, #0
 8005982:	d008      	beq.n	8005996 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005984:	4b16      	ldr	r3, [pc, #88]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f043 0302 	orr.w	r3, r3, #2
 800598c:	4a14      	ldr	r2, [pc, #80]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 800598e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005990:	4b12      	ldr	r3, [pc, #72]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 8005992:	2240      	movs	r2, #64	; 0x40
 8005994:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005996:	4b11      	ldr	r3, [pc, #68]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d008      	beq.n	80059b4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80059a2:	4b0f      	ldr	r3, [pc, #60]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 80059a4:	69db      	ldr	r3, [r3, #28]
 80059a6:	f043 0301 	orr.w	r3, r3, #1
 80059aa:	4a0d      	ldr	r2, [pc, #52]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 80059ac:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80059ae:	4b0b      	ldr	r3, [pc, #44]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 80059b0:	2280      	movs	r2, #128	; 0x80
 80059b2:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80059b4:	4b09      	ldr	r3, [pc, #36]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d008      	beq.n	80059d2 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80059c0:	4b07      	ldr	r3, [pc, #28]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	f043 0310 	orr.w	r3, r3, #16
 80059c8:	4a05      	ldr	r2, [pc, #20]	; (80059e0 <FLASH_SetErrorCode+0xa8>)
 80059ca:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80059cc:	4b03      	ldr	r3, [pc, #12]	; (80059dc <FLASH_SetErrorCode+0xa4>)
 80059ce:	2202      	movs	r2, #2
 80059d0:	60da      	str	r2, [r3, #12]
  }
}
 80059d2:	bf00      	nop
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bc80      	pop	{r7}
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	40023c00 	.word	0x40023c00
 80059e0:	2000110c 	.word	0x2000110c

080059e4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80059f2:	2300      	movs	r3, #0
 80059f4:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80059f6:	4b31      	ldr	r3, [pc, #196]	; (8005abc <HAL_FLASHEx_Erase+0xd8>)
 80059f8:	7e1b      	ldrb	r3, [r3, #24]
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d101      	bne.n	8005a02 <HAL_FLASHEx_Erase+0x1e>
 80059fe:	2302      	movs	r3, #2
 8005a00:	e058      	b.n	8005ab4 <HAL_FLASHEx_Erase+0xd0>
 8005a02:	4b2e      	ldr	r3, [pc, #184]	; (8005abc <HAL_FLASHEx_Erase+0xd8>)
 8005a04:	2201      	movs	r2, #1
 8005a06:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a0c:	f7ff fec0 	bl	8005790 <FLASH_WaitForLastOperation>
 8005a10:	4603      	mov	r3, r0
 8005a12:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8005a14:	7bfb      	ldrb	r3, [r7, #15]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d148      	bne.n	8005aac <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a20:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d115      	bne.n	8005a56 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	4619      	mov	r1, r3
 8005a36:	4610      	mov	r0, r2
 8005a38:	f000 f8da 	bl	8005bf0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a3c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a40:	f7ff fea6 	bl	8005790 <FLASH_WaitForLastOperation>
 8005a44:	4603      	mov	r3, r0
 8005a46:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005a48:	4b1d      	ldr	r3, [pc, #116]	; (8005ac0 <HAL_FLASHEx_Erase+0xdc>)
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	4a1c      	ldr	r2, [pc, #112]	; (8005ac0 <HAL_FLASHEx_Erase+0xdc>)
 8005a4e:	f023 0304 	bic.w	r3, r3, #4
 8005a52:	6113      	str	r3, [r2, #16]
 8005a54:	e028      	b.n	8005aa8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	60bb      	str	r3, [r7, #8]
 8005a5c:	e01c      	b.n	8005a98 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	4619      	mov	r1, r3
 8005a66:	68b8      	ldr	r0, [r7, #8]
 8005a68:	f000 f82c 	bl	8005ac4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005a6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a70:	f7ff fe8e 	bl	8005790 <FLASH_WaitForLastOperation>
 8005a74:	4603      	mov	r3, r0
 8005a76:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005a78:	4b11      	ldr	r3, [pc, #68]	; (8005ac0 <HAL_FLASHEx_Erase+0xdc>)
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	4a10      	ldr	r2, [pc, #64]	; (8005ac0 <HAL_FLASHEx_Erase+0xdc>)
 8005a7e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8005a82:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	601a      	str	r2, [r3, #0]
          break;
 8005a90:	e00a      	b.n	8005aa8 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	3301      	adds	r3, #1
 8005a96:	60bb      	str	r3, [r7, #8]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	68da      	ldr	r2, [r3, #12]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d3da      	bcc.n	8005a5e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8005aa8:	f000 f85e 	bl	8005b68 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005aac:	4b03      	ldr	r3, [pc, #12]	; (8005abc <HAL_FLASHEx_Erase+0xd8>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	761a      	strb	r2, [r3, #24]

  return status;
 8005ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	2000110c 	.word	0x2000110c
 8005ac0:	40023c00 	.word	0x40023c00

08005ac4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b087      	sub	sp, #28
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	460b      	mov	r3, r1
 8005ace:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005ad4:	78fb      	ldrb	r3, [r7, #3]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d102      	bne.n	8005ae0 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8005ada:	2300      	movs	r3, #0
 8005adc:	617b      	str	r3, [r7, #20]
 8005ade:	e010      	b.n	8005b02 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005ae0:	78fb      	ldrb	r3, [r7, #3]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d103      	bne.n	8005aee <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005ae6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005aea:	617b      	str	r3, [r7, #20]
 8005aec:	e009      	b.n	8005b02 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005aee:	78fb      	ldrb	r3, [r7, #3]
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d103      	bne.n	8005afc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005af4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005af8:	617b      	str	r3, [r7, #20]
 8005afa:	e002      	b.n	8005b02 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005afc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005b00:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005b02:	4b18      	ldr	r3, [pc, #96]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	4a17      	ldr	r2, [pc, #92]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b0c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005b0e:	4b15      	ldr	r3, [pc, #84]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b10:	691a      	ldr	r2, [r3, #16]
 8005b12:	4914      	ldr	r1, [pc, #80]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005b1a:	4b12      	ldr	r3, [pc, #72]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	4a11      	ldr	r2, [pc, #68]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b20:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005b24:	6113      	str	r3, [r2, #16]
 8005b26:	23f8      	movs	r3, #248	; 0xf8
 8005b28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	fa93 f3a3 	rbit	r3, r3
 8005b30:	60fb      	str	r3, [r7, #12]
  return result;
 8005b32:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8005b34:	fab3 f383 	clz	r3, r3
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4093      	lsls	r3, r2
 8005b40:	f043 0202 	orr.w	r2, r3, #2
 8005b44:	4b07      	ldr	r3, [pc, #28]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	4906      	ldr	r1, [pc, #24]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005b4e:	4b05      	ldr	r3, [pc, #20]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	4a04      	ldr	r2, [pc, #16]	; (8005b64 <FLASH_Erase_Sector+0xa0>)
 8005b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b58:	6113      	str	r3, [r2, #16]
}
 8005b5a:	bf00      	nop
 8005b5c:	371c      	adds	r7, #28
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bc80      	pop	{r7}
 8005b62:	4770      	bx	lr
 8005b64:	40023c00 	.word	0x40023c00

08005b68 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8005b6c:	4b1f      	ldr	r3, [pc, #124]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d017      	beq.n	8005ba8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005b78:	4b1c      	ldr	r3, [pc, #112]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a1b      	ldr	r2, [pc, #108]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b7e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b82:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005b84:	4b19      	ldr	r3, [pc, #100]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a18      	ldr	r2, [pc, #96]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	4b16      	ldr	r3, [pc, #88]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a15      	ldr	r2, [pc, #84]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b9a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005b9c:	4b13      	ldr	r3, [pc, #76]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a12      	ldr	r2, [pc, #72]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ba6:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005ba8:	4b10      	ldr	r3, [pc, #64]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d017      	beq.n	8005be4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005bb4:	4b0d      	ldr	r3, [pc, #52]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a0c      	ldr	r2, [pc, #48]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bbe:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005bc0:	4b0a      	ldr	r3, [pc, #40]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a09      	ldr	r2, [pc, #36]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bc6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005bca:	6013      	str	r3, [r2, #0]
 8005bcc:	4b07      	ldr	r3, [pc, #28]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a06      	ldr	r2, [pc, #24]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bd6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005bd8:	4b04      	ldr	r3, [pc, #16]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a03      	ldr	r2, [pc, #12]	; (8005bec <FLASH_FlushCaches+0x84>)
 8005bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005be2:	6013      	str	r3, [r2, #0]
  }
}
 8005be4:	bf00      	nop
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bc80      	pop	{r7}
 8005bea:	4770      	bx	lr
 8005bec:	40023c00 	.word	0x40023c00

08005bf0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	6039      	str	r1, [r7, #0]
 8005bfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005bfc:	4b0c      	ldr	r3, [pc, #48]	; (8005c30 <FLASH_MassErase+0x40>)
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	4a0b      	ldr	r2, [pc, #44]	; (8005c30 <FLASH_MassErase+0x40>)
 8005c02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005c08:	4b09      	ldr	r3, [pc, #36]	; (8005c30 <FLASH_MassErase+0x40>)
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	4a08      	ldr	r2, [pc, #32]	; (8005c30 <FLASH_MassErase+0x40>)
 8005c0e:	f043 0304 	orr.w	r3, r3, #4
 8005c12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8005c14:	4b06      	ldr	r3, [pc, #24]	; (8005c30 <FLASH_MassErase+0x40>)
 8005c16:	691a      	ldr	r2, [r3, #16]
 8005c18:	79fb      	ldrb	r3, [r7, #7]
 8005c1a:	021b      	lsls	r3, r3, #8
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	4a04      	ldr	r2, [pc, #16]	; (8005c30 <FLASH_MassErase+0x40>)
 8005c20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c24:	6113      	str	r3, [r2, #16]
}
 8005c26:	bf00      	nop
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bc80      	pop	{r7}
 8005c2e:	4770      	bx	lr
 8005c30:	40023c00 	.word	0x40023c00

08005c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b087      	sub	sp, #28
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c42:	e16f      	b.n	8005f24 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	2101      	movs	r1, #1
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c50:	4013      	ands	r3, r2
 8005c52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f000 8161 	beq.w	8005f1e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d00b      	beq.n	8005c7c <HAL_GPIO_Init+0x48>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d007      	beq.n	8005c7c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005c70:	2b11      	cmp	r3, #17
 8005c72:	d003      	beq.n	8005c7c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	2b12      	cmp	r3, #18
 8005c7a:	d130      	bne.n	8005cde <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	005b      	lsls	r3, r3, #1
 8005c86:	2203      	movs	r2, #3
 8005c88:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	4013      	ands	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	005b      	lsls	r3, r3, #1
 8005c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cba:	43db      	mvns	r3, r3
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	091b      	lsrs	r3, r3, #4
 8005cc8:	f003 0201 	and.w	r2, r3, #1
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	005b      	lsls	r3, r3, #1
 8005ce8:	2203      	movs	r2, #3
 8005cea:	fa02 f303 	lsl.w	r3, r2, r3
 8005cee:	43db      	mvns	r3, r3
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	689a      	ldr	r2, [r3, #8]
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	005b      	lsls	r3, r3, #1
 8005cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d003      	beq.n	8005d1e <HAL_GPIO_Init+0xea>
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	2b12      	cmp	r3, #18
 8005d1c:	d123      	bne.n	8005d66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	08da      	lsrs	r2, r3, #3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	3208      	adds	r2, #8
 8005d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	f003 0307 	and.w	r3, r3, #7
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	220f      	movs	r2, #15
 8005d36:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3a:	43db      	mvns	r3, r3
 8005d3c:	693a      	ldr	r2, [r7, #16]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	691a      	ldr	r2, [r3, #16]
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f003 0307 	and.w	r3, r3, #7
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	08da      	lsrs	r2, r3, #3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	3208      	adds	r2, #8
 8005d60:	6939      	ldr	r1, [r7, #16]
 8005d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	005b      	lsls	r3, r3, #1
 8005d70:	2203      	movs	r2, #3
 8005d72:	fa02 f303 	lsl.w	r3, r2, r3
 8005d76:	43db      	mvns	r3, r3
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f003 0203 	and.w	r2, r3, #3
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80bb 	beq.w	8005f1e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005da8:	2300      	movs	r3, #0
 8005daa:	60bb      	str	r3, [r7, #8]
 8005dac:	4b64      	ldr	r3, [pc, #400]	; (8005f40 <HAL_GPIO_Init+0x30c>)
 8005dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db0:	4a63      	ldr	r2, [pc, #396]	; (8005f40 <HAL_GPIO_Init+0x30c>)
 8005db2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005db6:	6453      	str	r3, [r2, #68]	; 0x44
 8005db8:	4b61      	ldr	r3, [pc, #388]	; (8005f40 <HAL_GPIO_Init+0x30c>)
 8005dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dc0:	60bb      	str	r3, [r7, #8]
 8005dc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005dc4:	4a5f      	ldr	r2, [pc, #380]	; (8005f44 <HAL_GPIO_Init+0x310>)
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	089b      	lsrs	r3, r3, #2
 8005dca:	3302      	adds	r3, #2
 8005dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	f003 0303 	and.w	r3, r3, #3
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	220f      	movs	r2, #15
 8005ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8005de0:	43db      	mvns	r3, r3
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4013      	ands	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a57      	ldr	r2, [pc, #348]	; (8005f48 <HAL_GPIO_Init+0x314>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d031      	beq.n	8005e54 <HAL_GPIO_Init+0x220>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a56      	ldr	r2, [pc, #344]	; (8005f4c <HAL_GPIO_Init+0x318>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d02b      	beq.n	8005e50 <HAL_GPIO_Init+0x21c>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4a55      	ldr	r2, [pc, #340]	; (8005f50 <HAL_GPIO_Init+0x31c>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d025      	beq.n	8005e4c <HAL_GPIO_Init+0x218>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4a54      	ldr	r2, [pc, #336]	; (8005f54 <HAL_GPIO_Init+0x320>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d01f      	beq.n	8005e48 <HAL_GPIO_Init+0x214>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	4a53      	ldr	r2, [pc, #332]	; (8005f58 <HAL_GPIO_Init+0x324>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d019      	beq.n	8005e44 <HAL_GPIO_Init+0x210>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a52      	ldr	r2, [pc, #328]	; (8005f5c <HAL_GPIO_Init+0x328>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d013      	beq.n	8005e40 <HAL_GPIO_Init+0x20c>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a51      	ldr	r2, [pc, #324]	; (8005f60 <HAL_GPIO_Init+0x32c>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d00d      	beq.n	8005e3c <HAL_GPIO_Init+0x208>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a50      	ldr	r2, [pc, #320]	; (8005f64 <HAL_GPIO_Init+0x330>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d007      	beq.n	8005e38 <HAL_GPIO_Init+0x204>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a4f      	ldr	r2, [pc, #316]	; (8005f68 <HAL_GPIO_Init+0x334>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d101      	bne.n	8005e34 <HAL_GPIO_Init+0x200>
 8005e30:	2308      	movs	r3, #8
 8005e32:	e010      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e34:	2309      	movs	r3, #9
 8005e36:	e00e      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e38:	2307      	movs	r3, #7
 8005e3a:	e00c      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e3c:	2306      	movs	r3, #6
 8005e3e:	e00a      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e40:	2305      	movs	r3, #5
 8005e42:	e008      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e44:	2304      	movs	r3, #4
 8005e46:	e006      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e004      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	e002      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e50:	2301      	movs	r3, #1
 8005e52:	e000      	b.n	8005e56 <HAL_GPIO_Init+0x222>
 8005e54:	2300      	movs	r3, #0
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	f002 0203 	and.w	r2, r2, #3
 8005e5c:	0092      	lsls	r2, r2, #2
 8005e5e:	4093      	lsls	r3, r2
 8005e60:	461a      	mov	r2, r3
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005e68:	4936      	ldr	r1, [pc, #216]	; (8005f44 <HAL_GPIO_Init+0x310>)
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	089b      	lsrs	r3, r3, #2
 8005e6e:	3302      	adds	r3, #2
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e76:	4b3d      	ldr	r3, [pc, #244]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	43db      	mvns	r3, r3
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	4013      	ands	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005e9a:	4a34      	ldr	r2, [pc, #208]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005ea0:	4b32      	ldr	r3, [pc, #200]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	4013      	ands	r3, r2
 8005eae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d003      	beq.n	8005ec4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005ec4:	4a29      	ldr	r2, [pc, #164]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005eca:	4b28      	ldr	r3, [pc, #160]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	43db      	mvns	r3, r3
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005eee:	4a1f      	ldr	r2, [pc, #124]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ef4:	4b1d      	ldr	r3, [pc, #116]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	43db      	mvns	r3, r3
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4013      	ands	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d003      	beq.n	8005f18 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005f18:	4a14      	ldr	r2, [pc, #80]	; (8005f6c <HAL_GPIO_Init+0x338>)
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	3301      	adds	r3, #1
 8005f22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f47f ae88 	bne.w	8005c44 <HAL_GPIO_Init+0x10>
  }
}
 8005f34:	bf00      	nop
 8005f36:	371c      	adds	r7, #28
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bc80      	pop	{r7}
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	40023800 	.word	0x40023800
 8005f44:	40013800 	.word	0x40013800
 8005f48:	40020000 	.word	0x40020000
 8005f4c:	40020400 	.word	0x40020400
 8005f50:	40020800 	.word	0x40020800
 8005f54:	40020c00 	.word	0x40020c00
 8005f58:	40021000 	.word	0x40021000
 8005f5c:	40021400 	.word	0x40021400
 8005f60:	40021800 	.word	0x40021800
 8005f64:	40021c00 	.word	0x40021c00
 8005f68:	40022000 	.word	0x40022000
 8005f6c:	40013c00 	.word	0x40013c00

08005f70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	460b      	mov	r3, r1
 8005f7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	691a      	ldr	r2, [r3, #16]
 8005f80:	887b      	ldrh	r3, [r7, #2]
 8005f82:	4013      	ands	r3, r2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d002      	beq.n	8005f8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	73fb      	strb	r3, [r7, #15]
 8005f8c:	e001      	b.n	8005f92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3714      	adds	r7, #20
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bc80      	pop	{r7}
 8005f9c:	4770      	bx	lr

08005f9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	807b      	strh	r3, [r7, #2]
 8005faa:	4613      	mov	r3, r2
 8005fac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005fae:	787b      	ldrb	r3, [r7, #1]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d003      	beq.n	8005fbc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005fb4:	887a      	ldrh	r2, [r7, #2]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005fba:	e003      	b.n	8005fc4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005fbc:	887b      	ldrh	r3, [r7, #2]
 8005fbe:	041a      	lsls	r2, r3, #16
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	619a      	str	r2, [r3, #24]
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bc80      	pop	{r7}
 8005fcc:	4770      	bx	lr

08005fce <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b085      	sub	sp, #20
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005fe0:	887a      	ldrh	r2, [r7, #2]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	041a      	lsls	r2, r3, #16
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	43d9      	mvns	r1, r3
 8005fec:	887b      	ldrh	r3, [r7, #2]
 8005fee:	400b      	ands	r3, r1
 8005ff0:	431a      	orrs	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	619a      	str	r2, [r3, #24]
}
 8005ff6:	bf00      	nop
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bc80      	pop	{r7}
 8005ffe:	4770      	bx	lr

08006000 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800600a:	4b08      	ldr	r3, [pc, #32]	; (800602c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800600c:	695a      	ldr	r2, [r3, #20]
 800600e:	88fb      	ldrh	r3, [r7, #6]
 8006010:	4013      	ands	r3, r2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d006      	beq.n	8006024 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006016:	4a05      	ldr	r2, [pc, #20]	; (800602c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006018:	88fb      	ldrh	r3, [r7, #6]
 800601a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800601c:	88fb      	ldrh	r3, [r7, #6]
 800601e:	4618      	mov	r0, r3
 8006020:	f7fa fffe 	bl	8001020 <HAL_GPIO_EXTI_Callback>
  }
}
 8006024:	bf00      	nop
 8006026:	3708      	adds	r7, #8
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	40013c00 	.word	0x40013c00

08006030 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006032:	b08f      	sub	sp, #60	; 0x3c
 8006034:	af0a      	add	r7, sp, #40	; 0x28
 8006036:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e10f      	b.n	8006262 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800604e:	b2db      	uxtb	r3, r3
 8006050:	2b00      	cmp	r3, #0
 8006052:	d106      	bne.n	8006062 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f00c feb5 	bl	8012dcc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2203      	movs	r2, #3
 8006066:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800606e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006072:	2b00      	cmp	r3, #0
 8006074:	d102      	bne.n	800607c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4618      	mov	r0, r3
 8006082:	f005 f857 	bl	800b134 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	687e      	ldr	r6, [r7, #4]
 800608e:	466d      	mov	r5, sp
 8006090:	f106 0410 	add.w	r4, r6, #16
 8006094:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006096:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006098:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800609a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800609c:	e894 0003 	ldmia.w	r4, {r0, r1}
 80060a0:	e885 0003 	stmia.w	r5, {r0, r1}
 80060a4:	1d33      	adds	r3, r6, #4
 80060a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80060a8:	6838      	ldr	r0, [r7, #0]
 80060aa:	f004 ff39 	bl	800af20 <USB_CoreInit>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d005      	beq.n	80060c0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e0d0      	b.n	8006262 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2100      	movs	r1, #0
 80060c6:	4618      	mov	r0, r3
 80060c8:	f005 f844 	bl	800b154 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060cc:	2300      	movs	r3, #0
 80060ce:	73fb      	strb	r3, [r7, #15]
 80060d0:	e04a      	b.n	8006168 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80060d2:	7bfa      	ldrb	r2, [r7, #15]
 80060d4:	6879      	ldr	r1, [r7, #4]
 80060d6:	4613      	mov	r3, r2
 80060d8:	00db      	lsls	r3, r3, #3
 80060da:	1a9b      	subs	r3, r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	440b      	add	r3, r1
 80060e0:	333d      	adds	r3, #61	; 0x3d
 80060e2:	2201      	movs	r2, #1
 80060e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80060e6:	7bfa      	ldrb	r2, [r7, #15]
 80060e8:	6879      	ldr	r1, [r7, #4]
 80060ea:	4613      	mov	r3, r2
 80060ec:	00db      	lsls	r3, r3, #3
 80060ee:	1a9b      	subs	r3, r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	440b      	add	r3, r1
 80060f4:	333c      	adds	r3, #60	; 0x3c
 80060f6:	7bfa      	ldrb	r2, [r7, #15]
 80060f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80060fa:	7bfa      	ldrb	r2, [r7, #15]
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
 80060fe:	b298      	uxth	r0, r3
 8006100:	6879      	ldr	r1, [r7, #4]
 8006102:	4613      	mov	r3, r2
 8006104:	00db      	lsls	r3, r3, #3
 8006106:	1a9b      	subs	r3, r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	440b      	add	r3, r1
 800610c:	3342      	adds	r3, #66	; 0x42
 800610e:	4602      	mov	r2, r0
 8006110:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006112:	7bfa      	ldrb	r2, [r7, #15]
 8006114:	6879      	ldr	r1, [r7, #4]
 8006116:	4613      	mov	r3, r2
 8006118:	00db      	lsls	r3, r3, #3
 800611a:	1a9b      	subs	r3, r3, r2
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	440b      	add	r3, r1
 8006120:	333f      	adds	r3, #63	; 0x3f
 8006122:	2200      	movs	r2, #0
 8006124:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006126:	7bfa      	ldrb	r2, [r7, #15]
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	4613      	mov	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	1a9b      	subs	r3, r3, r2
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	440b      	add	r3, r1
 8006134:	3344      	adds	r3, #68	; 0x44
 8006136:	2200      	movs	r2, #0
 8006138:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800613a:	7bfa      	ldrb	r2, [r7, #15]
 800613c:	6879      	ldr	r1, [r7, #4]
 800613e:	4613      	mov	r3, r2
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	1a9b      	subs	r3, r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	440b      	add	r3, r1
 8006148:	3348      	adds	r3, #72	; 0x48
 800614a:	2200      	movs	r2, #0
 800614c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800614e:	7bfa      	ldrb	r2, [r7, #15]
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	4613      	mov	r3, r2
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	440b      	add	r3, r1
 800615c:	3350      	adds	r3, #80	; 0x50
 800615e:	2200      	movs	r2, #0
 8006160:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006162:	7bfb      	ldrb	r3, [r7, #15]
 8006164:	3301      	adds	r3, #1
 8006166:	73fb      	strb	r3, [r7, #15]
 8006168:	7bfa      	ldrb	r2, [r7, #15]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	429a      	cmp	r2, r3
 8006170:	d3af      	bcc.n	80060d2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006172:	2300      	movs	r3, #0
 8006174:	73fb      	strb	r3, [r7, #15]
 8006176:	e044      	b.n	8006202 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006178:	7bfa      	ldrb	r2, [r7, #15]
 800617a:	6879      	ldr	r1, [r7, #4]
 800617c:	4613      	mov	r3, r2
 800617e:	00db      	lsls	r3, r3, #3
 8006180:	1a9b      	subs	r3, r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	440b      	add	r3, r1
 8006186:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800618a:	2200      	movs	r2, #0
 800618c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800618e:	7bfa      	ldrb	r2, [r7, #15]
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	4613      	mov	r3, r2
 8006194:	00db      	lsls	r3, r3, #3
 8006196:	1a9b      	subs	r3, r3, r2
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	440b      	add	r3, r1
 800619c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80061a0:	7bfa      	ldrb	r2, [r7, #15]
 80061a2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80061a4:	7bfa      	ldrb	r2, [r7, #15]
 80061a6:	6879      	ldr	r1, [r7, #4]
 80061a8:	4613      	mov	r3, r2
 80061aa:	00db      	lsls	r3, r3, #3
 80061ac:	1a9b      	subs	r3, r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	440b      	add	r3, r1
 80061b2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80061b6:	2200      	movs	r2, #0
 80061b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80061ba:	7bfa      	ldrb	r2, [r7, #15]
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	4613      	mov	r3, r2
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	1a9b      	subs	r3, r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	440b      	add	r3, r1
 80061c8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80061cc:	2200      	movs	r2, #0
 80061ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80061d0:	7bfa      	ldrb	r2, [r7, #15]
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	4613      	mov	r3, r2
 80061d6:	00db      	lsls	r3, r3, #3
 80061d8:	1a9b      	subs	r3, r3, r2
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	440b      	add	r3, r1
 80061de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80061e2:	2200      	movs	r2, #0
 80061e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80061e6:	7bfa      	ldrb	r2, [r7, #15]
 80061e8:	6879      	ldr	r1, [r7, #4]
 80061ea:	4613      	mov	r3, r2
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	1a9b      	subs	r3, r3, r2
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	440b      	add	r3, r1
 80061f4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061fc:	7bfb      	ldrb	r3, [r7, #15]
 80061fe:	3301      	adds	r3, #1
 8006200:	73fb      	strb	r3, [r7, #15]
 8006202:	7bfa      	ldrb	r2, [r7, #15]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	429a      	cmp	r2, r3
 800620a:	d3b5      	bcc.n	8006178 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	603b      	str	r3, [r7, #0]
 8006212:	687e      	ldr	r6, [r7, #4]
 8006214:	466d      	mov	r5, sp
 8006216:	f106 0410 	add.w	r4, r6, #16
 800621a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800621c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800621e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006220:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006222:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006226:	e885 0003 	stmia.w	r5, {r0, r1}
 800622a:	1d33      	adds	r3, r6, #4
 800622c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800622e:	6838      	ldr	r0, [r7, #0]
 8006230:	f004 ffba 	bl	800b1a8 <USB_DevInit>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d005      	beq.n	8006246 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2202      	movs	r2, #2
 800623e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e00d      	b.n	8006262 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	f005 fff3 	bl	800c246 <USB_DevDisconnect>

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800626a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800626a:	b580      	push	{r7, lr}
 800626c:	b082      	sub	sp, #8
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_PCD_Start+0x16>
 800627c:	2302      	movs	r3, #2
 800627e:	e012      	b.n	80062a6 <HAL_PCD_Start+0x3c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4618      	mov	r0, r3
 800628e:	f004 ff41 	bl	800b114 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4618      	mov	r0, r3
 8006298:	f005 ffb5 	bl	800c206 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3708      	adds	r7, #8
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80062ae:	b590      	push	{r4, r7, lr}
 80062b0:	b08d      	sub	sp, #52	; 0x34
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4618      	mov	r0, r3
 80062c6:	f006 f86c 	bl	800c3a2 <USB_GetMode>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f040 838f 	bne.w	80069f0 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4618      	mov	r0, r3
 80062d8:	f005 ffd5 	bl	800c286 <USB_ReadInterrupts>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 8385 	beq.w	80069ee <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f005 ffcc 	bl	800c286 <USB_ReadInterrupts>
 80062ee:	4603      	mov	r3, r0
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d107      	bne.n	8006308 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695a      	ldr	r2, [r3, #20]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f002 0202 	and.w	r2, r2, #2
 8006306:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4618      	mov	r0, r3
 800630e:	f005 ffba 	bl	800c286 <USB_ReadInterrupts>
 8006312:	4603      	mov	r3, r0
 8006314:	f003 0310 	and.w	r3, r3, #16
 8006318:	2b10      	cmp	r3, #16
 800631a:	d161      	bne.n	80063e0 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	699a      	ldr	r2, [r3, #24]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f022 0210 	bic.w	r2, r2, #16
 800632a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800632c:	6a3b      	ldr	r3, [r7, #32]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	f003 020f 	and.w	r2, r3, #15
 8006338:	4613      	mov	r3, r2
 800633a:	00db      	lsls	r3, r3, #3
 800633c:	1a9b      	subs	r3, r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	4413      	add	r3, r2
 8006348:	3304      	adds	r3, #4
 800634a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	0c5b      	lsrs	r3, r3, #17
 8006350:	f003 030f 	and.w	r3, r3, #15
 8006354:	2b02      	cmp	r3, #2
 8006356:	d124      	bne.n	80063a2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800635e:	4013      	ands	r3, r2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d035      	beq.n	80063d0 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	091b      	lsrs	r3, r3, #4
 800636c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800636e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006372:	b29b      	uxth	r3, r3
 8006374:	461a      	mov	r2, r3
 8006376:	6a38      	ldr	r0, [r7, #32]
 8006378:	f005 fe26 	bl	800bfc8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	68da      	ldr	r2, [r3, #12]
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	091b      	lsrs	r3, r3, #4
 8006384:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006388:	441a      	add	r2, r3
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	091b      	lsrs	r3, r3, #4
 8006396:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800639a:	441a      	add	r2, r3
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	619a      	str	r2, [r3, #24]
 80063a0:	e016      	b.n	80063d0 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	0c5b      	lsrs	r3, r3, #17
 80063a6:	f003 030f 	and.w	r3, r3, #15
 80063aa:	2b06      	cmp	r3, #6
 80063ac:	d110      	bne.n	80063d0 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80063b4:	2208      	movs	r2, #8
 80063b6:	4619      	mov	r1, r3
 80063b8:	6a38      	ldr	r0, [r7, #32]
 80063ba:	f005 fe05 	bl	800bfc8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	699a      	ldr	r2, [r3, #24]
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	091b      	lsrs	r3, r3, #4
 80063c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80063ca:	441a      	add	r2, r3
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699a      	ldr	r2, [r3, #24]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0210 	orr.w	r2, r2, #16
 80063de:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4618      	mov	r0, r3
 80063e6:	f005 ff4e 	bl	800c286 <USB_ReadInterrupts>
 80063ea:	4603      	mov	r3, r0
 80063ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063f0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80063f4:	d16e      	bne.n	80064d4 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f005 ff53 	bl	800c2aa <USB_ReadDevAllOutEpInterrupt>
 8006404:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006406:	e062      	b.n	80064ce <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b00      	cmp	r3, #0
 8006410:	d057      	beq.n	80064c2 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	4611      	mov	r1, r2
 800641c:	4618      	mov	r0, r3
 800641e:	f005 ff76 	bl	800c30e <USB_ReadDevOutEPInterrupt>
 8006422:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00c      	beq.n	8006448 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	015a      	lsls	r2, r3, #5
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	4413      	add	r3, r2
 8006436:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800643a:	461a      	mov	r2, r3
 800643c:	2301      	movs	r3, #1
 800643e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006440:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fda2 	bl	8006f8c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	f003 0308 	and.w	r3, r3, #8
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00c      	beq.n	800646c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800645e:	461a      	mov	r2, r3
 8006460:	2308      	movs	r3, #8
 8006462:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006464:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fe9c 	bl	80071a4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f003 0310 	and.w	r3, r3, #16
 8006472:	2b00      	cmp	r3, #0
 8006474:	d008      	beq.n	8006488 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	015a      	lsls	r2, r3, #5
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	4413      	add	r3, r2
 800647e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006482:	461a      	mov	r2, r3
 8006484:	2310      	movs	r3, #16
 8006486:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b00      	cmp	r3, #0
 8006490:	d008      	beq.n	80064a4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006494:	015a      	lsls	r2, r3, #5
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	4413      	add	r3, r2
 800649a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800649e:	461a      	mov	r2, r3
 80064a0:	2320      	movs	r3, #32
 80064a2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d009      	beq.n	80064c2 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80064ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b0:	015a      	lsls	r2, r3, #5
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	4413      	add	r3, r2
 80064b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ba:	461a      	mov	r2, r3
 80064bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80064c0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80064c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c4:	3301      	adds	r3, #1
 80064c6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80064c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ca:	085b      	lsrs	r3, r3, #1
 80064cc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80064ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d199      	bne.n	8006408 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4618      	mov	r0, r3
 80064da:	f005 fed4 	bl	800c286 <USB_ReadInterrupts>
 80064de:	4603      	mov	r3, r0
 80064e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80064e8:	f040 80c0 	bne.w	800666c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4618      	mov	r0, r3
 80064f2:	f005 fef3 	bl	800c2dc <USB_ReadDevAllInEpInterrupt>
 80064f6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80064f8:	2300      	movs	r3, #0
 80064fa:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80064fc:	e0b2      	b.n	8006664 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80064fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	f000 80a7 	beq.w	8006658 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006510:	b2d2      	uxtb	r2, r2
 8006512:	4611      	mov	r1, r2
 8006514:	4618      	mov	r0, r3
 8006516:	f005 ff17 	bl	800c348 <USB_ReadDevInEPInterrupt>
 800651a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d057      	beq.n	80065d6 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006528:	f003 030f 	and.w	r3, r3, #15
 800652c:	2201      	movs	r2, #1
 800652e:	fa02 f303 	lsl.w	r3, r2, r3
 8006532:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800653a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	43db      	mvns	r3, r3
 8006540:	69f9      	ldr	r1, [r7, #28]
 8006542:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006546:	4013      	ands	r3, r2
 8006548:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800654a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654c:	015a      	lsls	r2, r3, #5
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	4413      	add	r3, r2
 8006552:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006556:	461a      	mov	r2, r3
 8006558:	2301      	movs	r3, #1
 800655a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d132      	bne.n	80065ca <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006564:	6879      	ldr	r1, [r7, #4]
 8006566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006568:	4613      	mov	r3, r2
 800656a:	00db      	lsls	r3, r3, #3
 800656c:	1a9b      	subs	r3, r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	3348      	adds	r3, #72	; 0x48
 8006574:	6819      	ldr	r1, [r3, #0]
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800657a:	4613      	mov	r3, r2
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	1a9b      	subs	r3, r3, r2
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	4403      	add	r3, r0
 8006584:	3344      	adds	r3, #68	; 0x44
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4419      	add	r1, r3
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800658e:	4613      	mov	r3, r2
 8006590:	00db      	lsls	r3, r3, #3
 8006592:	1a9b      	subs	r3, r3, r2
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4403      	add	r3, r0
 8006598:	3348      	adds	r3, #72	; 0x48
 800659a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800659c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d113      	bne.n	80065ca <HAL_PCD_IRQHandler+0x31c>
 80065a2:	6879      	ldr	r1, [r7, #4]
 80065a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065a6:	4613      	mov	r3, r2
 80065a8:	00db      	lsls	r3, r3, #3
 80065aa:	1a9b      	subs	r3, r3, r2
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	440b      	add	r3, r1
 80065b0:	3350      	adds	r3, #80	; 0x50
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d108      	bne.n	80065ca <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6818      	ldr	r0, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80065c2:	461a      	mov	r2, r3
 80065c4:	2101      	movs	r1, #1
 80065c6:	f005 ff1b 	bl	800c400 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80065ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	4619      	mov	r1, r3
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f00c fc8a 	bl	8012eea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	f003 0308 	and.w	r3, r3, #8
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d008      	beq.n	80065f2 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065ec:	461a      	mov	r2, r3
 80065ee:	2308      	movs	r3, #8
 80065f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f003 0310 	and.w	r3, r3, #16
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d008      	beq.n	800660e <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80065fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fe:	015a      	lsls	r2, r3, #5
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	4413      	add	r3, r2
 8006604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006608:	461a      	mov	r2, r3
 800660a:	2310      	movs	r3, #16
 800660c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006614:	2b00      	cmp	r3, #0
 8006616:	d008      	beq.n	800662a <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661a:	015a      	lsls	r2, r3, #5
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	4413      	add	r3, r2
 8006620:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006624:	461a      	mov	r2, r3
 8006626:	2340      	movs	r3, #64	; 0x40
 8006628:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b00      	cmp	r3, #0
 8006632:	d008      	beq.n	8006646 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006636:	015a      	lsls	r2, r3, #5
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	4413      	add	r3, r2
 800663c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006640:	461a      	mov	r2, r3
 8006642:	2302      	movs	r3, #2
 8006644:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664c:	2b00      	cmp	r3, #0
 800664e:	d003      	beq.n	8006658 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006650:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 fc0c 	bl	8006e70 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665a:	3301      	adds	r3, #1
 800665c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800665e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006660:	085b      	lsrs	r3, r3, #1
 8006662:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006666:	2b00      	cmp	r3, #0
 8006668:	f47f af49 	bne.w	80064fe <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4618      	mov	r0, r3
 8006672:	f005 fe08 	bl	800c286 <USB_ReadInterrupts>
 8006676:	4603      	mov	r3, r0
 8006678:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800667c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006680:	d114      	bne.n	80066ac <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	69fa      	ldr	r2, [r7, #28]
 800668c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006690:	f023 0301 	bic.w	r3, r3, #1
 8006694:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f00c fc9e 	bl	8012fd8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695a      	ldr	r2, [r3, #20]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80066aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f005 fde8 	bl	800c286 <USB_ReadInterrupts>
 80066b6:	4603      	mov	r3, r0
 80066b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066c0:	d112      	bne.n	80066e8 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80066c2:	69fb      	ldr	r3, [r7, #28]
 80066c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d102      	bne.n	80066d8 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f00c fc5a 	bl	8012f8c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695a      	ldr	r2, [r3, #20]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80066e6:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4618      	mov	r0, r3
 80066ee:	f005 fdca 	bl	800c286 <USB_ReadInterrupts>
 80066f2:	4603      	mov	r3, r0
 80066f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066fc:	f040 80c7 	bne.w	800688e <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	69fa      	ldr	r2, [r7, #28]
 800670a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800670e:	f023 0301 	bic.w	r3, r3, #1
 8006712:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2110      	movs	r1, #16
 800671a:	4618      	mov	r0, r3
 800671c:	f004 fea8 	bl	800b470 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006720:	2300      	movs	r3, #0
 8006722:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006724:	e056      	b.n	80067d4 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006728:	015a      	lsls	r2, r3, #5
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	4413      	add	r3, r2
 800672e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006732:	461a      	mov	r2, r3
 8006734:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006738:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800673a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800673c:	015a      	lsls	r2, r3, #5
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	4413      	add	r3, r2
 8006742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800674a:	0151      	lsls	r1, r2, #5
 800674c:	69fa      	ldr	r2, [r7, #28]
 800674e:	440a      	add	r2, r1
 8006750:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006754:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006758:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800675a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800675c:	015a      	lsls	r2, r3, #5
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	4413      	add	r3, r2
 8006762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800676a:	0151      	lsls	r1, r2, #5
 800676c:	69fa      	ldr	r2, [r7, #28]
 800676e:	440a      	add	r2, r1
 8006770:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006774:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006778:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800677a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800677c:	015a      	lsls	r2, r3, #5
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	4413      	add	r3, r2
 8006782:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006786:	461a      	mov	r2, r3
 8006788:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800678c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800678e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006790:	015a      	lsls	r2, r3, #5
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	4413      	add	r3, r2
 8006796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800679e:	0151      	lsls	r1, r2, #5
 80067a0:	69fa      	ldr	r2, [r7, #28]
 80067a2:	440a      	add	r2, r1
 80067a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80067ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80067ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b0:	015a      	lsls	r2, r3, #5
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	4413      	add	r3, r2
 80067b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067be:	0151      	lsls	r1, r2, #5
 80067c0:	69fa      	ldr	r2, [r7, #28]
 80067c2:	440a      	add	r2, r1
 80067c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067c8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80067cc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d0:	3301      	adds	r3, #1
 80067d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067da:	429a      	cmp	r2, r3
 80067dc:	d3a3      	bcc.n	8006726 <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067e4:	69db      	ldr	r3, [r3, #28]
 80067e6:	69fa      	ldr	r2, [r7, #28]
 80067e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067ec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80067f0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d016      	beq.n	8006828 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006800:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006804:	69fa      	ldr	r2, [r7, #28]
 8006806:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800680a:	f043 030b 	orr.w	r3, r3, #11
 800680e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800681a:	69fa      	ldr	r2, [r7, #28]
 800681c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006820:	f043 030b 	orr.w	r3, r3, #11
 8006824:	6453      	str	r3, [r2, #68]	; 0x44
 8006826:	e015      	b.n	8006854 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	69fa      	ldr	r2, [r7, #28]
 8006832:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006836:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800683a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800683e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006840:	69fb      	ldr	r3, [r7, #28]
 8006842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006846:	691b      	ldr	r3, [r3, #16]
 8006848:	69fa      	ldr	r2, [r7, #28]
 800684a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800684e:	f043 030b 	orr.w	r3, r3, #11
 8006852:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	69fa      	ldr	r2, [r7, #28]
 800685e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006862:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006866:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6818      	ldr	r0, [r3, #0]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006878:	461a      	mov	r2, r3
 800687a:	f005 fdc1 	bl	800c400 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	695a      	ldr	r2, [r3, #20]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800688c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4618      	mov	r0, r3
 8006894:	f005 fcf7 	bl	800c286 <USB_ReadInterrupts>
 8006898:	4603      	mov	r3, r0
 800689a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800689e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068a2:	d124      	bne.n	80068ee <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f005 fd87 	bl	800c3bc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f004 fe38 	bl	800b528 <USB_GetDevSpeed>
 80068b8:	4603      	mov	r3, r0
 80068ba:	461a      	mov	r2, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681c      	ldr	r4, [r3, #0]
 80068c4:	f001 f91e 	bl	8007b04 <HAL_RCC_GetHCLKFreq>
 80068c8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	461a      	mov	r2, r3
 80068d2:	4620      	mov	r0, r4
 80068d4:	f004 fb7c 	bl	800afd0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f00c fb2e 	bl	8012f3a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	695a      	ldr	r2, [r3, #20]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80068ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4618      	mov	r0, r3
 80068f4:	f005 fcc7 	bl	800c286 <USB_ReadInterrupts>
 80068f8:	4603      	mov	r3, r0
 80068fa:	f003 0308 	and.w	r3, r3, #8
 80068fe:	2b08      	cmp	r3, #8
 8006900:	d10a      	bne.n	8006918 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f00c fb0b 	bl	8012f1e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	695a      	ldr	r2, [r3, #20]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f002 0208 	and.w	r2, r2, #8
 8006916:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4618      	mov	r0, r3
 800691e:	f005 fcb2 	bl	800c286 <USB_ReadInterrupts>
 8006922:	4603      	mov	r3, r0
 8006924:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006928:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800692c:	d10f      	bne.n	800694e <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800692e:	2300      	movs	r3, #0
 8006930:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	b2db      	uxtb	r3, r3
 8006936:	4619      	mov	r1, r3
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f00c fb6d 	bl	8013018 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	695a      	ldr	r2, [r3, #20]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800694c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4618      	mov	r0, r3
 8006954:	f005 fc97 	bl	800c286 <USB_ReadInterrupts>
 8006958:	4603      	mov	r3, r0
 800695a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800695e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006962:	d10f      	bne.n	8006984 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006964:	2300      	movs	r3, #0
 8006966:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800696a:	b2db      	uxtb	r3, r3
 800696c:	4619      	mov	r1, r3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f00c fb40 	bl	8012ff4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	695a      	ldr	r2, [r3, #20]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006982:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4618      	mov	r0, r3
 800698a:	f005 fc7c 	bl	800c286 <USB_ReadInterrupts>
 800698e:	4603      	mov	r3, r0
 8006990:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006998:	d10a      	bne.n	80069b0 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f00c fb4e 	bl	801303c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	695a      	ldr	r2, [r3, #20]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80069ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4618      	mov	r0, r3
 80069b6:	f005 fc66 	bl	800c286 <USB_ReadInterrupts>
 80069ba:	4603      	mov	r3, r0
 80069bc:	f003 0304 	and.w	r3, r3, #4
 80069c0:	2b04      	cmp	r3, #4
 80069c2:	d115      	bne.n	80069f0 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	f003 0304 	and.w	r3, r3, #4
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d002      	beq.n	80069dc <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f00c fb3e 	bl	8013058 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6859      	ldr	r1, [r3, #4]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	430a      	orrs	r2, r1
 80069ea:	605a      	str	r2, [r3, #4]
 80069ec:	e000      	b.n	80069f0 <HAL_PCD_IRQHandler+0x742>
      return;
 80069ee:	bf00      	nop
    }
  }
}
 80069f0:	3734      	adds	r7, #52	; 0x34
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd90      	pop	{r4, r7, pc}

080069f6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80069f6:	b580      	push	{r7, lr}
 80069f8:	b082      	sub	sp, #8
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
 80069fe:	460b      	mov	r3, r1
 8006a00:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d101      	bne.n	8006a10 <HAL_PCD_SetAddress+0x1a>
 8006a0c:	2302      	movs	r3, #2
 8006a0e:	e013      	b.n	8006a38 <HAL_PCD_SetAddress+0x42>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	78fa      	ldrb	r2, [r7, #3]
 8006a1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	78fa      	ldrb	r2, [r7, #3]
 8006a26:	4611      	mov	r1, r2
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f005 fbc7 	bl	800c1bc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3708      	adds	r7, #8
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	4608      	mov	r0, r1
 8006a4a:	4611      	mov	r1, r2
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	4603      	mov	r3, r0
 8006a50:	70fb      	strb	r3, [r7, #3]
 8006a52:	460b      	mov	r3, r1
 8006a54:	803b      	strh	r3, [r7, #0]
 8006a56:	4613      	mov	r3, r2
 8006a58:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	da0f      	bge.n	8006a86 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a66:	78fb      	ldrb	r3, [r7, #3]
 8006a68:	f003 020f 	and.w	r2, r3, #15
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	00db      	lsls	r3, r3, #3
 8006a70:	1a9b      	subs	r3, r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	3338      	adds	r3, #56	; 0x38
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	4413      	add	r3, r2
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2201      	movs	r2, #1
 8006a82:	705a      	strb	r2, [r3, #1]
 8006a84:	e00f      	b.n	8006aa6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a86:	78fb      	ldrb	r3, [r7, #3]
 8006a88:	f003 020f 	and.w	r2, r3, #15
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	00db      	lsls	r3, r3, #3
 8006a90:	1a9b      	subs	r3, r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006aa6:	78fb      	ldrb	r3, [r7, #3]
 8006aa8:	f003 030f 	and.w	r3, r3, #15
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006ab2:	883a      	ldrh	r2, [r7, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	78ba      	ldrb	r2, [r7, #2]
 8006abc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	785b      	ldrb	r3, [r3, #1]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d004      	beq.n	8006ad0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006ad0:	78bb      	ldrb	r3, [r7, #2]
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d102      	bne.n	8006adc <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d101      	bne.n	8006aea <HAL_PCD_EP_Open+0xaa>
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	e00e      	b.n	8006b08 <HAL_PCD_EP_Open+0xc8>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68f9      	ldr	r1, [r7, #12]
 8006af8:	4618      	mov	r0, r3
 8006afa:	f004 fd39 	bl	800b570 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8006b06:	7afb      	ldrb	r3, [r7, #11]
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3710      	adds	r7, #16
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	460b      	mov	r3, r1
 8006b1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	da0f      	bge.n	8006b44 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b24:	78fb      	ldrb	r3, [r7, #3]
 8006b26:	f003 020f 	and.w	r2, r3, #15
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	00db      	lsls	r3, r3, #3
 8006b2e:	1a9b      	subs	r3, r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	3338      	adds	r3, #56	; 0x38
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	4413      	add	r3, r2
 8006b38:	3304      	adds	r3, #4
 8006b3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	705a      	strb	r2, [r3, #1]
 8006b42:	e00f      	b.n	8006b64 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b44:	78fb      	ldrb	r3, [r7, #3]
 8006b46:	f003 020f 	and.w	r2, r3, #15
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	00db      	lsls	r3, r3, #3
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	4413      	add	r3, r2
 8006b5a:	3304      	adds	r3, #4
 8006b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006b64:	78fb      	ldrb	r3, [r7, #3]
 8006b66:	f003 030f 	and.w	r3, r3, #15
 8006b6a:	b2da      	uxtb	r2, r3
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d101      	bne.n	8006b7e <HAL_PCD_EP_Close+0x6e>
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	e00e      	b.n	8006b9c <HAL_PCD_EP_Close+0x8c>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68f9      	ldr	r1, [r7, #12]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f004 fd75 	bl	800b67c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b086      	sub	sp, #24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	607a      	str	r2, [r7, #4]
 8006bae:	603b      	str	r3, [r7, #0]
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bb4:	7afb      	ldrb	r3, [r7, #11]
 8006bb6:	f003 020f 	and.w	r2, r3, #15
 8006bba:	4613      	mov	r3, r2
 8006bbc:	00db      	lsls	r3, r3, #3
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	4413      	add	r3, r2
 8006bca:	3304      	adds	r3, #4
 8006bcc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	683a      	ldr	r2, [r7, #0]
 8006bd8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	2200      	movs	r2, #0
 8006be4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006be6:	7afb      	ldrb	r3, [r7, #11]
 8006be8:	f003 030f 	and.w	r3, r3, #15
 8006bec:	b2da      	uxtb	r2, r3
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	691b      	ldr	r3, [r3, #16]
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d102      	bne.n	8006c00 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006c00:	7afb      	ldrb	r3, [r7, #11]
 8006c02:	f003 030f 	and.w	r3, r3, #15
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d109      	bne.n	8006c1e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	461a      	mov	r2, r3
 8006c16:	6979      	ldr	r1, [r7, #20]
 8006c18:	f005 f850 	bl	800bcbc <USB_EP0StartXfer>
 8006c1c:	e008      	b.n	8006c30 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6818      	ldr	r0, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6979      	ldr	r1, [r7, #20]
 8006c2c:	f004 fe02 	bl	800b834 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3718      	adds	r7, #24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
 8006c42:	460b      	mov	r3, r1
 8006c44:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006c46:	78fb      	ldrb	r3, [r7, #3]
 8006c48:	f003 020f 	and.w	r2, r3, #15
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	00db      	lsls	r3, r3, #3
 8006c52:	1a9b      	subs	r3, r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	440b      	add	r3, r1
 8006c58:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006c5c:	681b      	ldr	r3, [r3, #0]
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bc80      	pop	{r7}
 8006c66:	4770      	bx	lr

08006c68 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b086      	sub	sp, #24
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	607a      	str	r2, [r7, #4]
 8006c72:	603b      	str	r3, [r7, #0]
 8006c74:	460b      	mov	r3, r1
 8006c76:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c78:	7afb      	ldrb	r3, [r7, #11]
 8006c7a:	f003 020f 	and.w	r2, r3, #15
 8006c7e:	4613      	mov	r3, r2
 8006c80:	00db      	lsls	r3, r3, #3
 8006c82:	1a9b      	subs	r3, r3, r2
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	3338      	adds	r3, #56	; 0x38
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	683a      	ldr	r2, [r7, #0]
 8006c9a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ca8:	7afb      	ldrb	r3, [r7, #11]
 8006caa:	f003 030f 	and.w	r3, r3, #15
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d102      	bne.n	8006cc2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006cc2:	7afb      	ldrb	r3, [r7, #11]
 8006cc4:	f003 030f 	and.w	r3, r3, #15
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d109      	bne.n	8006ce0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6818      	ldr	r0, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	6979      	ldr	r1, [r7, #20]
 8006cda:	f004 ffef 	bl	800bcbc <USB_EP0StartXfer>
 8006cde:	e008      	b.n	8006cf2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6818      	ldr	r0, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	691b      	ldr	r3, [r3, #16]
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	461a      	mov	r2, r3
 8006cec:	6979      	ldr	r1, [r7, #20]
 8006cee:	f004 fda1 	bl	800b834 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3718      	adds	r7, #24
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006d08:	78fb      	ldrb	r3, [r7, #3]
 8006d0a:	f003 020f 	and.w	r2, r3, #15
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d901      	bls.n	8006d1a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e050      	b.n	8006dbc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	da0f      	bge.n	8006d42 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d22:	78fb      	ldrb	r3, [r7, #3]
 8006d24:	f003 020f 	and.w	r2, r3, #15
 8006d28:	4613      	mov	r3, r2
 8006d2a:	00db      	lsls	r3, r3, #3
 8006d2c:	1a9b      	subs	r3, r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	3338      	adds	r3, #56	; 0x38
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	4413      	add	r3, r2
 8006d36:	3304      	adds	r3, #4
 8006d38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	705a      	strb	r2, [r3, #1]
 8006d40:	e00d      	b.n	8006d5e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006d42:	78fa      	ldrb	r2, [r7, #3]
 8006d44:	4613      	mov	r3, r2
 8006d46:	00db      	lsls	r3, r3, #3
 8006d48:	1a9b      	subs	r3, r3, r2
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	4413      	add	r3, r2
 8006d54:	3304      	adds	r3, #4
 8006d56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2201      	movs	r2, #1
 8006d62:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d64:	78fb      	ldrb	r3, [r7, #3]
 8006d66:	f003 030f 	and.w	r3, r3, #15
 8006d6a:	b2da      	uxtb	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d101      	bne.n	8006d7e <HAL_PCD_EP_SetStall+0x82>
 8006d7a:	2302      	movs	r3, #2
 8006d7c:	e01e      	b.n	8006dbc <HAL_PCD_EP_SetStall+0xc0>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68f9      	ldr	r1, [r7, #12]
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f005 f943 	bl	800c018 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006d92:	78fb      	ldrb	r3, [r7, #3]
 8006d94:	f003 030f 	and.w	r3, r3, #15
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d10a      	bne.n	8006db2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6818      	ldr	r0, [r3, #0]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	b2d9      	uxtb	r1, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006dac:	461a      	mov	r2, r3
 8006dae:	f005 fb27 	bl	800c400 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	460b      	mov	r3, r1
 8006dce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006dd0:	78fb      	ldrb	r3, [r7, #3]
 8006dd2:	f003 020f 	and.w	r2, r3, #15
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d901      	bls.n	8006de2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e042      	b.n	8006e68 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006de2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	da0f      	bge.n	8006e0a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006dea:	78fb      	ldrb	r3, [r7, #3]
 8006dec:	f003 020f 	and.w	r2, r3, #15
 8006df0:	4613      	mov	r3, r2
 8006df2:	00db      	lsls	r3, r3, #3
 8006df4:	1a9b      	subs	r3, r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	3338      	adds	r3, #56	; 0x38
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	3304      	adds	r3, #4
 8006e00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2201      	movs	r2, #1
 8006e06:	705a      	strb	r2, [r3, #1]
 8006e08:	e00f      	b.n	8006e2a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e0a:	78fb      	ldrb	r3, [r7, #3]
 8006e0c:	f003 020f 	and.w	r2, r3, #15
 8006e10:	4613      	mov	r3, r2
 8006e12:	00db      	lsls	r3, r3, #3
 8006e14:	1a9b      	subs	r3, r3, r2
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	4413      	add	r3, r2
 8006e20:	3304      	adds	r3, #4
 8006e22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006e30:	78fb      	ldrb	r3, [r7, #3]
 8006e32:	f003 030f 	and.w	r3, r3, #15
 8006e36:	b2da      	uxtb	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <HAL_PCD_EP_ClrStall+0x86>
 8006e46:	2302      	movs	r3, #2
 8006e48:	e00e      	b.n	8006e68 <HAL_PCD_EP_ClrStall+0xa4>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68f9      	ldr	r1, [r7, #12]
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f005 f94a 	bl	800c0f2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b08a      	sub	sp, #40	; 0x28
 8006e74:	af02      	add	r7, sp, #8
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	4613      	mov	r3, r2
 8006e88:	00db      	lsls	r3, r3, #3
 8006e8a:	1a9b      	subs	r3, r3, r2
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	3338      	adds	r3, #56	; 0x38
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	4413      	add	r3, r2
 8006e94:	3304      	adds	r3, #4
 8006e96:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	699a      	ldr	r2, [r3, #24]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	695b      	ldr	r3, [r3, #20]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d901      	bls.n	8006ea8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e06c      	b.n	8006f82 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	695a      	ldr	r2, [r3, #20]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	699b      	ldr	r3, [r3, #24]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	69fa      	ldr	r2, [r7, #28]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d902      	bls.n	8006ec4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006ec4:	69fb      	ldr	r3, [r7, #28]
 8006ec6:	3303      	adds	r3, #3
 8006ec8:	089b      	lsrs	r3, r3, #2
 8006eca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006ecc:	e02b      	b.n	8006f26 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	695a      	ldr	r2, [r3, #20]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	69fa      	ldr	r2, [r7, #28]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d902      	bls.n	8006eea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	3303      	adds	r3, #3
 8006eee:	089b      	lsrs	r3, r3, #2
 8006ef0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	68d9      	ldr	r1, [r3, #12]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	b2da      	uxtb	r2, r3
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	4603      	mov	r3, r0
 8006f08:	6978      	ldr	r0, [r7, #20]
 8006f0a:	f005 f829 	bl	800bf60 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	68da      	ldr	r2, [r3, #12]
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	441a      	add	r2, r3
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	699a      	ldr	r2, [r3, #24]
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	441a      	add	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	69ba      	ldr	r2, [r7, #24]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d809      	bhi.n	8006f50 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	699a      	ldr	r2, [r3, #24]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d203      	bcs.n	8006f50 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	695b      	ldr	r3, [r3, #20]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1be      	bne.n	8006ece <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	695a      	ldr	r2, [r3, #20]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d811      	bhi.n	8006f80 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	f003 030f 	and.w	r3, r3, #15
 8006f62:	2201      	movs	r2, #1
 8006f64:	fa02 f303 	lsl.w	r3, r2, r3
 8006f68:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	43db      	mvns	r3, r3
 8006f76:	6939      	ldr	r1, [r7, #16]
 8006f78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3720      	adds	r7, #32
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
	...

08006f8c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b086      	sub	sp, #24
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	333c      	adds	r3, #60	; 0x3c
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	015a      	lsls	r2, r3, #5
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	f040 80a0 	bne.w	8007104 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	f003 0308 	and.w	r3, r3, #8
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d015      	beq.n	8006ffa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	4a72      	ldr	r2, [pc, #456]	; (800719c <PCD_EP_OutXfrComplete_int+0x210>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	f240 80dd 	bls.w	8007192 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 80d7 	beq.w	8007192 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	015a      	lsls	r2, r3, #5
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	4413      	add	r3, r2
 8006fec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ff6:	6093      	str	r3, [r2, #8]
 8006ff8:	e0cb      	b.n	8007192 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	f003 0320 	and.w	r3, r3, #32
 8007000:	2b00      	cmp	r3, #0
 8007002:	d009      	beq.n	8007018 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	015a      	lsls	r2, r3, #5
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	4413      	add	r3, r2
 800700c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007010:	461a      	mov	r2, r3
 8007012:	2320      	movs	r3, #32
 8007014:	6093      	str	r3, [r2, #8]
 8007016:	e0bc      	b.n	8007192 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800701e:	2b00      	cmp	r3, #0
 8007020:	f040 80b7 	bne.w	8007192 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4a5d      	ldr	r2, [pc, #372]	; (800719c <PCD_EP_OutXfrComplete_int+0x210>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d90f      	bls.n	800704c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	015a      	lsls	r2, r3, #5
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	4413      	add	r3, r2
 800703e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007042:	461a      	mov	r2, r3
 8007044:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007048:	6093      	str	r3, [r2, #8]
 800704a:	e0a2      	b.n	8007192 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800704c:	6879      	ldr	r1, [r7, #4]
 800704e:	683a      	ldr	r2, [r7, #0]
 8007050:	4613      	mov	r3, r2
 8007052:	00db      	lsls	r3, r3, #3
 8007054:	1a9b      	subs	r3, r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	440b      	add	r3, r1
 800705a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800705e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	0159      	lsls	r1, r3, #5
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	440b      	add	r3, r1
 8007068:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8007072:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	4613      	mov	r3, r2
 800707a:	00db      	lsls	r3, r3, #3
 800707c:	1a9b      	subs	r3, r3, r2
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4403      	add	r3, r0
 8007082:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8007086:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007088:	6879      	ldr	r1, [r7, #4]
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	4613      	mov	r3, r2
 800708e:	00db      	lsls	r3, r3, #3
 8007090:	1a9b      	subs	r3, r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	440b      	add	r3, r1
 8007096:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800709a:	6819      	ldr	r1, [r3, #0]
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	683a      	ldr	r2, [r7, #0]
 80070a0:	4613      	mov	r3, r2
 80070a2:	00db      	lsls	r3, r3, #3
 80070a4:	1a9b      	subs	r3, r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	4403      	add	r3, r0
 80070aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4419      	add	r1, r3
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	683a      	ldr	r2, [r7, #0]
 80070b6:	4613      	mov	r3, r2
 80070b8:	00db      	lsls	r3, r3, #3
 80070ba:	1a9b      	subs	r3, r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4403      	add	r3, r0
 80070c0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80070c4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d114      	bne.n	80070f6 <PCD_EP_OutXfrComplete_int+0x16a>
 80070cc:	6879      	ldr	r1, [r7, #4]
 80070ce:	683a      	ldr	r2, [r7, #0]
 80070d0:	4613      	mov	r3, r2
 80070d2:	00db      	lsls	r3, r3, #3
 80070d4:	1a9b      	subs	r3, r3, r2
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	440b      	add	r3, r1
 80070da:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d108      	bne.n	80070f6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6818      	ldr	r0, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80070ee:	461a      	mov	r2, r3
 80070f0:	2101      	movs	r1, #1
 80070f2:	f005 f985 	bl	800c400 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	4619      	mov	r1, r3
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f00b fed9 	bl	8012eb4 <HAL_PCD_DataOutStageCallback>
 8007102:	e046      	b.n	8007192 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	4a26      	ldr	r2, [pc, #152]	; (80071a0 <PCD_EP_OutXfrComplete_int+0x214>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d124      	bne.n	8007156 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00a      	beq.n	800712c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	015a      	lsls	r2, r3, #5
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	4413      	add	r3, r2
 800711e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007122:	461a      	mov	r2, r3
 8007124:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007128:	6093      	str	r3, [r2, #8]
 800712a:	e032      	b.n	8007192 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f003 0320 	and.w	r3, r3, #32
 8007132:	2b00      	cmp	r3, #0
 8007134:	d008      	beq.n	8007148 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	015a      	lsls	r2, r3, #5
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	4413      	add	r3, r2
 800713e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007142:	461a      	mov	r2, r3
 8007144:	2320      	movs	r3, #32
 8007146:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	b2db      	uxtb	r3, r3
 800714c:	4619      	mov	r1, r3
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f00b feb0 	bl	8012eb4 <HAL_PCD_DataOutStageCallback>
 8007154:	e01d      	b.n	8007192 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d114      	bne.n	8007186 <PCD_EP_OutXfrComplete_int+0x1fa>
 800715c:	6879      	ldr	r1, [r7, #4]
 800715e:	683a      	ldr	r2, [r7, #0]
 8007160:	4613      	mov	r3, r2
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	1a9b      	subs	r3, r3, r2
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	440b      	add	r3, r1
 800716a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d108      	bne.n	8007186 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6818      	ldr	r0, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800717e:	461a      	mov	r2, r3
 8007180:	2100      	movs	r1, #0
 8007182:	f005 f93d 	bl	800c400 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	b2db      	uxtb	r3, r3
 800718a:	4619      	mov	r1, r3
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f00b fe91 	bl	8012eb4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3718      	adds	r7, #24
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	4f54300a 	.word	0x4f54300a
 80071a0:	4f54310a 	.word	0x4f54310a

080071a4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b086      	sub	sp, #24
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	333c      	adds	r3, #60	; 0x3c
 80071bc:	3304      	adds	r3, #4
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	015a      	lsls	r2, r3, #5
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	4413      	add	r3, r2
 80071ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	4a15      	ldr	r2, [pc, #84]	; (800722c <PCD_EP_OutSetupPacket_int+0x88>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d90e      	bls.n	80071f8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d009      	beq.n	80071f8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	015a      	lsls	r2, r3, #5
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	4413      	add	r3, r2
 80071ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071f0:	461a      	mov	r2, r3
 80071f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f00b fe49 	bl	8012e90 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	4a0a      	ldr	r2, [pc, #40]	; (800722c <PCD_EP_OutSetupPacket_int+0x88>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d90c      	bls.n	8007220 <PCD_EP_OutSetupPacket_int+0x7c>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2b01      	cmp	r3, #1
 800720c:	d108      	bne.n	8007220 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6818      	ldr	r0, [r3, #0]
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007218:	461a      	mov	r2, r3
 800721a:	2101      	movs	r1, #1
 800721c:	f005 f8f0 	bl	800c400 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007220:	2300      	movs	r3, #0
}
 8007222:	4618      	mov	r0, r3
 8007224:	3718      	adds	r7, #24
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	4f54300a 	.word	0x4f54300a

08007230 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	460b      	mov	r3, r1
 800723a:	70fb      	strb	r3, [r7, #3]
 800723c:	4613      	mov	r3, r2
 800723e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007246:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007248:	78fb      	ldrb	r3, [r7, #3]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d107      	bne.n	800725e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800724e:	883b      	ldrh	r3, [r7, #0]
 8007250:	0419      	lsls	r1, r3, #16
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	430a      	orrs	r2, r1
 800725a:	629a      	str	r2, [r3, #40]	; 0x28
 800725c:	e028      	b.n	80072b0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007264:	0c1b      	lsrs	r3, r3, #16
 8007266:	68ba      	ldr	r2, [r7, #8]
 8007268:	4413      	add	r3, r2
 800726a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800726c:	2300      	movs	r3, #0
 800726e:	73fb      	strb	r3, [r7, #15]
 8007270:	e00d      	b.n	800728e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	7bfb      	ldrb	r3, [r7, #15]
 8007278:	3340      	adds	r3, #64	; 0x40
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	4413      	add	r3, r2
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	0c1b      	lsrs	r3, r3, #16
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	4413      	add	r3, r2
 8007286:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007288:	7bfb      	ldrb	r3, [r7, #15]
 800728a:	3301      	adds	r3, #1
 800728c:	73fb      	strb	r3, [r7, #15]
 800728e:	7bfa      	ldrb	r2, [r7, #15]
 8007290:	78fb      	ldrb	r3, [r7, #3]
 8007292:	3b01      	subs	r3, #1
 8007294:	429a      	cmp	r2, r3
 8007296:	d3ec      	bcc.n	8007272 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007298:	883b      	ldrh	r3, [r7, #0]
 800729a:	0418      	lsls	r0, r3, #16
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6819      	ldr	r1, [r3, #0]
 80072a0:	78fb      	ldrb	r3, [r7, #3]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	4302      	orrs	r2, r0
 80072a8:	3340      	adds	r3, #64	; 0x40
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	440b      	add	r3, r1
 80072ae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3714      	adds	r7, #20
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bc80      	pop	{r7}
 80072ba:	4770      	bx	lr

080072bc <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	460b      	mov	r3, r1
 80072c6:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	887a      	ldrh	r2, [r7, #2]
 80072ce:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bc80      	pop	{r7}
 80072da:	4770      	bx	lr

080072dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b08a      	sub	sp, #40	; 0x28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d101      	bne.n	80072ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e237      	b.n	800775e <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 0301 	and.w	r3, r3, #1
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d050      	beq.n	800739c <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072fa:	4ba3      	ldr	r3, [pc, #652]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 030c 	and.w	r3, r3, #12
 8007302:	2b04      	cmp	r3, #4
 8007304:	d00c      	beq.n	8007320 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007306:	4ba0      	ldr	r3, [pc, #640]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800730e:	2b08      	cmp	r3, #8
 8007310:	d112      	bne.n	8007338 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007312:	4b9d      	ldr	r3, [pc, #628]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800731a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800731e:	d10b      	bne.n	8007338 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007320:	4b99      	ldr	r3, [pc, #612]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d036      	beq.n	800739a <HAL_RCC_OscConfig+0xbe>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d132      	bne.n	800739a <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e212      	b.n	800775e <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	685a      	ldr	r2, [r3, #4]
 800733c:	4b93      	ldr	r3, [pc, #588]	; (800758c <HAL_RCC_OscConfig+0x2b0>)
 800733e:	b2d2      	uxtb	r2, r2
 8007340:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d013      	beq.n	8007372 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800734a:	f7fb fb05 	bl	8002958 <HAL_GetTick>
 800734e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007350:	e008      	b.n	8007364 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007352:	f7fb fb01 	bl	8002958 <HAL_GetTick>
 8007356:	4602      	mov	r2, r0
 8007358:	6a3b      	ldr	r3, [r7, #32]
 800735a:	1ad3      	subs	r3, r2, r3
 800735c:	2b64      	cmp	r3, #100	; 0x64
 800735e:	d901      	bls.n	8007364 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	e1fc      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007364:	4b88      	ldr	r3, [pc, #544]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d0f0      	beq.n	8007352 <HAL_RCC_OscConfig+0x76>
 8007370:	e014      	b.n	800739c <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007372:	f7fb faf1 	bl	8002958 <HAL_GetTick>
 8007376:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007378:	e008      	b.n	800738c <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800737a:	f7fb faed 	bl	8002958 <HAL_GetTick>
 800737e:	4602      	mov	r2, r0
 8007380:	6a3b      	ldr	r3, [r7, #32]
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	2b64      	cmp	r3, #100	; 0x64
 8007386:	d901      	bls.n	800738c <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e1e8      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800738c:	4b7e      	ldr	r3, [pc, #504]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1f0      	bne.n	800737a <HAL_RCC_OscConfig+0x9e>
 8007398:	e000      	b.n	800739c <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800739a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0302 	and.w	r3, r3, #2
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d077      	beq.n	8007498 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073a8:	4b77      	ldr	r3, [pc, #476]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 030c 	and.w	r3, r3, #12
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d00b      	beq.n	80073cc <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073b4:	4b74      	ldr	r3, [pc, #464]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073bc:	2b08      	cmp	r3, #8
 80073be:	d126      	bne.n	800740e <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073c0:	4b71      	ldr	r3, [pc, #452]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d120      	bne.n	800740e <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073cc:	4b6e      	ldr	r3, [pc, #440]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 0302 	and.w	r3, r3, #2
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d005      	beq.n	80073e4 <HAL_RCC_OscConfig+0x108>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d001      	beq.n	80073e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	e1bc      	b.n	800775e <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073e4:	4b68      	ldr	r3, [pc, #416]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	21f8      	movs	r1, #248	; 0xf8
 80073f2:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073f4:	69b9      	ldr	r1, [r7, #24]
 80073f6:	fa91 f1a1 	rbit	r1, r1
 80073fa:	6179      	str	r1, [r7, #20]
  return result;
 80073fc:	6979      	ldr	r1, [r7, #20]
 80073fe:	fab1 f181 	clz	r1, r1
 8007402:	b2c9      	uxtb	r1, r1
 8007404:	408b      	lsls	r3, r1
 8007406:	4960      	ldr	r1, [pc, #384]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007408:	4313      	orrs	r3, r2
 800740a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800740c:	e044      	b.n	8007498 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d02a      	beq.n	800746c <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007416:	4b5e      	ldr	r3, [pc, #376]	; (8007590 <HAL_RCC_OscConfig+0x2b4>)
 8007418:	2201      	movs	r2, #1
 800741a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800741c:	f7fb fa9c 	bl	8002958 <HAL_GetTick>
 8007420:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007422:	e008      	b.n	8007436 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007424:	f7fb fa98 	bl	8002958 <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	6a3b      	ldr	r3, [r7, #32]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d901      	bls.n	8007436 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8007432:	2303      	movs	r3, #3
 8007434:	e193      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007436:	4b54      	ldr	r3, [pc, #336]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d0f0      	beq.n	8007424 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007442:	4b51      	ldr	r3, [pc, #324]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	21f8      	movs	r1, #248	; 0xf8
 8007450:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007452:	6939      	ldr	r1, [r7, #16]
 8007454:	fa91 f1a1 	rbit	r1, r1
 8007458:	60f9      	str	r1, [r7, #12]
  return result;
 800745a:	68f9      	ldr	r1, [r7, #12]
 800745c:	fab1 f181 	clz	r1, r1
 8007460:	b2c9      	uxtb	r1, r1
 8007462:	408b      	lsls	r3, r1
 8007464:	4948      	ldr	r1, [pc, #288]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007466:	4313      	orrs	r3, r2
 8007468:	600b      	str	r3, [r1, #0]
 800746a:	e015      	b.n	8007498 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800746c:	4b48      	ldr	r3, [pc, #288]	; (8007590 <HAL_RCC_OscConfig+0x2b4>)
 800746e:	2200      	movs	r2, #0
 8007470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007472:	f7fb fa71 	bl	8002958 <HAL_GetTick>
 8007476:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007478:	e008      	b.n	800748c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800747a:	f7fb fa6d 	bl	8002958 <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	6a3b      	ldr	r3, [r7, #32]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	2b02      	cmp	r3, #2
 8007486:	d901      	bls.n	800748c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e168      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800748c:	4b3e      	ldr	r3, [pc, #248]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0302 	and.w	r3, r3, #2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d1f0      	bne.n	800747a <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0308 	and.w	r3, r3, #8
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d030      	beq.n	8007506 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	695b      	ldr	r3, [r3, #20]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d016      	beq.n	80074da <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074ac:	4b39      	ldr	r3, [pc, #228]	; (8007594 <HAL_RCC_OscConfig+0x2b8>)
 80074ae:	2201      	movs	r2, #1
 80074b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074b2:	f7fb fa51 	bl	8002958 <HAL_GetTick>
 80074b6:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074b8:	e008      	b.n	80074cc <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074ba:	f7fb fa4d 	bl	8002958 <HAL_GetTick>
 80074be:	4602      	mov	r2, r0
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	1ad3      	subs	r3, r2, r3
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d901      	bls.n	80074cc <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	e148      	b.n	800775e <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074cc:	4b2e      	ldr	r3, [pc, #184]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80074ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074d0:	f003 0302 	and.w	r3, r3, #2
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d0f0      	beq.n	80074ba <HAL_RCC_OscConfig+0x1de>
 80074d8:	e015      	b.n	8007506 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074da:	4b2e      	ldr	r3, [pc, #184]	; (8007594 <HAL_RCC_OscConfig+0x2b8>)
 80074dc:	2200      	movs	r2, #0
 80074de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074e0:	f7fb fa3a 	bl	8002958 <HAL_GetTick>
 80074e4:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074e6:	e008      	b.n	80074fa <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074e8:	f7fb fa36 	bl	8002958 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	6a3b      	ldr	r3, [r7, #32]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d901      	bls.n	80074fa <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e131      	b.n	800775e <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074fa:	4b23      	ldr	r3, [pc, #140]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 80074fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074fe:	f003 0302 	and.w	r3, r3, #2
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1f0      	bne.n	80074e8 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0304 	and.w	r3, r3, #4
 800750e:	2b00      	cmp	r3, #0
 8007510:	f000 8088 	beq.w	8007624 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007514:	2300      	movs	r3, #0
 8007516:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800751a:	4b1b      	ldr	r3, [pc, #108]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 800751c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d110      	bne.n	8007548 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007526:	2300      	movs	r3, #0
 8007528:	60bb      	str	r3, [r7, #8]
 800752a:	4b17      	ldr	r3, [pc, #92]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 800752c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800752e:	4a16      	ldr	r2, [pc, #88]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007534:	6413      	str	r3, [r2, #64]	; 0x40
 8007536:	4b14      	ldr	r3, [pc, #80]	; (8007588 <HAL_RCC_OscConfig+0x2ac>)
 8007538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800753e:	60bb      	str	r3, [r7, #8]
 8007540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007542:	2301      	movs	r3, #1
 8007544:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007548:	4b13      	ldr	r3, [pc, #76]	; (8007598 <HAL_RCC_OscConfig+0x2bc>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a12      	ldr	r2, [pc, #72]	; (8007598 <HAL_RCC_OscConfig+0x2bc>)
 800754e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007552:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007554:	4b10      	ldr	r3, [pc, #64]	; (8007598 <HAL_RCC_OscConfig+0x2bc>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800755c:	2b00      	cmp	r3, #0
 800755e:	d123      	bne.n	80075a8 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007560:	4b0d      	ldr	r3, [pc, #52]	; (8007598 <HAL_RCC_OscConfig+0x2bc>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a0c      	ldr	r2, [pc, #48]	; (8007598 <HAL_RCC_OscConfig+0x2bc>)
 8007566:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800756a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800756c:	f7fb f9f4 	bl	8002958 <HAL_GetTick>
 8007570:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007572:	e013      	b.n	800759c <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007574:	f7fb f9f0 	bl	8002958 <HAL_GetTick>
 8007578:	4602      	mov	r2, r0
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	2b02      	cmp	r3, #2
 8007580:	d90c      	bls.n	800759c <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e0eb      	b.n	800775e <HAL_RCC_OscConfig+0x482>
 8007586:	bf00      	nop
 8007588:	40023800 	.word	0x40023800
 800758c:	40023802 	.word	0x40023802
 8007590:	42470000 	.word	0x42470000
 8007594:	42470e80 	.word	0x42470e80
 8007598:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800759c:	4b72      	ldr	r3, [pc, #456]	; (8007768 <HAL_RCC_OscConfig+0x48c>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d0e5      	beq.n	8007574 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	689a      	ldr	r2, [r3, #8]
 80075ac:	4b6f      	ldr	r3, [pc, #444]	; (800776c <HAL_RCC_OscConfig+0x490>)
 80075ae:	b2d2      	uxtb	r2, r2
 80075b0:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d015      	beq.n	80075e6 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075ba:	f7fb f9cd 	bl	8002958 <HAL_GetTick>
 80075be:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075c0:	e00a      	b.n	80075d8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075c2:	f7fb f9c9 	bl	8002958 <HAL_GetTick>
 80075c6:	4602      	mov	r2, r0
 80075c8:	6a3b      	ldr	r3, [r7, #32]
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d901      	bls.n	80075d8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e0c2      	b.n	800775e <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075d8:	4b65      	ldr	r3, [pc, #404]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 80075da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d0ee      	beq.n	80075c2 <HAL_RCC_OscConfig+0x2e6>
 80075e4:	e014      	b.n	8007610 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075e6:	f7fb f9b7 	bl	8002958 <HAL_GetTick>
 80075ea:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075ec:	e00a      	b.n	8007604 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075ee:	f7fb f9b3 	bl	8002958 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	6a3b      	ldr	r3, [r7, #32]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d901      	bls.n	8007604 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	e0ac      	b.n	800775e <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007604:	4b5a      	ldr	r3, [pc, #360]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 8007606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007608:	f003 0302 	and.w	r3, r3, #2
 800760c:	2b00      	cmp	r3, #0
 800760e:	d1ee      	bne.n	80075ee <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007610:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007614:	2b01      	cmp	r3, #1
 8007616:	d105      	bne.n	8007624 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007618:	4b55      	ldr	r3, [pc, #340]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 800761a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761c:	4a54      	ldr	r2, [pc, #336]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 800761e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007622:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 8097 	beq.w	800775c <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800762e:	4b50      	ldr	r3, [pc, #320]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f003 030c 	and.w	r3, r3, #12
 8007636:	2b08      	cmp	r3, #8
 8007638:	d061      	beq.n	80076fe <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	699b      	ldr	r3, [r3, #24]
 800763e:	2b02      	cmp	r3, #2
 8007640:	d146      	bne.n	80076d0 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007642:	4b4c      	ldr	r3, [pc, #304]	; (8007774 <HAL_RCC_OscConfig+0x498>)
 8007644:	2200      	movs	r2, #0
 8007646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007648:	f7fb f986 	bl	8002958 <HAL_GetTick>
 800764c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800764e:	e008      	b.n	8007662 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007650:	f7fb f982 	bl	8002958 <HAL_GetTick>
 8007654:	4602      	mov	r2, r0
 8007656:	6a3b      	ldr	r3, [r7, #32]
 8007658:	1ad3      	subs	r3, r2, r3
 800765a:	2b64      	cmp	r3, #100	; 0x64
 800765c:	d901      	bls.n	8007662 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e07d      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007662:	4b43      	ldr	r3, [pc, #268]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1f0      	bne.n	8007650 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800766e:	4b40      	ldr	r3, [pc, #256]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 8007670:	685a      	ldr	r2, [r3, #4]
 8007672:	4b41      	ldr	r3, [pc, #260]	; (8007778 <HAL_RCC_OscConfig+0x49c>)
 8007674:	4013      	ands	r3, r2
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	69d1      	ldr	r1, [r2, #28]
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	6a12      	ldr	r2, [r2, #32]
 800767e:	4311      	orrs	r1, r2
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007684:	0192      	lsls	r2, r2, #6
 8007686:	4311      	orrs	r1, r2
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800768c:	0612      	lsls	r2, r2, #24
 800768e:	4311      	orrs	r1, r2
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007694:	0852      	lsrs	r2, r2, #1
 8007696:	3a01      	subs	r2, #1
 8007698:	0412      	lsls	r2, r2, #16
 800769a:	430a      	orrs	r2, r1
 800769c:	4934      	ldr	r1, [pc, #208]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 800769e:	4313      	orrs	r3, r2
 80076a0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076a2:	4b34      	ldr	r3, [pc, #208]	; (8007774 <HAL_RCC_OscConfig+0x498>)
 80076a4:	2201      	movs	r2, #1
 80076a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076a8:	f7fb f956 	bl	8002958 <HAL_GetTick>
 80076ac:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076ae:	e008      	b.n	80076c2 <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076b0:	f7fb f952 	bl	8002958 <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b64      	cmp	r3, #100	; 0x64
 80076bc:	d901      	bls.n	80076c2 <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e04d      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076c2:	4b2b      	ldr	r3, [pc, #172]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0f0      	beq.n	80076b0 <HAL_RCC_OscConfig+0x3d4>
 80076ce:	e045      	b.n	800775c <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076d0:	4b28      	ldr	r3, [pc, #160]	; (8007774 <HAL_RCC_OscConfig+0x498>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076d6:	f7fb f93f 	bl	8002958 <HAL_GetTick>
 80076da:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076de:	f7fb f93b 	bl	8002958 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	6a3b      	ldr	r3, [r7, #32]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b64      	cmp	r3, #100	; 0x64
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e036      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076f0:	4b1f      	ldr	r3, [pc, #124]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1f0      	bne.n	80076de <HAL_RCC_OscConfig+0x402>
 80076fc:	e02e      	b.n	800775c <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	2b01      	cmp	r3, #1
 8007704:	d101      	bne.n	800770a <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	e029      	b.n	800775e <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800770a:	4b19      	ldr	r3, [pc, #100]	; (8007770 <HAL_RCC_OscConfig+0x494>)
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007710:	69fb      	ldr	r3, [r7, #28]
 8007712:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	69db      	ldr	r3, [r3, #28]
 800771a:	429a      	cmp	r2, r3
 800771c:	d11c      	bne.n	8007758 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007728:	429a      	cmp	r2, r3
 800772a:	d115      	bne.n	8007758 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	099b      	lsrs	r3, r3, #6
 8007730:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007738:	429a      	cmp	r2, r3
 800773a:	d10d      	bne.n	8007758 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007746:	429a      	cmp	r2, r3
 8007748:	d106      	bne.n	8007758 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007754:	429a      	cmp	r2, r3
 8007756:	d001      	beq.n	800775c <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e000      	b.n	800775e <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3728      	adds	r7, #40	; 0x28
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	40007000 	.word	0x40007000
 800776c:	40023870 	.word	0x40023870
 8007770:	40023800 	.word	0x40023800
 8007774:	42470060 	.word	0x42470060
 8007778:	f0bc8000 	.word	0xf0bc8000

0800777c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d101      	bne.n	8007790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e0d2      	b.n	8007936 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007790:	4b6b      	ldr	r3, [pc, #428]	; (8007940 <HAL_RCC_ClockConfig+0x1c4>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 030f 	and.w	r3, r3, #15
 8007798:	683a      	ldr	r2, [r7, #0]
 800779a:	429a      	cmp	r2, r3
 800779c:	d90c      	bls.n	80077b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800779e:	4b68      	ldr	r3, [pc, #416]	; (8007940 <HAL_RCC_ClockConfig+0x1c4>)
 80077a0:	683a      	ldr	r2, [r7, #0]
 80077a2:	b2d2      	uxtb	r2, r2
 80077a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077a6:	4b66      	ldr	r3, [pc, #408]	; (8007940 <HAL_RCC_ClockConfig+0x1c4>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 030f 	and.w	r3, r3, #15
 80077ae:	683a      	ldr	r2, [r7, #0]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d001      	beq.n	80077b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e0be      	b.n	8007936 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0302 	and.w	r3, r3, #2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d020      	beq.n	8007806 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d005      	beq.n	80077dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077d0:	4b5c      	ldr	r3, [pc, #368]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	4a5b      	ldr	r2, [pc, #364]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80077d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80077da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0308 	and.w	r3, r3, #8
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d005      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80077e8:	4b56      	ldr	r3, [pc, #344]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	4a55      	ldr	r2, [pc, #340]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80077ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80077f2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077f4:	4b53      	ldr	r3, [pc, #332]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	4950      	ldr	r1, [pc, #320]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 8007802:	4313      	orrs	r3, r2
 8007804:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b00      	cmp	r3, #0
 8007810:	d040      	beq.n	8007894 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	2b01      	cmp	r3, #1
 8007818:	d107      	bne.n	800782a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800781a:	4b4a      	ldr	r3, [pc, #296]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d115      	bne.n	8007852 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e085      	b.n	8007936 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	2b02      	cmp	r3, #2
 8007830:	d107      	bne.n	8007842 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007832:	4b44      	ldr	r3, [pc, #272]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d109      	bne.n	8007852 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	e079      	b.n	8007936 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007842:	4b40      	ldr	r3, [pc, #256]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 0302 	and.w	r3, r3, #2
 800784a:	2b00      	cmp	r3, #0
 800784c:	d101      	bne.n	8007852 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e071      	b.n	8007936 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007852:	4b3c      	ldr	r3, [pc, #240]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	f023 0203 	bic.w	r2, r3, #3
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	4939      	ldr	r1, [pc, #228]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 8007860:	4313      	orrs	r3, r2
 8007862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007864:	f7fb f878 	bl	8002958 <HAL_GetTick>
 8007868:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800786a:	e00a      	b.n	8007882 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800786c:	f7fb f874 	bl	8002958 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	f241 3288 	movw	r2, #5000	; 0x1388
 800787a:	4293      	cmp	r3, r2
 800787c:	d901      	bls.n	8007882 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e059      	b.n	8007936 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007882:	4b30      	ldr	r3, [pc, #192]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	f003 020c 	and.w	r2, r3, #12
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	429a      	cmp	r2, r3
 8007892:	d1eb      	bne.n	800786c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007894:	4b2a      	ldr	r3, [pc, #168]	; (8007940 <HAL_RCC_ClockConfig+0x1c4>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 030f 	and.w	r3, r3, #15
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d20c      	bcs.n	80078bc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078a2:	4b27      	ldr	r3, [pc, #156]	; (8007940 <HAL_RCC_ClockConfig+0x1c4>)
 80078a4:	683a      	ldr	r2, [r7, #0]
 80078a6:	b2d2      	uxtb	r2, r2
 80078a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078aa:	4b25      	ldr	r3, [pc, #148]	; (8007940 <HAL_RCC_ClockConfig+0x1c4>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 030f 	and.w	r3, r3, #15
 80078b2:	683a      	ldr	r2, [r7, #0]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d001      	beq.n	80078bc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e03c      	b.n	8007936 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f003 0304 	and.w	r3, r3, #4
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d008      	beq.n	80078da <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078c8:	4b1e      	ldr	r3, [pc, #120]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	491b      	ldr	r1, [pc, #108]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80078d6:	4313      	orrs	r3, r2
 80078d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f003 0308 	and.w	r3, r3, #8
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d009      	beq.n	80078fa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078e6:	4b17      	ldr	r3, [pc, #92]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	00db      	lsls	r3, r3, #3
 80078f4:	4913      	ldr	r1, [pc, #76]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 80078f6:	4313      	orrs	r3, r2
 80078f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80078fa:	f000 f82b 	bl	8007954 <HAL_RCC_GetSysClockFreq>
 80078fe:	4601      	mov	r1, r0
 8007900:	4b10      	ldr	r3, [pc, #64]	; (8007944 <HAL_RCC_ClockConfig+0x1c8>)
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007908:	22f0      	movs	r2, #240	; 0xf0
 800790a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	fa92 f2a2 	rbit	r2, r2
 8007912:	60fa      	str	r2, [r7, #12]
  return result;
 8007914:	68fa      	ldr	r2, [r7, #12]
 8007916:	fab2 f282 	clz	r2, r2
 800791a:	b2d2      	uxtb	r2, r2
 800791c:	40d3      	lsrs	r3, r2
 800791e:	4a0a      	ldr	r2, [pc, #40]	; (8007948 <HAL_RCC_ClockConfig+0x1cc>)
 8007920:	5cd3      	ldrb	r3, [r2, r3]
 8007922:	fa21 f303 	lsr.w	r3, r1, r3
 8007926:	4a09      	ldr	r2, [pc, #36]	; (800794c <HAL_RCC_ClockConfig+0x1d0>)
 8007928:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800792a:	4b09      	ldr	r3, [pc, #36]	; (8007950 <HAL_RCC_ClockConfig+0x1d4>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4618      	mov	r0, r3
 8007930:	f7fa ffd0 	bl	80028d4 <HAL_InitTick>

  return HAL_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3718      	adds	r7, #24
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	40023c00 	.word	0x40023c00
 8007944:	40023800 	.word	0x40023800
 8007948:	08017114 	.word	0x08017114
 800794c:	20000004 	.word	0x20000004
 8007950:	20000008 	.word	0x20000008

08007954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800795a:	2300      	movs	r3, #0
 800795c:	607b      	str	r3, [r7, #4]
 800795e:	2300      	movs	r3, #0
 8007960:	60fb      	str	r3, [r7, #12]
 8007962:	2300      	movs	r3, #0
 8007964:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007966:	2300      	movs	r3, #0
 8007968:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800796a:	4b63      	ldr	r3, [pc, #396]	; (8007af8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	f003 030c 	and.w	r3, r3, #12
 8007972:	2b04      	cmp	r3, #4
 8007974:	d007      	beq.n	8007986 <HAL_RCC_GetSysClockFreq+0x32>
 8007976:	2b08      	cmp	r3, #8
 8007978:	d008      	beq.n	800798c <HAL_RCC_GetSysClockFreq+0x38>
 800797a:	2b00      	cmp	r3, #0
 800797c:	f040 80b4 	bne.w	8007ae8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007980:	4b5e      	ldr	r3, [pc, #376]	; (8007afc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007982:	60bb      	str	r3, [r7, #8]
       break;
 8007984:	e0b3      	b.n	8007aee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007986:	4b5e      	ldr	r3, [pc, #376]	; (8007b00 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007988:	60bb      	str	r3, [r7, #8]
      break;
 800798a:	e0b0      	b.n	8007aee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800798c:	4b5a      	ldr	r3, [pc, #360]	; (8007af8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007994:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007996:	4b58      	ldr	r3, [pc, #352]	; (8007af8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d04a      	beq.n	8007a38 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079a2:	4b55      	ldr	r3, [pc, #340]	; (8007af8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	099b      	lsrs	r3, r3, #6
 80079a8:	f04f 0400 	mov.w	r4, #0
 80079ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80079b0:	f04f 0200 	mov.w	r2, #0
 80079b4:	ea03 0501 	and.w	r5, r3, r1
 80079b8:	ea04 0602 	and.w	r6, r4, r2
 80079bc:	4629      	mov	r1, r5
 80079be:	4632      	mov	r2, r6
 80079c0:	f04f 0300 	mov.w	r3, #0
 80079c4:	f04f 0400 	mov.w	r4, #0
 80079c8:	0154      	lsls	r4, r2, #5
 80079ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80079ce:	014b      	lsls	r3, r1, #5
 80079d0:	4619      	mov	r1, r3
 80079d2:	4622      	mov	r2, r4
 80079d4:	1b49      	subs	r1, r1, r5
 80079d6:	eb62 0206 	sbc.w	r2, r2, r6
 80079da:	f04f 0300 	mov.w	r3, #0
 80079de:	f04f 0400 	mov.w	r4, #0
 80079e2:	0194      	lsls	r4, r2, #6
 80079e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80079e8:	018b      	lsls	r3, r1, #6
 80079ea:	1a5b      	subs	r3, r3, r1
 80079ec:	eb64 0402 	sbc.w	r4, r4, r2
 80079f0:	f04f 0100 	mov.w	r1, #0
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	00e2      	lsls	r2, r4, #3
 80079fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80079fe:	00d9      	lsls	r1, r3, #3
 8007a00:	460b      	mov	r3, r1
 8007a02:	4614      	mov	r4, r2
 8007a04:	195b      	adds	r3, r3, r5
 8007a06:	eb44 0406 	adc.w	r4, r4, r6
 8007a0a:	f04f 0100 	mov.w	r1, #0
 8007a0e:	f04f 0200 	mov.w	r2, #0
 8007a12:	0262      	lsls	r2, r4, #9
 8007a14:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007a18:	0259      	lsls	r1, r3, #9
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	4614      	mov	r4, r2
 8007a1e:	4618      	mov	r0, r3
 8007a20:	4621      	mov	r1, r4
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f04f 0400 	mov.w	r4, #0
 8007a28:	461a      	mov	r2, r3
 8007a2a:	4623      	mov	r3, r4
 8007a2c:	f7f9 f868 	bl	8000b00 <__aeabi_uldivmod>
 8007a30:	4603      	mov	r3, r0
 8007a32:	460c      	mov	r4, r1
 8007a34:	60fb      	str	r3, [r7, #12]
 8007a36:	e049      	b.n	8007acc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a38:	4b2f      	ldr	r3, [pc, #188]	; (8007af8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	099b      	lsrs	r3, r3, #6
 8007a3e:	f04f 0400 	mov.w	r4, #0
 8007a42:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	ea03 0501 	and.w	r5, r3, r1
 8007a4e:	ea04 0602 	and.w	r6, r4, r2
 8007a52:	4629      	mov	r1, r5
 8007a54:	4632      	mov	r2, r6
 8007a56:	f04f 0300 	mov.w	r3, #0
 8007a5a:	f04f 0400 	mov.w	r4, #0
 8007a5e:	0154      	lsls	r4, r2, #5
 8007a60:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007a64:	014b      	lsls	r3, r1, #5
 8007a66:	4619      	mov	r1, r3
 8007a68:	4622      	mov	r2, r4
 8007a6a:	1b49      	subs	r1, r1, r5
 8007a6c:	eb62 0206 	sbc.w	r2, r2, r6
 8007a70:	f04f 0300 	mov.w	r3, #0
 8007a74:	f04f 0400 	mov.w	r4, #0
 8007a78:	0194      	lsls	r4, r2, #6
 8007a7a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007a7e:	018b      	lsls	r3, r1, #6
 8007a80:	1a5b      	subs	r3, r3, r1
 8007a82:	eb64 0402 	sbc.w	r4, r4, r2
 8007a86:	f04f 0100 	mov.w	r1, #0
 8007a8a:	f04f 0200 	mov.w	r2, #0
 8007a8e:	00e2      	lsls	r2, r4, #3
 8007a90:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007a94:	00d9      	lsls	r1, r3, #3
 8007a96:	460b      	mov	r3, r1
 8007a98:	4614      	mov	r4, r2
 8007a9a:	195b      	adds	r3, r3, r5
 8007a9c:	eb44 0406 	adc.w	r4, r4, r6
 8007aa0:	f04f 0100 	mov.w	r1, #0
 8007aa4:	f04f 0200 	mov.w	r2, #0
 8007aa8:	02a2      	lsls	r2, r4, #10
 8007aaa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007aae:	0299      	lsls	r1, r3, #10
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	4614      	mov	r4, r2
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	4621      	mov	r1, r4
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f04f 0400 	mov.w	r4, #0
 8007abe:	461a      	mov	r2, r3
 8007ac0:	4623      	mov	r3, r4
 8007ac2:	f7f9 f81d 	bl	8000b00 <__aeabi_uldivmod>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	460c      	mov	r4, r1
 8007aca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007acc:	4b0a      	ldr	r3, [pc, #40]	; (8007af8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	0c1b      	lsrs	r3, r3, #16
 8007ad2:	f003 0303 	and.w	r3, r3, #3
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	005b      	lsls	r3, r3, #1
 8007ada:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ae4:	60bb      	str	r3, [r7, #8]
      break;
 8007ae6:	e002      	b.n	8007aee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ae8:	4b04      	ldr	r3, [pc, #16]	; (8007afc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007aea:	60bb      	str	r3, [r7, #8]
      break;
 8007aec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007aee:	68bb      	ldr	r3, [r7, #8]
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007af8:	40023800 	.word	0x40023800
 8007afc:	00f42400 	.word	0x00f42400
 8007b00:	007a1200 	.word	0x007a1200

08007b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b04:	b480      	push	{r7}
 8007b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b08:	4b02      	ldr	r3, [pc, #8]	; (8007b14 <HAL_RCC_GetHCLKFreq+0x10>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr
 8007b14:	20000004 	.word	0x20000004

08007b18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8007b1e:	f7ff fff1 	bl	8007b04 <HAL_RCC_GetHCLKFreq>
 8007b22:	4601      	mov	r1, r0
 8007b24:	4b0b      	ldr	r3, [pc, #44]	; (8007b54 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8007b2c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8007b30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	fa92 f2a2 	rbit	r2, r2
 8007b38:	603a      	str	r2, [r7, #0]
  return result;
 8007b3a:	683a      	ldr	r2, [r7, #0]
 8007b3c:	fab2 f282 	clz	r2, r2
 8007b40:	b2d2      	uxtb	r2, r2
 8007b42:	40d3      	lsrs	r3, r2
 8007b44:	4a04      	ldr	r2, [pc, #16]	; (8007b58 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007b46:	5cd3      	ldrb	r3, [r2, r3]
 8007b48:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3708      	adds	r7, #8
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	40023800 	.word	0x40023800
 8007b58:	08017124 	.word	0x08017124

08007b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8007b62:	f7ff ffcf 	bl	8007b04 <HAL_RCC_GetHCLKFreq>
 8007b66:	4601      	mov	r1, r0
 8007b68:	4b0b      	ldr	r3, [pc, #44]	; (8007b98 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007b6a:	689b      	ldr	r3, [r3, #8]
 8007b6c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007b70:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8007b74:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	fa92 f2a2 	rbit	r2, r2
 8007b7c:	603a      	str	r2, [r7, #0]
  return result;
 8007b7e:	683a      	ldr	r2, [r7, #0]
 8007b80:	fab2 f282 	clz	r2, r2
 8007b84:	b2d2      	uxtb	r2, r2
 8007b86:	40d3      	lsrs	r3, r2
 8007b88:	4a04      	ldr	r2, [pc, #16]	; (8007b9c <HAL_RCC_GetPCLK2Freq+0x40>)
 8007b8a:	5cd3      	ldrb	r3, [r2, r3]
 8007b8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3708      	adds	r7, #8
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	40023800 	.word	0x40023800
 8007b9c:	08017124 	.word	0x08017124

08007ba0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b082      	sub	sp, #8
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	e022      	b.n	8007bf8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d105      	bne.n	8007bca <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f7fa f939 	bl	8001e3c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2203      	movs	r2, #3
 8007bce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f814 	bl	8007c00 <HAL_SD_InitCard>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d001      	beq.n	8007be2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e00a      	b.n	8007bf8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3708      	adds	r7, #8
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007c00:	b5b0      	push	{r4, r5, r7, lr}
 8007c02:	b08e      	sub	sp, #56	; 0x38
 8007c04:	af04      	add	r7, sp, #16
 8007c06:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007c10:	2300      	movs	r3, #0
 8007c12:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007c14:	2300      	movs	r3, #0
 8007c16:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007c1c:	2376      	movs	r3, #118	; 0x76
 8007c1e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681d      	ldr	r5, [r3, #0]
 8007c24:	466c      	mov	r4, sp
 8007c26:	f107 0314 	add.w	r3, r7, #20
 8007c2a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007c2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007c32:	f107 0308 	add.w	r3, r7, #8
 8007c36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c38:	4628      	mov	r0, r5
 8007c3a:	f002 fb45 	bl	800a2c8 <SDIO_Init>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007c44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d001      	beq.n	8007c50 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e031      	b.n	8007cb4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007c50:	4b1a      	ldr	r3, [pc, #104]	; (8007cbc <HAL_SD_InitCard+0xbc>)
 8007c52:	2200      	movs	r2, #0
 8007c54:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f002 fb7a 	bl	800a354 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007c60:	4b16      	ldr	r3, [pc, #88]	; (8007cbc <HAL_SD_InitCard+0xbc>)
 8007c62:	2201      	movs	r2, #1
 8007c64:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f001 f8f0 	bl	8008e4c <SD_PowerON>
 8007c6c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c6e:	6a3b      	ldr	r3, [r7, #32]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00b      	beq.n	8007c8c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c80:	6a3b      	ldr	r3, [r7, #32]
 8007c82:	431a      	orrs	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e013      	b.n	8007cb4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f001 f80f 	bl	8008cb0 <SD_InitCard>
 8007c92:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00b      	beq.n	8007cb2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ca6:	6a3b      	ldr	r3, [r7, #32]
 8007ca8:	431a      	orrs	r2, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e000      	b.n	8007cb4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3728      	adds	r7, #40	; 0x28
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bdb0      	pop	{r4, r5, r7, pc}
 8007cbc:	422580a0 	.word	0x422580a0

08007cc0 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b092      	sub	sp, #72	; 0x48
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007cce:	f7fa fe43 	bl	8002958 <HAL_GetTick>
 8007cd2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d107      	bne.n	8007cf2 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e1d9      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	f040 81cc 	bne.w	8008098 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2200      	movs	r2, #0
 8007d04:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007d06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	441a      	add	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d907      	bls.n	8007d24 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d18:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	e1c0      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2203      	movs	r2, #3
 8007d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2200      	movs	r2, #0
 8007d32:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d002      	beq.n	8007d42 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d3e:	025b      	lsls	r3, r3, #9
 8007d40:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f002 fb90 	bl	800a470 <SDMMC_CmdBlockLength>
 8007d50:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00f      	beq.n	8007d78 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a9b      	ldr	r2, [pc, #620]	; (8007fcc <HAL_SD_ReadBlocks+0x30c>)
 8007d5e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d66:	431a      	orrs	r2, r3
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e196      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007d78:	f04f 33ff 	mov.w	r3, #4294967295
 8007d7c:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	025b      	lsls	r3, r3, #9
 8007d82:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007d84:	2390      	movs	r3, #144	; 0x90
 8007d86:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007d88:	2302      	movs	r3, #2
 8007d8a:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007d90:	2301      	movs	r3, #1
 8007d92:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f107 0214 	add.w	r2, r7, #20
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f002 fb3b 	bl	800a41a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d90a      	bls.n	8007dc0 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2202      	movs	r2, #2
 8007dae:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007db6:	4618      	mov	r0, r3
 8007db8:	f002 fb9e 	bl	800a4f8 <SDMMC_CmdReadMultiBlock>
 8007dbc:	6478      	str	r0, [r7, #68]	; 0x44
 8007dbe:	e009      	b.n	8007dd4 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f002 fb71 	bl	800a4b4 <SDMMC_CmdReadSingleBlock>
 8007dd2:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d012      	beq.n	8007e00 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a7b      	ldr	r2, [pc, #492]	; (8007fcc <HAL_SD_ReadBlocks+0x30c>)
 8007de0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007de6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007de8:	431a      	orrs	r2, r3
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e152      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007e04:	e061      	b.n	8007eca <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d03c      	beq.n	8007e8e <HAL_SD_ReadBlocks+0x1ce>
 8007e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d039      	beq.n	8007e8e <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	643b      	str	r3, [r7, #64]	; 0x40
 8007e1e:	e033      	b.n	8007e88 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4618      	mov	r0, r3
 8007e26:	f002 fa79 	bl	800a31c <SDIO_ReadFIFO>
 8007e2a:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8007e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e2e:	b2da      	uxtb	r2, r3
 8007e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e32:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e36:	3301      	adds	r3, #1
 8007e38:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8007e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e42:	0a1b      	lsrs	r3, r3, #8
 8007e44:	b2da      	uxtb	r2, r3
 8007e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e48:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e52:	3b01      	subs	r3, #1
 8007e54:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e58:	0c1b      	lsrs	r3, r3, #16
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e5e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e62:	3301      	adds	r3, #1
 8007e64:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e6e:	0e1b      	lsrs	r3, r3, #24
 8007e70:	b2da      	uxtb	r2, r3
 8007e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e74:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e78:	3301      	adds	r3, #1
 8007e7a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8007e82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e84:	3301      	adds	r3, #1
 8007e86:	643b      	str	r3, [r7, #64]	; 0x40
 8007e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e8a:	2b07      	cmp	r3, #7
 8007e8c:	d9c8      	bls.n	8007e20 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007e8e:	f7fa fd63 	bl	8002958 <HAL_GetTick>
 8007e92:	4602      	mov	r2, r0
 8007e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e96:	1ad3      	subs	r3, r2, r3
 8007e98:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d902      	bls.n	8007ea4 <HAL_SD_ReadBlocks+0x1e4>
 8007e9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d112      	bne.n	8007eca <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a48      	ldr	r2, [pc, #288]	; (8007fcc <HAL_SD_ReadBlocks+0x30c>)
 8007eaa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e0ed      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ed0:	f240 332a 	movw	r3, #810	; 0x32a
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d095      	beq.n	8007e06 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d022      	beq.n	8007f2e <HAL_SD_ReadBlocks+0x26e>
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d91f      	bls.n	8007f2e <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ef2:	2b03      	cmp	r3, #3
 8007ef4:	d01b      	beq.n	8007f2e <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f002 fb62 	bl	800a5c4 <SDMMC_CmdStopTransfer>
 8007f00:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8007f02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d012      	beq.n	8007f2e <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a2f      	ldr	r2, [pc, #188]	; (8007fcc <HAL_SD_ReadBlocks+0x30c>)
 8007f0e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f16:	431a      	orrs	r2, r3
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e0bb      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f34:	f003 0308 	and.w	r3, r3, #8
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d012      	beq.n	8007f62 <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a22      	ldr	r2, [pc, #136]	; (8007fcc <HAL_SD_ReadBlocks+0x30c>)
 8007f42:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f48:	f043 0208 	orr.w	r2, r3, #8
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e0a1      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f68:	f003 0302 	and.w	r3, r3, #2
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d012      	beq.n	8007f96 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a15      	ldr	r2, [pc, #84]	; (8007fcc <HAL_SD_ReadBlocks+0x30c>)
 8007f76:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f7c:	f043 0202 	orr.w	r2, r3, #2
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e087      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f9c:	f003 0320 	and.w	r3, r3, #32
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d064      	beq.n	800806e <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a08      	ldr	r2, [pc, #32]	; (8007fcc <HAL_SD_ReadBlocks+0x30c>)
 8007faa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fb0:	f043 0220 	orr.w	r2, r3, #32
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e06d      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
 8007fca:	bf00      	nop
 8007fcc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f002 f9a1 	bl	800a31c <SDIO_ReadFIFO>
 8007fda:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8007fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fde:	b2da      	uxtb	r2, r3
 8007fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007fea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fec:	3b01      	subs	r3, #1
 8007fee:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8007ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff2:	0a1b      	lsrs	r3, r3, #8
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ff8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008002:	3b01      	subs	r3, #1
 8008004:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008008:	0c1b      	lsrs	r3, r3, #16
 800800a:	b2da      	uxtb	r2, r3
 800800c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800800e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008012:	3301      	adds	r3, #1
 8008014:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008018:	3b01      	subs	r3, #1
 800801a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800801c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800801e:	0e1b      	lsrs	r3, r3, #24
 8008020:	b2da      	uxtb	r2, r3
 8008022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008024:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008028:	3301      	adds	r3, #1
 800802a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800802c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800802e:	3b01      	subs	r3, #1
 8008030:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008032:	f7fa fc91 	bl	8002958 <HAL_GetTick>
 8008036:	4602      	mov	r2, r0
 8008038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803a:	1ad3      	subs	r3, r2, r3
 800803c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800803e:	429a      	cmp	r2, r3
 8008040:	d902      	bls.n	8008048 <HAL_SD_ReadBlocks+0x388>
 8008042:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008044:	2b00      	cmp	r3, #0
 8008046:	d112      	bne.n	800806e <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a18      	ldr	r2, [pc, #96]	; (80080b0 <HAL_SD_ReadBlocks+0x3f0>)
 800804e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008054:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	e01b      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008074:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008078:	2b00      	cmp	r3, #0
 800807a:	d002      	beq.n	8008082 <HAL_SD_ReadBlocks+0x3c2>
 800807c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1a6      	bne.n	8007fd0 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f240 523a 	movw	r2, #1338	; 0x53a
 800808a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008094:	2300      	movs	r3, #0
 8008096:	e006      	b.n	80080a6 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
  }
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3748      	adds	r7, #72	; 0x48
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	004005ff 	.word	0x004005ff

080080b4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b092      	sub	sp, #72	; 0x48
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
 80080c0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80080c2:	f7fa fc49 	bl	8002958 <HAL_GetTick>
 80080c6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d107      	bne.n	80080e6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080da:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e184      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	f040 8177 	bne.w	80083e2 <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80080fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	441a      	add	r2, r3
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008104:	429a      	cmp	r2, r3
 8008106:	d907      	bls.n	8008118 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008114:	2301      	movs	r3, #1
 8008116:	e16b      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2203      	movs	r2, #3
 800811c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2200      	movs	r2, #0
 8008126:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800812c:	2b01      	cmp	r3, #1
 800812e:	d002      	beq.n	8008136 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008132:	025b      	lsls	r3, r3, #9
 8008134:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800813e:	4618      	mov	r0, r3
 8008140:	f002 f996 	bl	800a470 <SDMMC_CmdBlockLength>
 8008144:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8008146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008148:	2b00      	cmp	r3, #0
 800814a:	d00f      	beq.n	800816c <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a9d      	ldr	r2, [pc, #628]	; (80083c8 <HAL_SD_WriteBlocks+0x314>)
 8008152:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800815a:	431a      	orrs	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e141      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800816c:	f04f 33ff 	mov.w	r3, #4294967295
 8008170:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	025b      	lsls	r3, r3, #9
 8008176:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008178:	2390      	movs	r3, #144	; 0x90
 800817a:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800817c:	2300      	movs	r3, #0
 800817e:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008180:	2300      	movs	r3, #0
 8008182:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008184:	2301      	movs	r3, #1
 8008186:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f107 0218 	add.w	r2, r7, #24
 8008190:	4611      	mov	r1, r2
 8008192:	4618      	mov	r0, r3
 8008194:	f002 f941 	bl	800a41a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	2b01      	cmp	r3, #1
 800819c:	d90a      	bls.n	80081b4 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2220      	movs	r2, #32
 80081a2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80081aa:	4618      	mov	r0, r3
 80081ac:	f002 f9e8 	bl	800a580 <SDMMC_CmdWriteMultiBlock>
 80081b0:	6478      	str	r0, [r7, #68]	; 0x44
 80081b2:	e009      	b.n	80081c8 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2210      	movs	r2, #16
 80081b8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80081c0:	4618      	mov	r0, r3
 80081c2:	f002 f9bb 	bl	800a53c <SDMMC_CmdWriteSingleBlock>
 80081c6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80081c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d012      	beq.n	80081f4 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a7d      	ldr	r2, [pc, #500]	; (80083c8 <HAL_SD_WriteBlocks+0x314>)
 80081d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081dc:	431a      	orrs	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2200      	movs	r2, #0
 80081ee:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e0fd      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80081f8:	e065      	b.n	80082c6 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008200:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008204:	2b00      	cmp	r3, #0
 8008206:	d040      	beq.n	800828a <HAL_SD_WriteBlocks+0x1d6>
 8008208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800820a:	2b00      	cmp	r3, #0
 800820c:	d03d      	beq.n	800828a <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800820e:	2300      	movs	r3, #0
 8008210:	643b      	str	r3, [r7, #64]	; 0x40
 8008212:	e037      	b.n	8008284 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8008214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800821a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800821c:	3301      	adds	r3, #1
 800821e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008220:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008222:	3b01      	subs	r3, #1
 8008224:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	021a      	lsls	r2, r3, #8
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	4313      	orrs	r3, r2
 8008230:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008234:	3301      	adds	r3, #1
 8008236:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008238:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800823a:	3b01      	subs	r3, #1
 800823c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800823e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	041a      	lsls	r2, r3, #16
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	4313      	orrs	r3, r2
 8008248:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800824a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800824c:	3301      	adds	r3, #1
 800824e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008250:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008252:	3b01      	subs	r3, #1
 8008254:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	061a      	lsls	r2, r3, #24
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	4313      	orrs	r3, r2
 8008260:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008264:	3301      	adds	r3, #1
 8008266:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800826a:	3b01      	subs	r3, #1
 800826c:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f107 0214 	add.w	r2, r7, #20
 8008276:	4611      	mov	r1, r2
 8008278:	4618      	mov	r0, r3
 800827a:	f002 f85b 	bl	800a334 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800827e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008280:	3301      	adds	r3, #1
 8008282:	643b      	str	r3, [r7, #64]	; 0x40
 8008284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008286:	2b07      	cmp	r3, #7
 8008288:	d9c4      	bls.n	8008214 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800828a:	f7fa fb65 	bl	8002958 <HAL_GetTick>
 800828e:	4602      	mov	r2, r0
 8008290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008292:	1ad3      	subs	r3, r2, r3
 8008294:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008296:	429a      	cmp	r2, r3
 8008298:	d902      	bls.n	80082a0 <HAL_SD_WriteBlocks+0x1ec>
 800829a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800829c:	2b00      	cmp	r3, #0
 800829e:	d112      	bne.n	80082c6 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a48      	ldr	r2, [pc, #288]	; (80083c8 <HAL_SD_WriteBlocks+0x314>)
 80082a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082ae:	431a      	orrs	r2, r3
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2200      	movs	r2, #0
 80082c0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80082c2:	2303      	movs	r3, #3
 80082c4:	e094      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082cc:	f240 331a 	movw	r3, #794	; 0x31a
 80082d0:	4013      	ands	r3, r2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d091      	beq.n	80081fa <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d022      	beq.n	800832a <HAL_SD_WriteBlocks+0x276>
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d91f      	bls.n	800832a <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ee:	2b03      	cmp	r3, #3
 80082f0:	d01b      	beq.n	800832a <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4618      	mov	r0, r3
 80082f8:	f002 f964 	bl	800a5c4 <SDMMC_CmdStopTransfer>
 80082fc:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80082fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008300:	2b00      	cmp	r3, #0
 8008302:	d012      	beq.n	800832a <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a2f      	ldr	r2, [pc, #188]	; (80083c8 <HAL_SD_WriteBlocks+0x314>)
 800830a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008312:	431a      	orrs	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2200      	movs	r2, #0
 8008324:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	e062      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008330:	f003 0308 	and.w	r3, r3, #8
 8008334:	2b00      	cmp	r3, #0
 8008336:	d012      	beq.n	800835e <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a22      	ldr	r2, [pc, #136]	; (80083c8 <HAL_SD_WriteBlocks+0x314>)
 800833e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008344:	f043 0208 	orr.w	r2, r3, #8
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2200      	movs	r2, #0
 8008358:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e048      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008364:	f003 0302 	and.w	r3, r3, #2
 8008368:	2b00      	cmp	r3, #0
 800836a:	d012      	beq.n	8008392 <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a15      	ldr	r2, [pc, #84]	; (80083c8 <HAL_SD_WriteBlocks+0x314>)
 8008372:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008378:	f043 0202 	orr.w	r2, r3, #2
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2200      	movs	r2, #0
 800838c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	e02e      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008398:	f003 0310 	and.w	r3, r3, #16
 800839c:	2b00      	cmp	r3, #0
 800839e:	d015      	beq.n	80083cc <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a08      	ldr	r2, [pc, #32]	; (80083c8 <HAL_SD_WriteBlocks+0x314>)
 80083a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ac:	f043 0210 	orr.w	r2, r3, #16
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80083c2:	2301      	movs	r3, #1
 80083c4:	e014      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
 80083c6:	bf00      	nop
 80083c8:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f240 523a 	movw	r2, #1338	; 0x53a
 80083d4:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2201      	movs	r2, #1
 80083da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80083de:	2300      	movs	r3, #0
 80083e0:	e006      	b.n	80083f0 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
  }
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3748      	adds	r7, #72	; 0x48
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008404:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800840c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008410:	2b00      	cmp	r3, #0
 8008412:	d008      	beq.n	8008426 <HAL_SD_IRQHandler+0x2e>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f003 0308 	and.w	r3, r3, #8
 800841a:	2b00      	cmp	r3, #0
 800841c:	d003      	beq.n	8008426 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 ff2a 	bl	8009278 <SD_Read_IT>
 8008424:	e157      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800842c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008430:	2b00      	cmp	r3, #0
 8008432:	f000 808f 	beq.w	8008554 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800843e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	6812      	ldr	r2, [r2, #0]
 800844a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800844e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008452:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f022 0201 	bic.w	r2, r2, #1
 8008462:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f003 0308 	and.w	r3, r3, #8
 800846a:	2b00      	cmp	r3, #0
 800846c:	d039      	beq.n	80084e2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f003 0302 	and.w	r3, r3, #2
 8008474:	2b00      	cmp	r3, #0
 8008476:	d104      	bne.n	8008482 <HAL_SD_IRQHandler+0x8a>
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f003 0320 	and.w	r3, r3, #32
 800847e:	2b00      	cmp	r3, #0
 8008480:	d011      	beq.n	80084a6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4618      	mov	r0, r3
 8008488:	f002 f89c 	bl	800a5c4 <SDMMC_CmdStopTransfer>
 800848c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d008      	beq.n	80084a6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	431a      	orrs	r2, r3
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 f921 	bl	80086e8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f240 523a 	movw	r2, #1338	; 0x53a
 80084ae:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f003 0301 	and.w	r3, r3, #1
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d104      	bne.n	80084d2 <HAL_SD_IRQHandler+0xda>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f003 0302 	and.w	r3, r3, #2
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d003      	beq.n	80084da <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f004 f8c8 	bl	800c668 <HAL_SD_RxCpltCallback>
 80084d8:	e0fd      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f004 f8ba 	bl	800c654 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80084e0:	e0f9      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	f000 80f4 	beq.w	80086d6 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f003 0320 	and.w	r3, r3, #32
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d011      	beq.n	800851c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4618      	mov	r0, r3
 80084fe:	f002 f861 	bl	800a5c4 <SDMMC_CmdStopTransfer>
 8008502:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d008      	beq.n	800851c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	431a      	orrs	r2, r3
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f8e6 	bl	80086e8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f003 0301 	and.w	r3, r3, #1
 8008522:	2b00      	cmp	r3, #0
 8008524:	f040 80d7 	bne.w	80086d6 <HAL_SD_IRQHandler+0x2de>
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f003 0302 	and.w	r3, r3, #2
 800852e:	2b00      	cmp	r3, #0
 8008530:	f040 80d1 	bne.w	80086d6 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f022 0208 	bic.w	r2, r2, #8
 8008542:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2201      	movs	r2, #1
 8008548:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f004 f881 	bl	800c654 <HAL_SD_TxCpltCallback>
}
 8008552:	e0c0      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800855a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800855e:	2b00      	cmp	r3, #0
 8008560:	d008      	beq.n	8008574 <HAL_SD_IRQHandler+0x17c>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f003 0308 	and.w	r3, r3, #8
 8008568:	2b00      	cmp	r3, #0
 800856a:	d003      	beq.n	8008574 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 fed4 	bl	800931a <SD_Write_IT>
 8008572:	e0b0      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800857a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 80a9 	beq.w	80086d6 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b00      	cmp	r3, #0
 8008590:	d005      	beq.n	800859e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008596:	f043 0202 	orr.w	r2, r3, #2
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085a4:	f003 0308 	and.w	r3, r3, #8
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d005      	beq.n	80085b8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b0:	f043 0208 	orr.w	r2, r3, #8
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085be:	f003 0320 	and.w	r3, r3, #32
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d005      	beq.n	80085d2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ca:	f043 0220 	orr.w	r2, r3, #32
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d8:	f003 0310 	and.w	r3, r3, #16
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d005      	beq.n	80085ec <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e4:	f043 0210 	orr.w	r2, r3, #16
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f240 723a 	movw	r2, #1850	; 0x73a
 80085f4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	6812      	ldr	r2, [r2, #0]
 8008600:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8008604:	f023 0302 	bic.w	r3, r3, #2
 8008608:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4618      	mov	r0, r3
 8008610:	f001 ffd8 	bl	800a5c4 <SDMMC_CmdStopTransfer>
 8008614:	4602      	mov	r2, r0
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861a:	431a      	orrs	r2, r3
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f003 0308 	and.w	r3, r3, #8
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2201      	movs	r2, #1
 800862e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 f855 	bl	80086e8 <HAL_SD_ErrorCallback>
}
 800863e:	e04a      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008646:	2b00      	cmp	r3, #0
 8008648:	d045      	beq.n	80086d6 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f003 0310 	and.w	r3, r3, #16
 8008650:	2b00      	cmp	r3, #0
 8008652:	d104      	bne.n	800865e <HAL_SD_IRQHandler+0x266>
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f003 0320 	and.w	r3, r3, #32
 800865a:	2b00      	cmp	r3, #0
 800865c:	d011      	beq.n	8008682 <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008662:	4a1f      	ldr	r2, [pc, #124]	; (80086e0 <HAL_SD_IRQHandler+0x2e8>)
 8008664:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800866a:	4618      	mov	r0, r3
 800866c:	f7fb fca4 	bl	8003fb8 <HAL_DMA_Abort_IT>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d02f      	beq.n	80086d6 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800867a:	4618      	mov	r0, r3
 800867c:	f000 faaa 	bl	8008bd4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008680:	e029      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f003 0301 	and.w	r3, r3, #1
 8008688:	2b00      	cmp	r3, #0
 800868a:	d104      	bne.n	8008696 <HAL_SD_IRQHandler+0x29e>
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f003 0302 	and.w	r3, r3, #2
 8008692:	2b00      	cmp	r3, #0
 8008694:	d011      	beq.n	80086ba <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800869a:	4a12      	ldr	r2, [pc, #72]	; (80086e4 <HAL_SD_IRQHandler+0x2ec>)
 800869c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7fb fc88 	bl	8003fb8 <HAL_DMA_Abort_IT>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d013      	beq.n	80086d6 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b2:	4618      	mov	r0, r3
 80086b4:	f000 fac5 	bl	8008c42 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80086b8:	e00d      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2200      	movs	r2, #0
 80086be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f003 ffb6 	bl	800c640 <HAL_SD_AbortCallback>
}
 80086d4:	e7ff      	b.n	80086d6 <HAL_SD_IRQHandler+0x2de>
 80086d6:	bf00      	nop
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	08008bd5 	.word	0x08008bd5
 80086e4:	08008c43 	.word	0x08008c43

080086e8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bc80      	pop	{r7}
 80086f8:	4770      	bx	lr
	...

080086fc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800870a:	0f9b      	lsrs	r3, r3, #30
 800870c:	b2da      	uxtb	r2, r3
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008716:	0e9b      	lsrs	r3, r3, #26
 8008718:	b2db      	uxtb	r3, r3
 800871a:	f003 030f 	and.w	r3, r3, #15
 800871e:	b2da      	uxtb	r2, r3
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008728:	0e1b      	lsrs	r3, r3, #24
 800872a:	b2db      	uxtb	r3, r3
 800872c:	f003 0303 	and.w	r3, r3, #3
 8008730:	b2da      	uxtb	r2, r3
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800873a:	0c1b      	lsrs	r3, r3, #16
 800873c:	b2da      	uxtb	r2, r3
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008746:	0a1b      	lsrs	r3, r3, #8
 8008748:	b2da      	uxtb	r2, r3
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008752:	b2da      	uxtb	r2, r3
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800875c:	0d1b      	lsrs	r3, r3, #20
 800875e:	b29a      	uxth	r2, r3
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008768:	0c1b      	lsrs	r3, r3, #16
 800876a:	b2db      	uxtb	r3, r3
 800876c:	f003 030f 	and.w	r3, r3, #15
 8008770:	b2da      	uxtb	r2, r3
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800877a:	0bdb      	lsrs	r3, r3, #15
 800877c:	b2db      	uxtb	r3, r3
 800877e:	f003 0301 	and.w	r3, r3, #1
 8008782:	b2da      	uxtb	r2, r3
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800878c:	0b9b      	lsrs	r3, r3, #14
 800878e:	b2db      	uxtb	r3, r3
 8008790:	f003 0301 	and.w	r3, r3, #1
 8008794:	b2da      	uxtb	r2, r3
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800879e:	0b5b      	lsrs	r3, r3, #13
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	b2da      	uxtb	r2, r3
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087b0:	0b1b      	lsrs	r3, r3, #12
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	b2da      	uxtb	r2, r3
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2200      	movs	r2, #0
 80087c2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d163      	bne.n	8008894 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087d0:	009a      	lsls	r2, r3, #2
 80087d2:	f640 73fc 	movw	r3, #4092	; 0xffc
 80087d6:	4013      	ands	r3, r2
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80087dc:	0f92      	lsrs	r2, r2, #30
 80087de:	431a      	orrs	r2, r3
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087e8:	0edb      	lsrs	r3, r3, #27
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	f003 0307 	and.w	r3, r3, #7
 80087f0:	b2da      	uxtb	r2, r3
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087fa:	0e1b      	lsrs	r3, r3, #24
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	f003 0307 	and.w	r3, r3, #7
 8008802:	b2da      	uxtb	r2, r3
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800880c:	0d5b      	lsrs	r3, r3, #21
 800880e:	b2db      	uxtb	r3, r3
 8008810:	f003 0307 	and.w	r3, r3, #7
 8008814:	b2da      	uxtb	r2, r3
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800881e:	0c9b      	lsrs	r3, r3, #18
 8008820:	b2db      	uxtb	r3, r3
 8008822:	f003 0307 	and.w	r3, r3, #7
 8008826:	b2da      	uxtb	r2, r3
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008830:	0bdb      	lsrs	r3, r3, #15
 8008832:	b2db      	uxtb	r3, r3
 8008834:	f003 0307 	and.w	r3, r3, #7
 8008838:	b2da      	uxtb	r2, r3
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	1c5a      	adds	r2, r3, #1
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	7e1b      	ldrb	r3, [r3, #24]
 800884c:	b2db      	uxtb	r3, r3
 800884e:	f003 0307 	and.w	r3, r3, #7
 8008852:	3302      	adds	r3, #2
 8008854:	2201      	movs	r2, #1
 8008856:	fa02 f303 	lsl.w	r3, r2, r3
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800885e:	fb02 f203 	mul.w	r2, r2, r3
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	7a1b      	ldrb	r3, [r3, #8]
 800886a:	b2db      	uxtb	r3, r3
 800886c:	f003 030f 	and.w	r3, r3, #15
 8008870:	2201      	movs	r2, #1
 8008872:	409a      	lsls	r2, r3
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008880:	0a52      	lsrs	r2, r2, #9
 8008882:	fb02 f203 	mul.w	r2, r2, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008890:	661a      	str	r2, [r3, #96]	; 0x60
 8008892:	e031      	b.n	80088f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008898:	2b01      	cmp	r3, #1
 800889a:	d11d      	bne.n	80088d8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088a0:	041b      	lsls	r3, r3, #16
 80088a2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088aa:	0c1b      	lsrs	r3, r3, #16
 80088ac:	431a      	orrs	r2, r3
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	3301      	adds	r3, #1
 80088b8:	029a      	lsls	r2, r3, #10
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088cc:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	661a      	str	r2, [r3, #96]	; 0x60
 80088d6:	e00f      	b.n	80088f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a58      	ldr	r2, [pc, #352]	; (8008a40 <HAL_SD_GetCardCSD+0x344>)
 80088de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	e09d      	b.n	8008a34 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088fc:	0b9b      	lsrs	r3, r3, #14
 80088fe:	b2db      	uxtb	r3, r3
 8008900:	f003 0301 	and.w	r3, r3, #1
 8008904:	b2da      	uxtb	r2, r3
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800890e:	09db      	lsrs	r3, r3, #7
 8008910:	b2db      	uxtb	r3, r3
 8008912:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008916:	b2da      	uxtb	r2, r3
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008920:	b2db      	uxtb	r3, r3
 8008922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008926:	b2da      	uxtb	r2, r3
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008930:	0fdb      	lsrs	r3, r3, #31
 8008932:	b2da      	uxtb	r2, r3
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800893c:	0f5b      	lsrs	r3, r3, #29
 800893e:	b2db      	uxtb	r3, r3
 8008940:	f003 0303 	and.w	r3, r3, #3
 8008944:	b2da      	uxtb	r2, r3
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800894e:	0e9b      	lsrs	r3, r3, #26
 8008950:	b2db      	uxtb	r3, r3
 8008952:	f003 0307 	and.w	r3, r3, #7
 8008956:	b2da      	uxtb	r2, r3
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008960:	0d9b      	lsrs	r3, r3, #22
 8008962:	b2db      	uxtb	r3, r3
 8008964:	f003 030f 	and.w	r3, r3, #15
 8008968:	b2da      	uxtb	r2, r3
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008972:	0d5b      	lsrs	r3, r3, #21
 8008974:	b2db      	uxtb	r3, r3
 8008976:	f003 0301 	and.w	r3, r3, #1
 800897a:	b2da      	uxtb	r2, r3
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800898e:	0c1b      	lsrs	r3, r3, #16
 8008990:	b2db      	uxtb	r3, r3
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	b2da      	uxtb	r2, r3
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089a2:	0bdb      	lsrs	r3, r3, #15
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	b2da      	uxtb	r2, r3
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089b6:	0b9b      	lsrs	r3, r3, #14
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	f003 0301 	and.w	r3, r3, #1
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089ca:	0b5b      	lsrs	r3, r3, #13
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	b2da      	uxtb	r2, r3
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089de:	0b1b      	lsrs	r3, r3, #12
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089f2:	0a9b      	lsrs	r3, r3, #10
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	f003 0303 	and.w	r3, r3, #3
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a06:	0a1b      	lsrs	r3, r3, #8
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	f003 0303 	and.w	r3, r3, #3
 8008a0e:	b2da      	uxtb	r2, r3
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a1a:	085b      	lsrs	r3, r3, #1
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a22:	b2da      	uxtb	r2, r3
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008a32:	2300      	movs	r3, #0
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bc80      	pop	{r7}
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	004005ff 	.word	0x004005ff

08008a44 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bc80      	pop	{r7}
 8008a98:	4770      	bx	lr
	...

08008a9c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008a9c:	b5b0      	push	{r4, r5, r7, lr}
 8008a9e:	b08e      	sub	sp, #56	; 0x38
 8008aa0:	af04      	add	r7, sp, #16
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2203      	movs	r2, #3
 8008aaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ab2:	2b03      	cmp	r3, #3
 8008ab4:	d02e      	beq.n	8008b14 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008abc:	d106      	bne.n	8008acc <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	639a      	str	r2, [r3, #56]	; 0x38
 8008aca:	e029      	b.n	8008b20 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ad2:	d10a      	bne.n	8008aea <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 fa6f 	bl	8008fb8 <SD_WideBus_Enable>
 8008ada:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae2:	431a      	orrs	r2, r3
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	639a      	str	r2, [r3, #56]	; 0x38
 8008ae8:	e01a      	b.n	8008b20 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d10a      	bne.n	8008b06 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 faac 	bl	800904e <SD_WideBus_Disable>
 8008af6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afe:	431a      	orrs	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	639a      	str	r2, [r3, #56]	; 0x38
 8008b04:	e00c      	b.n	8008b20 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	639a      	str	r2, [r3, #56]	; 0x38
 8008b12:	e005      	b.n	8008b20 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b18:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d009      	beq.n	8008b3c <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a18      	ldr	r2, [pc, #96]	; (8008b90 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8008b2e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e024      	b.n	8008b86 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	689b      	ldr	r3, [r3, #8]
 8008b46:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	68db      	ldr	r3, [r3, #12]
 8008b4c:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	695b      	ldr	r3, [r3, #20]
 8008b56:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	699b      	ldr	r3, [r3, #24]
 8008b5c:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681d      	ldr	r5, [r3, #0]
 8008b62:	466c      	mov	r4, sp
 8008b64:	f107 0318 	add.w	r3, r7, #24
 8008b68:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008b6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008b70:	f107 030c 	add.w	r3, r7, #12
 8008b74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008b76:	4628      	mov	r0, r5
 8008b78:	f001 fba6 	bl	800a2c8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3728      	adds	r7, #40	; 0x28
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	004005ff 	.word	0x004005ff

08008b94 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b086      	sub	sp, #24
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008ba0:	f107 030c 	add.w	r3, r7, #12
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f9de 	bl	8008f68 <SD_SendStatus>
 8008bac:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d005      	beq.n	8008bc0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	431a      	orrs	r2, r3
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	0a5b      	lsrs	r3, r3, #9
 8008bc4:	f003 030f 	and.w	r3, r3, #15
 8008bc8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008bca:	693b      	ldr	r3, [r7, #16]
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3718      	adds	r7, #24
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f240 523a 	movw	r2, #1338	; 0x53a
 8008bea:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f7ff ffd1 	bl	8008b94 <HAL_SD_GetCardState>
 8008bf2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	2b06      	cmp	r3, #6
 8008c06:	d002      	beq.n	8008c0e <SD_DMATxAbort+0x3a>
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	2b05      	cmp	r3, #5
 8008c0c:	d10a      	bne.n	8008c24 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4618      	mov	r0, r3
 8008c14:	f001 fcd6 	bl	800a5c4 <SDMMC_CmdStopTransfer>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c1e:	431a      	orrs	r2, r3
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d103      	bne.n	8008c34 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f003 fd07 	bl	800c640 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008c32:	e002      	b.n	8008c3a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008c34:	68f8      	ldr	r0, [r7, #12]
 8008c36:	f7ff fd57 	bl	80086e8 <HAL_SD_ErrorCallback>
}
 8008c3a:	bf00      	nop
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}

08008c42 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008c42:	b580      	push	{r7, lr}
 8008c44:	b084      	sub	sp, #16
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c4e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f240 523a 	movw	r2, #1338	; 0x53a
 8008c58:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f7ff ff9a 	bl	8008b94 <HAL_SD_GetCardState>
 8008c60:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2201      	movs	r2, #1
 8008c66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	2b06      	cmp	r3, #6
 8008c74:	d002      	beq.n	8008c7c <SD_DMARxAbort+0x3a>
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	2b05      	cmp	r3, #5
 8008c7a:	d10a      	bne.n	8008c92 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4618      	mov	r0, r3
 8008c82:	f001 fc9f 	bl	800a5c4 <SDMMC_CmdStopTransfer>
 8008c86:	4602      	mov	r2, r0
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8c:	431a      	orrs	r2, r3
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d103      	bne.n	8008ca2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f003 fcd0 	bl	800c640 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008ca0:	e002      	b.n	8008ca8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008ca2:	68f8      	ldr	r0, [r7, #12]
 8008ca4:	f7ff fd20 	bl	80086e8 <HAL_SD_ErrorCallback>
}
 8008ca8:	bf00      	nop
 8008caa:	3710      	adds	r7, #16
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008cb0:	b5b0      	push	{r4, r5, r7, lr}
 8008cb2:	b094      	sub	sp, #80	; 0x50
 8008cb4:	af04      	add	r7, sp, #16
 8008cb6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f001 fb56 	bl	800a372 <SDIO_GetPowerState>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d102      	bne.n	8008cd2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008ccc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008cd0:	e0b7      	b.n	8008e42 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cd6:	2b03      	cmp	r3, #3
 8008cd8:	d02f      	beq.n	8008d3a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f001 fd7a 	bl	800a7d8 <SDMMC_CmdSendCID>
 8008ce4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d001      	beq.n	8008cf0 <SD_InitCard+0x40>
    {
      return errorstate;
 8008cec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cee:	e0a8      	b.n	8008e42 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	2100      	movs	r1, #0
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f001 fb7d 	bl	800a3f6 <SDIO_GetResponse>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2104      	movs	r1, #4
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f001 fb74 	bl	800a3f6 <SDIO_GetResponse>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	2108      	movs	r1, #8
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f001 fb6b 	bl	800a3f6 <SDIO_GetResponse>
 8008d20:	4602      	mov	r2, r0
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	210c      	movs	r1, #12
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f001 fb62 	bl	800a3f6 <SDIO_GetResponse>
 8008d32:	4602      	mov	r2, r0
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d3e:	2b03      	cmp	r3, #3
 8008d40:	d00d      	beq.n	8008d5e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f107 020e 	add.w	r2, r7, #14
 8008d4a:	4611      	mov	r1, r2
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f001 fd80 	bl	800a852 <SDMMC_CmdSetRelAdd>
 8008d52:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d001      	beq.n	8008d5e <SD_InitCard+0xae>
    {
      return errorstate;
 8008d5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d5c:	e071      	b.n	8008e42 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d62:	2b03      	cmp	r3, #3
 8008d64:	d036      	beq.n	8008dd4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008d66:	89fb      	ldrh	r3, [r7, #14]
 8008d68:	461a      	mov	r2, r3
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d76:	041b      	lsls	r3, r3, #16
 8008d78:	4619      	mov	r1, r3
 8008d7a:	4610      	mov	r0, r2
 8008d7c:	f001 fd4a 	bl	800a814 <SDMMC_CmdSendCSD>
 8008d80:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d001      	beq.n	8008d8c <SD_InitCard+0xdc>
    {
      return errorstate;
 8008d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d8a:	e05a      	b.n	8008e42 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	2100      	movs	r1, #0
 8008d92:	4618      	mov	r0, r3
 8008d94:	f001 fb2f 	bl	800a3f6 <SDIO_GetResponse>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	2104      	movs	r1, #4
 8008da4:	4618      	mov	r0, r3
 8008da6:	f001 fb26 	bl	800a3f6 <SDIO_GetResponse>
 8008daa:	4602      	mov	r2, r0
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	2108      	movs	r1, #8
 8008db6:	4618      	mov	r0, r3
 8008db8:	f001 fb1d 	bl	800a3f6 <SDIO_GetResponse>
 8008dbc:	4602      	mov	r2, r0
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	210c      	movs	r1, #12
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f001 fb14 	bl	800a3f6 <SDIO_GetResponse>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	2104      	movs	r1, #4
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f001 fb0b 	bl	800a3f6 <SDIO_GetResponse>
 8008de0:	4603      	mov	r3, r0
 8008de2:	0d1a      	lsrs	r2, r3, #20
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008de8:	f107 0310 	add.w	r3, r7, #16
 8008dec:	4619      	mov	r1, r3
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7ff fc84 	bl	80086fc <HAL_SD_GetCardCSD>
 8008df4:	4603      	mov	r3, r0
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d002      	beq.n	8008e00 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008dfa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008dfe:	e020      	b.n	8008e42 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6819      	ldr	r1, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e08:	041b      	lsls	r3, r3, #16
 8008e0a:	f04f 0400 	mov.w	r4, #0
 8008e0e:	461a      	mov	r2, r3
 8008e10:	4623      	mov	r3, r4
 8008e12:	4608      	mov	r0, r1
 8008e14:	f001 fbf8 	bl	800a608 <SDMMC_CmdSelDesel>
 8008e18:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d001      	beq.n	8008e24 <SD_InitCard+0x174>
  {
    return errorstate;
 8008e20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e22:	e00e      	b.n	8008e42 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681d      	ldr	r5, [r3, #0]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	466c      	mov	r4, sp
 8008e2c:	f103 0210 	add.w	r2, r3, #16
 8008e30:	ca07      	ldmia	r2, {r0, r1, r2}
 8008e32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008e36:	3304      	adds	r3, #4
 8008e38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	f001 fa44 	bl	800a2c8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008e40:	2300      	movs	r3, #0
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3740      	adds	r7, #64	; 0x40
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008e4c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b086      	sub	sp, #24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e54:	2300      	movs	r3, #0
 8008e56:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	617b      	str	r3, [r7, #20]
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4618      	mov	r0, r3
 8008e66:	f001 fbf2 	bl	800a64e <SDMMC_CmdGoIdleState>
 8008e6a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d001      	beq.n	8008e76 <SD_PowerON+0x2a>
  {
    return errorstate;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	e072      	b.n	8008f5c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f001 fc05 	bl	800a68a <SDMMC_CmdOperCond>
 8008e80:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00d      	beq.n	8008ea4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4618      	mov	r0, r3
 8008e94:	f001 fbdb 	bl	800a64e <SDMMC_CmdGoIdleState>
 8008e98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d004      	beq.n	8008eaa <SD_PowerON+0x5e>
    {
      return errorstate;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	e05b      	b.n	8008f5c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d137      	bne.n	8008f22 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f001 fc05 	bl	800a6c8 <SDMMC_CmdAppCommand>
 8008ebe:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d02d      	beq.n	8008f22 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ec6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008eca:	e047      	b.n	8008f5c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f001 fbf8 	bl	800a6c8 <SDMMC_CmdAppCommand>
 8008ed8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d001      	beq.n	8008ee4 <SD_PowerON+0x98>
    {
      return errorstate;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	e03b      	b.n	8008f5c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	491e      	ldr	r1, [pc, #120]	; (8008f64 <SD_PowerON+0x118>)
 8008eea:	4618      	mov	r0, r3
 8008eec:	f001 fc0e 	bl	800a70c <SDMMC_CmdAppOperCommand>
 8008ef0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008ef8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008efc:	e02e      	b.n	8008f5c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2100      	movs	r1, #0
 8008f04:	4618      	mov	r0, r3
 8008f06:	f001 fa76 	bl	800a3f6 <SDIO_GetResponse>
 8008f0a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	0fdb      	lsrs	r3, r3, #31
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d101      	bne.n	8008f18 <SD_PowerON+0xcc>
 8008f14:	2301      	movs	r3, #1
 8008f16:	e000      	b.n	8008f1a <SD_PowerON+0xce>
 8008f18:	2300      	movs	r3, #0
 8008f1a:	613b      	str	r3, [r7, #16]

    count++;
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d802      	bhi.n	8008f32 <SD_PowerON+0xe6>
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d0cc      	beq.n	8008ecc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d902      	bls.n	8008f42 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008f3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f40:	e00c      	b.n	8008f5c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d003      	beq.n	8008f54 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	645a      	str	r2, [r3, #68]	; 0x44
 8008f52:	e002      	b.n	8008f5a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	c1100000 	.word	0xc1100000

08008f68 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b084      	sub	sp, #16
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
 8008f70:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d102      	bne.n	8008f7e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008f78:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008f7c:	e018      	b.n	8008fb0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f86:	041b      	lsls	r3, r3, #16
 8008f88:	4619      	mov	r1, r3
 8008f8a:	4610      	mov	r0, r2
 8008f8c:	f001 fc82 	bl	800a894 <SDMMC_CmdSendStatus>
 8008f90:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d001      	beq.n	8008f9c <SD_SendStatus+0x34>
  {
    return errorstate;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	e009      	b.n	8008fb0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2100      	movs	r1, #0
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f001 fa27 	bl	800a3f6 <SDIO_GetResponse>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008fae:	2300      	movs	r3, #0
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	60fb      	str	r3, [r7, #12]
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2100      	movs	r1, #0
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f001 fa11 	bl	800a3f6 <SDIO_GetResponse>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008fda:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008fde:	d102      	bne.n	8008fe6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008fe0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008fe4:	e02f      	b.n	8009046 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008fe6:	f107 030c 	add.w	r3, r7, #12
 8008fea:	4619      	mov	r1, r3
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 f879 	bl	80090e4 <SD_FindSCR>
 8008ff2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d001      	beq.n	8008ffe <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	e023      	b.n	8009046 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009004:	2b00      	cmp	r3, #0
 8009006:	d01c      	beq.n	8009042 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009010:	041b      	lsls	r3, r3, #16
 8009012:	4619      	mov	r1, r3
 8009014:	4610      	mov	r0, r2
 8009016:	f001 fb57 	bl	800a6c8 <SDMMC_CmdAppCommand>
 800901a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d001      	beq.n	8009026 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	e00f      	b.n	8009046 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2102      	movs	r1, #2
 800902c:	4618      	mov	r0, r3
 800902e:	f001 fb90 	bl	800a752 <SDMMC_CmdBusWidth>
 8009032:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d001      	beq.n	800903e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	e003      	b.n	8009046 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800903e:	2300      	movs	r3, #0
 8009040:	e001      	b.n	8009046 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009042:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009046:	4618      	mov	r0, r3
 8009048:	3718      	adds	r7, #24
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}

0800904e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800904e:	b580      	push	{r7, lr}
 8009050:	b086      	sub	sp, #24
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009056:	2300      	movs	r3, #0
 8009058:	60fb      	str	r3, [r7, #12]
 800905a:	2300      	movs	r3, #0
 800905c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2100      	movs	r1, #0
 8009064:	4618      	mov	r0, r3
 8009066:	f001 f9c6 	bl	800a3f6 <SDIO_GetResponse>
 800906a:	4603      	mov	r3, r0
 800906c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009070:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009074:	d102      	bne.n	800907c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009076:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800907a:	e02f      	b.n	80090dc <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800907c:	f107 030c 	add.w	r3, r7, #12
 8009080:	4619      	mov	r1, r3
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 f82e 	bl	80090e4 <SD_FindSCR>
 8009088:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d001      	beq.n	8009094 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	e023      	b.n	80090dc <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800909a:	2b00      	cmp	r3, #0
 800909c:	d01c      	beq.n	80090d8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681a      	ldr	r2, [r3, #0]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090a6:	041b      	lsls	r3, r3, #16
 80090a8:	4619      	mov	r1, r3
 80090aa:	4610      	mov	r0, r2
 80090ac:	f001 fb0c 	bl	800a6c8 <SDMMC_CmdAppCommand>
 80090b0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d001      	beq.n	80090bc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	e00f      	b.n	80090dc <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2100      	movs	r1, #0
 80090c2:	4618      	mov	r0, r3
 80090c4:	f001 fb45 	bl	800a752 <SDMMC_CmdBusWidth>
 80090c8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d001      	beq.n	80090d4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	e003      	b.n	80090dc <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80090d4:	2300      	movs	r3, #0
 80090d6:	e001      	b.n	80090dc <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80090d8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3718      	adds	r7, #24
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80090e4:	b590      	push	{r4, r7, lr}
 80090e6:	b08f      	sub	sp, #60	; 0x3c
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80090ee:	f7f9 fc33 	bl	8002958 <HAL_GetTick>
 80090f2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80090f4:	2300      	movs	r3, #0
 80090f6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80090f8:	2300      	movs	r3, #0
 80090fa:	60bb      	str	r3, [r7, #8]
 80090fc:	2300      	movs	r3, #0
 80090fe:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	2108      	movs	r1, #8
 800910a:	4618      	mov	r0, r3
 800910c:	f001 f9b0 	bl	800a470 <SDMMC_CmdBlockLength>
 8009110:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <SD_FindSCR+0x38>
  {
    return errorstate;
 8009118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800911a:	e0a9      	b.n	8009270 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009124:	041b      	lsls	r3, r3, #16
 8009126:	4619      	mov	r1, r3
 8009128:	4610      	mov	r0, r2
 800912a:	f001 facd 	bl	800a6c8 <SDMMC_CmdAppCommand>
 800912e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009132:	2b00      	cmp	r3, #0
 8009134:	d001      	beq.n	800913a <SD_FindSCR+0x56>
  {
    return errorstate;
 8009136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009138:	e09a      	b.n	8009270 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800913a:	f04f 33ff 	mov.w	r3, #4294967295
 800913e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009140:	2308      	movs	r3, #8
 8009142:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8009144:	2330      	movs	r3, #48	; 0x30
 8009146:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009148:	2302      	movs	r3, #2
 800914a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800914c:	2300      	movs	r3, #0
 800914e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009150:	2301      	movs	r3, #1
 8009152:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f107 0210 	add.w	r2, r7, #16
 800915c:	4611      	mov	r1, r2
 800915e:	4618      	mov	r0, r3
 8009160:	f001 f95b 	bl	800a41a <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4618      	mov	r0, r3
 800916a:	f001 fb14 	bl	800a796 <SDMMC_CmdSendSCR>
 800916e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009172:	2b00      	cmp	r3, #0
 8009174:	d022      	beq.n	80091bc <SD_FindSCR+0xd8>
  {
    return errorstate;
 8009176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009178:	e07a      	b.n	8009270 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009180:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00e      	beq.n	80091a6 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6819      	ldr	r1, [r3, #0]
 800918c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	f107 0208 	add.w	r2, r7, #8
 8009194:	18d4      	adds	r4, r2, r3
 8009196:	4608      	mov	r0, r1
 8009198:	f001 f8c0 	bl	800a31c <SDIO_ReadFIFO>
 800919c:	4603      	mov	r3, r0
 800919e:	6023      	str	r3, [r4, #0]
      index++;
 80091a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091a2:	3301      	adds	r3, #1
 80091a4:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80091a6:	f7f9 fbd7 	bl	8002958 <HAL_GetTick>
 80091aa:	4602      	mov	r2, r0
 80091ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ae:	1ad3      	subs	r3, r2, r3
 80091b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091b4:	d102      	bne.n	80091bc <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80091b6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80091ba:	e059      	b.n	8009270 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80091c2:	f240 432a 	movw	r3, #1066	; 0x42a
 80091c6:	4013      	ands	r3, r2
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d0d6      	beq.n	800917a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091d2:	f003 0308 	and.w	r3, r3, #8
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d005      	beq.n	80091e6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	2208      	movs	r2, #8
 80091e0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80091e2:	2308      	movs	r3, #8
 80091e4:	e044      	b.n	8009270 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091ec:	f003 0302 	and.w	r3, r3, #2
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d005      	beq.n	8009200 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2202      	movs	r2, #2
 80091fa:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80091fc:	2302      	movs	r3, #2
 80091fe:	e037      	b.n	8009270 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009206:	f003 0320 	and.w	r3, r3, #32
 800920a:	2b00      	cmp	r3, #0
 800920c:	d005      	beq.n	800921a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2220      	movs	r2, #32
 8009214:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009216:	2320      	movs	r3, #32
 8009218:	e02a      	b.n	8009270 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f240 523a 	movw	r2, #1338	; 0x53a
 8009222:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	061a      	lsls	r2, r3, #24
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	021b      	lsls	r3, r3, #8
 800922c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009230:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	0a1b      	lsrs	r3, r3, #8
 8009236:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800923a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	0e1b      	lsrs	r3, r3, #24
 8009240:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009244:	601a      	str	r2, [r3, #0]
    scr++;
 8009246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009248:	3304      	adds	r3, #4
 800924a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	061a      	lsls	r2, r3, #24
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	021b      	lsls	r3, r3, #8
 8009254:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009258:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	0a1b      	lsrs	r3, r3, #8
 800925e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009262:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	0e1b      	lsrs	r3, r3, #24
 8009268:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800926a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800926c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	373c      	adds	r7, #60	; 0x3c
 8009274:	46bd      	mov	sp, r7
 8009276:	bd90      	pop	{r4, r7, pc}

08009278 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b086      	sub	sp, #24
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009284:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800928a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d03f      	beq.n	8009312 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009292:	2300      	movs	r3, #0
 8009294:	617b      	str	r3, [r7, #20]
 8009296:	e033      	b.n	8009300 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4618      	mov	r0, r3
 800929e:	f001 f83d 	bl	800a31c <SDIO_ReadFIFO>
 80092a2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	701a      	strb	r2, [r3, #0]
      tmp++;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	3301      	adds	r3, #1
 80092b0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	3b01      	subs	r3, #1
 80092b6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	0a1b      	lsrs	r3, r3, #8
 80092bc:	b2da      	uxtb	r2, r3
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	3301      	adds	r3, #1
 80092c6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	3b01      	subs	r3, #1
 80092cc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	0c1b      	lsrs	r3, r3, #16
 80092d2:	b2da      	uxtb	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	3301      	adds	r3, #1
 80092dc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	3b01      	subs	r3, #1
 80092e2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	0e1b      	lsrs	r3, r3, #24
 80092e8:	b2da      	uxtb	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	701a      	strb	r2, [r3, #0]
      tmp++;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	3301      	adds	r3, #1
 80092f2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	3b01      	subs	r3, #1
 80092f8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	3301      	adds	r3, #1
 80092fe:	617b      	str	r3, [r7, #20]
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	2b07      	cmp	r3, #7
 8009304:	d9c8      	bls.n	8009298 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	68fa      	ldr	r2, [r7, #12]
 800930a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	693a      	ldr	r2, [r7, #16]
 8009310:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009312:	bf00      	nop
 8009314:	3718      	adds	r7, #24
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b086      	sub	sp, #24
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a1b      	ldr	r3, [r3, #32]
 8009326:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800932c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d043      	beq.n	80093bc <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009334:	2300      	movs	r3, #0
 8009336:	617b      	str	r3, [r7, #20]
 8009338:	e037      	b.n	80093aa <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	3301      	adds	r3, #1
 8009344:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	3b01      	subs	r3, #1
 800934a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	021a      	lsls	r2, r3, #8
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	4313      	orrs	r3, r2
 8009356:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	3301      	adds	r3, #1
 800935c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	3b01      	subs	r3, #1
 8009362:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	041a      	lsls	r2, r3, #16
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	4313      	orrs	r3, r2
 800936e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	3301      	adds	r3, #1
 8009374:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	3b01      	subs	r3, #1
 800937a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	781b      	ldrb	r3, [r3, #0]
 8009380:	061a      	lsls	r2, r3, #24
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	4313      	orrs	r3, r2
 8009386:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	3301      	adds	r3, #1
 800938c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	3b01      	subs	r3, #1
 8009392:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f107 0208 	add.w	r2, r7, #8
 800939c:	4611      	mov	r1, r2
 800939e:	4618      	mov	r0, r3
 80093a0:	f000 ffc8 	bl	800a334 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	3301      	adds	r3, #1
 80093a8:	617b      	str	r3, [r7, #20]
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	2b07      	cmp	r3, #7
 80093ae:	d9c4      	bls.n	800933a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68fa      	ldr	r2, [r7, #12]
 80093b4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	693a      	ldr	r2, [r7, #16]
 80093ba:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80093bc:	bf00      	nop
 80093be:	3718      	adds	r7, #24
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d101      	bne.n	80093d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e07b      	b.n	80094ce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d108      	bne.n	80093f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80093e6:	d009      	beq.n	80093fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	61da      	str	r2, [r3, #28]
 80093ee:	e005      	b.n	80093fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b00      	cmp	r3, #0
 800940c:	d106      	bne.n	800941c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f7f8 fe10 	bl	800203c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2202      	movs	r2, #2
 8009420:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009432:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009444:	431a      	orrs	r2, r3
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800944e:	431a      	orrs	r2, r3
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	f003 0302 	and.w	r3, r3, #2
 8009458:	431a      	orrs	r2, r3
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	695b      	ldr	r3, [r3, #20]
 800945e:	f003 0301 	and.w	r3, r3, #1
 8009462:	431a      	orrs	r2, r3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	699b      	ldr	r3, [r3, #24]
 8009468:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800946c:	431a      	orrs	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	69db      	ldr	r3, [r3, #28]
 8009472:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009476:	431a      	orrs	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6a1b      	ldr	r3, [r3, #32]
 800947c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009480:	ea42 0103 	orr.w	r1, r2, r3
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009488:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	430a      	orrs	r2, r1
 8009492:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	699b      	ldr	r3, [r3, #24]
 8009498:	0c1b      	lsrs	r3, r3, #16
 800949a:	f003 0104 	and.w	r1, r3, #4
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a2:	f003 0210 	and.w	r2, r3, #16
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	430a      	orrs	r2, r1
 80094ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	69da      	ldr	r2, [r3, #28]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80094bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80094cc:	2300      	movs	r3, #0
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3708      	adds	r7, #8
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
	...

080094d8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b088      	sub	sp, #32
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80094f0:	69bb      	ldr	r3, [r7, #24]
 80094f2:	099b      	lsrs	r3, r3, #6
 80094f4:	f003 0301 	and.w	r3, r3, #1
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10f      	bne.n	800951c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009502:	2b00      	cmp	r3, #0
 8009504:	d00a      	beq.n	800951c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009506:	69fb      	ldr	r3, [r7, #28]
 8009508:	099b      	lsrs	r3, r3, #6
 800950a:	f003 0301 	and.w	r3, r3, #1
 800950e:	2b00      	cmp	r3, #0
 8009510:	d004      	beq.n	800951c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	4798      	blx	r3
    return;
 800951a:	e0d8      	b.n	80096ce <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800951c:	69bb      	ldr	r3, [r7, #24]
 800951e:	085b      	lsrs	r3, r3, #1
 8009520:	f003 0301 	and.w	r3, r3, #1
 8009524:	2b00      	cmp	r3, #0
 8009526:	d00a      	beq.n	800953e <HAL_SPI_IRQHandler+0x66>
 8009528:	69fb      	ldr	r3, [r7, #28]
 800952a:	09db      	lsrs	r3, r3, #7
 800952c:	f003 0301 	and.w	r3, r3, #1
 8009530:	2b00      	cmp	r3, #0
 8009532:	d004      	beq.n	800953e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	4798      	blx	r3
    return;
 800953c:	e0c7      	b.n	80096ce <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800953e:	69bb      	ldr	r3, [r7, #24]
 8009540:	095b      	lsrs	r3, r3, #5
 8009542:	f003 0301 	and.w	r3, r3, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	d10c      	bne.n	8009564 <HAL_SPI_IRQHandler+0x8c>
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	099b      	lsrs	r3, r3, #6
 800954e:	f003 0301 	and.w	r3, r3, #1
 8009552:	2b00      	cmp	r3, #0
 8009554:	d106      	bne.n	8009564 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	0a1b      	lsrs	r3, r3, #8
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	f000 80b5 	beq.w	80096ce <HAL_SPI_IRQHandler+0x1f6>
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	095b      	lsrs	r3, r3, #5
 8009568:	f003 0301 	and.w	r3, r3, #1
 800956c:	2b00      	cmp	r3, #0
 800956e:	f000 80ae 	beq.w	80096ce <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	099b      	lsrs	r3, r3, #6
 8009576:	f003 0301 	and.w	r3, r3, #1
 800957a:	2b00      	cmp	r3, #0
 800957c:	d023      	beq.n	80095c6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009584:	b2db      	uxtb	r3, r3
 8009586:	2b03      	cmp	r3, #3
 8009588:	d011      	beq.n	80095ae <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800958e:	f043 0204 	orr.w	r2, r3, #4
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009596:	2300      	movs	r3, #0
 8009598:	617b      	str	r3, [r7, #20]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	68db      	ldr	r3, [r3, #12]
 80095a0:	617b      	str	r3, [r7, #20]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	617b      	str	r3, [r7, #20]
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	e00b      	b.n	80095c6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80095ae:	2300      	movs	r3, #0
 80095b0:	613b      	str	r3, [r7, #16]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	613b      	str	r3, [r7, #16]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	613b      	str	r3, [r7, #16]
 80095c2:	693b      	ldr	r3, [r7, #16]
        return;
 80095c4:	e083      	b.n	80096ce <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	095b      	lsrs	r3, r3, #5
 80095ca:	f003 0301 	and.w	r3, r3, #1
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d014      	beq.n	80095fc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095d6:	f043 0201 	orr.w	r2, r3, #1
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80095de:	2300      	movs	r3, #0
 80095e0:	60fb      	str	r3, [r7, #12]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	689b      	ldr	r3, [r3, #8]
 80095e8:	60fb      	str	r3, [r7, #12]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	681a      	ldr	r2, [r3, #0]
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095f8:	601a      	str	r2, [r3, #0]
 80095fa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80095fc:	69bb      	ldr	r3, [r7, #24]
 80095fe:	0a1b      	lsrs	r3, r3, #8
 8009600:	f003 0301 	and.w	r3, r3, #1
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00c      	beq.n	8009622 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800960c:	f043 0208 	orr.w	r2, r3, #8
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009614:	2300      	movs	r3, #0
 8009616:	60bb      	str	r3, [r7, #8]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	689b      	ldr	r3, [r3, #8]
 800961e:	60bb      	str	r3, [r7, #8]
 8009620:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009626:	2b00      	cmp	r3, #0
 8009628:	d050      	beq.n	80096cc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	685a      	ldr	r2, [r3, #4]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009638:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2201      	movs	r2, #1
 800963e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009642:	69fb      	ldr	r3, [r7, #28]
 8009644:	f003 0302 	and.w	r3, r3, #2
 8009648:	2b00      	cmp	r3, #0
 800964a:	d104      	bne.n	8009656 <HAL_SPI_IRQHandler+0x17e>
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	f003 0301 	and.w	r3, r3, #1
 8009652:	2b00      	cmp	r3, #0
 8009654:	d034      	beq.n	80096c0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	685a      	ldr	r2, [r3, #4]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f022 0203 	bic.w	r2, r2, #3
 8009664:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800966a:	2b00      	cmp	r3, #0
 800966c:	d011      	beq.n	8009692 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009672:	4a18      	ldr	r2, [pc, #96]	; (80096d4 <HAL_SPI_IRQHandler+0x1fc>)
 8009674:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800967a:	4618      	mov	r0, r3
 800967c:	f7fa fc9c 	bl	8003fb8 <HAL_DMA_Abort_IT>
 8009680:	4603      	mov	r3, r0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d005      	beq.n	8009692 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800968a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009696:	2b00      	cmp	r3, #0
 8009698:	d016      	beq.n	80096c8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800969e:	4a0d      	ldr	r2, [pc, #52]	; (80096d4 <HAL_SPI_IRQHandler+0x1fc>)
 80096a0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80096a6:	4618      	mov	r0, r3
 80096a8:	f7fa fc86 	bl	8003fb8 <HAL_DMA_Abort_IT>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d00a      	beq.n	80096c8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80096be:	e003      	b.n	80096c8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 f809 	bl	80096d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80096c6:	e000      	b.n	80096ca <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80096c8:	bf00      	nop
    return;
 80096ca:	bf00      	nop
 80096cc:	bf00      	nop
  }
}
 80096ce:	3720      	adds	r7, #32
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	080096eb 	.word	0x080096eb

080096d8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80096e0:	bf00      	nop
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bc80      	pop	{r7}
 80096e8:	4770      	bx	lr

080096ea <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b084      	sub	sp, #16
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096f6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2200      	movs	r2, #0
 80096fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2200      	movs	r2, #0
 8009702:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f7ff ffe7 	bl	80096d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800970a:	bf00      	nop
 800970c:	3710      	adds	r7, #16
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b086      	sub	sp, #24
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
 800971a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d101      	bne.n	8009726 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	e097      	b.n	8009856 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800972c:	b2db      	uxtb	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d106      	bne.n	8009740 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2200      	movs	r2, #0
 8009736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f7f8 fd52 	bl	80021e4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2202      	movs	r2, #2
 8009744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	6812      	ldr	r2, [r2, #0]
 8009752:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009756:	f023 0307 	bic.w	r3, r3, #7
 800975a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	3304      	adds	r3, #4
 8009764:	4619      	mov	r1, r3
 8009766:	4610      	mov	r0, r2
 8009768:	f000 f906 	bl	8009978 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	699b      	ldr	r3, [r3, #24]
 800977a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	6a1b      	ldr	r3, [r3, #32]
 8009782:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	697a      	ldr	r2, [r7, #20]
 800978a:	4313      	orrs	r3, r2
 800978c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009794:	f023 0303 	bic.w	r3, r3, #3
 8009798:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	689a      	ldr	r2, [r3, #8]
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	699b      	ldr	r3, [r3, #24]
 80097a2:	021b      	lsls	r3, r3, #8
 80097a4:	4313      	orrs	r3, r2
 80097a6:	693a      	ldr	r2, [r7, #16]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80097b2:	f023 030c 	bic.w	r3, r3, #12
 80097b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80097be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80097c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	68da      	ldr	r2, [r3, #12]
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	69db      	ldr	r3, [r3, #28]
 80097cc:	021b      	lsls	r3, r3, #8
 80097ce:	4313      	orrs	r3, r2
 80097d0:	693a      	ldr	r2, [r7, #16]
 80097d2:	4313      	orrs	r3, r2
 80097d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	011a      	lsls	r2, r3, #4
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	6a1b      	ldr	r3, [r3, #32]
 80097e0:	031b      	lsls	r3, r3, #12
 80097e2:	4313      	orrs	r3, r2
 80097e4:	693a      	ldr	r2, [r7, #16]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80097f0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80097f8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	685a      	ldr	r2, [r3, #4]
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	695b      	ldr	r3, [r3, #20]
 8009802:	011b      	lsls	r3, r3, #4
 8009804:	4313      	orrs	r3, r2
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	4313      	orrs	r3, r2
 800980a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	697a      	ldr	r2, [r7, #20]
 8009812:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	693a      	ldr	r2, [r7, #16]
 800981a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	68fa      	ldr	r2, [r7, #12]
 8009822:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2201      	movs	r2, #1
 8009828:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2201      	movs	r2, #1
 8009830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2201      	movs	r2, #1
 8009838:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2201      	movs	r2, #1
 8009848:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2201      	movs	r2, #1
 8009850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009854:	2300      	movs	r3, #0
}
 8009856:	4618      	mov	r0, r3
 8009858:	3718      	adds	r7, #24
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}

0800985e <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800985e:	b580      	push	{r7, lr}
 8009860:	b084      	sub	sp, #16
 8009862:	af00      	add	r7, sp, #0
 8009864:	6078      	str	r0, [r7, #4]
 8009866:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800986e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009876:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800987e:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009886:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d110      	bne.n	80098b0 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800988e:	7bfb      	ldrb	r3, [r7, #15]
 8009890:	2b01      	cmp	r3, #1
 8009892:	d102      	bne.n	800989a <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009894:	7b7b      	ldrb	r3, [r7, #13]
 8009896:	2b01      	cmp	r3, #1
 8009898:	d001      	beq.n	800989e <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800989a:	2301      	movs	r3, #1
 800989c:	e068      	b.n	8009970 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2202      	movs	r2, #2
 80098a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2202      	movs	r2, #2
 80098aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098ae:	e031      	b.n	8009914 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	2b04      	cmp	r3, #4
 80098b4:	d110      	bne.n	80098d8 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80098b6:	7bbb      	ldrb	r3, [r7, #14]
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d102      	bne.n	80098c2 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80098bc:	7b3b      	ldrb	r3, [r7, #12]
 80098be:	2b01      	cmp	r3, #1
 80098c0:	d001      	beq.n	80098c6 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e054      	b.n	8009970 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2202      	movs	r2, #2
 80098ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2202      	movs	r2, #2
 80098d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80098d6:	e01d      	b.n	8009914 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098d8:	7bfb      	ldrb	r3, [r7, #15]
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d108      	bne.n	80098f0 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80098de:	7bbb      	ldrb	r3, [r7, #14]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d105      	bne.n	80098f0 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098e4:	7b7b      	ldrb	r3, [r7, #13]
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d102      	bne.n	80098f0 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80098ea:	7b3b      	ldrb	r3, [r7, #12]
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d001      	beq.n	80098f4 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80098f0:	2301      	movs	r3, #1
 80098f2:	e03d      	b.n	8009970 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2202      	movs	r2, #2
 80098f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2202      	movs	r2, #2
 8009900:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2202      	movs	r2, #2
 8009908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2202      	movs	r2, #2
 8009910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <HAL_TIM_Encoder_Start+0xc2>
 800991a:	2b04      	cmp	r3, #4
 800991c:	d008      	beq.n	8009930 <HAL_TIM_Encoder_Start+0xd2>
 800991e:	e00f      	b.n	8009940 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2201      	movs	r2, #1
 8009926:	2100      	movs	r1, #0
 8009928:	4618      	mov	r0, r3
 800992a:	f000 f8c3 	bl	8009ab4 <TIM_CCxChannelCmd>
      break;
 800992e:	e016      	b.n	800995e <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	2201      	movs	r2, #1
 8009936:	2104      	movs	r1, #4
 8009938:	4618      	mov	r0, r3
 800993a:	f000 f8bb 	bl	8009ab4 <TIM_CCxChannelCmd>
      break;
 800993e:	e00e      	b.n	800995e <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2201      	movs	r2, #1
 8009946:	2100      	movs	r1, #0
 8009948:	4618      	mov	r0, r3
 800994a:	f000 f8b3 	bl	8009ab4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2201      	movs	r2, #1
 8009954:	2104      	movs	r1, #4
 8009956:	4618      	mov	r0, r3
 8009958:	f000 f8ac 	bl	8009ab4 <TIM_CCxChannelCmd>
      break;
 800995c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f042 0201 	orr.w	r2, r2, #1
 800996c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009978:	b480      	push	{r7}
 800997a:	b085      	sub	sp, #20
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	4a3f      	ldr	r2, [pc, #252]	; (8009a88 <TIM_Base_SetConfig+0x110>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d013      	beq.n	80099b8 <TIM_Base_SetConfig+0x40>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009996:	d00f      	beq.n	80099b8 <TIM_Base_SetConfig+0x40>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	4a3c      	ldr	r2, [pc, #240]	; (8009a8c <TIM_Base_SetConfig+0x114>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d00b      	beq.n	80099b8 <TIM_Base_SetConfig+0x40>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a3b      	ldr	r2, [pc, #236]	; (8009a90 <TIM_Base_SetConfig+0x118>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d007      	beq.n	80099b8 <TIM_Base_SetConfig+0x40>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a3a      	ldr	r2, [pc, #232]	; (8009a94 <TIM_Base_SetConfig+0x11c>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d003      	beq.n	80099b8 <TIM_Base_SetConfig+0x40>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a39      	ldr	r2, [pc, #228]	; (8009a98 <TIM_Base_SetConfig+0x120>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d108      	bne.n	80099ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	68fa      	ldr	r2, [r7, #12]
 80099c6:	4313      	orrs	r3, r2
 80099c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	4a2e      	ldr	r2, [pc, #184]	; (8009a88 <TIM_Base_SetConfig+0x110>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d02b      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099d8:	d027      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4a2b      	ldr	r2, [pc, #172]	; (8009a8c <TIM_Base_SetConfig+0x114>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d023      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	4a2a      	ldr	r2, [pc, #168]	; (8009a90 <TIM_Base_SetConfig+0x118>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d01f      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4a29      	ldr	r2, [pc, #164]	; (8009a94 <TIM_Base_SetConfig+0x11c>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d01b      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a28      	ldr	r2, [pc, #160]	; (8009a98 <TIM_Base_SetConfig+0x120>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d017      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a27      	ldr	r2, [pc, #156]	; (8009a9c <TIM_Base_SetConfig+0x124>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d013      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a26      	ldr	r2, [pc, #152]	; (8009aa0 <TIM_Base_SetConfig+0x128>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d00f      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4a25      	ldr	r2, [pc, #148]	; (8009aa4 <TIM_Base_SetConfig+0x12c>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d00b      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a24      	ldr	r2, [pc, #144]	; (8009aa8 <TIM_Base_SetConfig+0x130>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d007      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	4a23      	ldr	r2, [pc, #140]	; (8009aac <TIM_Base_SetConfig+0x134>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d003      	beq.n	8009a2a <TIM_Base_SetConfig+0xb2>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4a22      	ldr	r2, [pc, #136]	; (8009ab0 <TIM_Base_SetConfig+0x138>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d108      	bne.n	8009a3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	68db      	ldr	r3, [r3, #12]
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	4313      	orrs	r3, r2
 8009a48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	68fa      	ldr	r2, [r7, #12]
 8009a4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	689a      	ldr	r2, [r3, #8]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	4a09      	ldr	r2, [pc, #36]	; (8009a88 <TIM_Base_SetConfig+0x110>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d003      	beq.n	8009a70 <TIM_Base_SetConfig+0xf8>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	4a0b      	ldr	r2, [pc, #44]	; (8009a98 <TIM_Base_SetConfig+0x120>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d103      	bne.n	8009a78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	691a      	ldr	r2, [r3, #16]
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	615a      	str	r2, [r3, #20]
}
 8009a7e:	bf00      	nop
 8009a80:	3714      	adds	r7, #20
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bc80      	pop	{r7}
 8009a86:	4770      	bx	lr
 8009a88:	40010000 	.word	0x40010000
 8009a8c:	40000400 	.word	0x40000400
 8009a90:	40000800 	.word	0x40000800
 8009a94:	40000c00 	.word	0x40000c00
 8009a98:	40010400 	.word	0x40010400
 8009a9c:	40014000 	.word	0x40014000
 8009aa0:	40014400 	.word	0x40014400
 8009aa4:	40014800 	.word	0x40014800
 8009aa8:	40001800 	.word	0x40001800
 8009aac:	40001c00 	.word	0x40001c00
 8009ab0:	40002000 	.word	0x40002000

08009ab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b087      	sub	sp, #28
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	f003 031f 	and.w	r3, r3, #31
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8009acc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	6a1a      	ldr	r2, [r3, #32]
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	43db      	mvns	r3, r3
 8009ad6:	401a      	ands	r2, r3
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6a1a      	ldr	r2, [r3, #32]
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	f003 031f 	and.w	r3, r3, #31
 8009ae6:	6879      	ldr	r1, [r7, #4]
 8009ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8009aec:	431a      	orrs	r2, r3
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	621a      	str	r2, [r3, #32]
}
 8009af2:	bf00      	nop
 8009af4:	371c      	adds	r7, #28
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bc80      	pop	{r7}
 8009afa:	4770      	bx	lr

08009afc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b085      	sub	sp, #20
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d101      	bne.n	8009b14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009b10:	2302      	movs	r3, #2
 8009b12:	e05a      	b.n	8009bca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2202      	movs	r2, #2
 8009b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	689b      	ldr	r3, [r3, #8]
 8009b32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	68fa      	ldr	r2, [r7, #12]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68fa      	ldr	r2, [r7, #12]
 8009b4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a20      	ldr	r2, [pc, #128]	; (8009bd4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d022      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b60:	d01d      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a1c      	ldr	r2, [pc, #112]	; (8009bd8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d018      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a1a      	ldr	r2, [pc, #104]	; (8009bdc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d013      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a19      	ldr	r2, [pc, #100]	; (8009be0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d00e      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a17      	ldr	r2, [pc, #92]	; (8009be4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d009      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	4a16      	ldr	r2, [pc, #88]	; (8009be8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d004      	beq.n	8009b9e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4a14      	ldr	r2, [pc, #80]	; (8009bec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d10c      	bne.n	8009bb8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ba4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	68ba      	ldr	r2, [r7, #8]
 8009bac:	4313      	orrs	r3, r2
 8009bae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	68ba      	ldr	r2, [r7, #8]
 8009bb6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009bc8:	2300      	movs	r3, #0
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3714      	adds	r7, #20
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bc80      	pop	{r7}
 8009bd2:	4770      	bx	lr
 8009bd4:	40010000 	.word	0x40010000
 8009bd8:	40000400 	.word	0x40000400
 8009bdc:	40000800 	.word	0x40000800
 8009be0:	40000c00 	.word	0x40000c00
 8009be4:	40010400 	.word	0x40010400
 8009be8:	40014000 	.word	0x40014000
 8009bec:	40001800 	.word	0x40001800

08009bf0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b082      	sub	sp, #8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d101      	bne.n	8009c02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e03f      	b.n	8009c82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009c08:	b2db      	uxtb	r3, r3
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d106      	bne.n	8009c1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2200      	movs	r2, #0
 8009c12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f7f8 fb2c 	bl	8002274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2224      	movs	r2, #36	; 0x24
 8009c20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	68da      	ldr	r2, [r3, #12]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009c32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 fa5d 	bl	800a0f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	691a      	ldr	r2, [r3, #16]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009c48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	695a      	ldr	r2, [r3, #20]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009c58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68da      	ldr	r2, [r3, #12]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009c68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2220      	movs	r2, #32
 8009c74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2220      	movs	r2, #32
 8009c7c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009c80:	2300      	movs	r3, #0
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3708      	adds	r7, #8
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
	...

08009c8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b088      	sub	sp, #32
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	695b      	ldr	r3, [r3, #20]
 8009caa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009cac:	2300      	movs	r3, #0
 8009cae:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009cb4:	69fb      	ldr	r3, [r7, #28]
 8009cb6:	f003 030f 	and.w	r3, r3, #15
 8009cba:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d10d      	bne.n	8009cde <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009cc2:	69fb      	ldr	r3, [r7, #28]
 8009cc4:	f003 0320 	and.w	r3, r3, #32
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d008      	beq.n	8009cde <HAL_UART_IRQHandler+0x52>
 8009ccc:	69bb      	ldr	r3, [r7, #24]
 8009cce:	f003 0320 	and.w	r3, r3, #32
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d003      	beq.n	8009cde <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 f98b 	bl	8009ff2 <UART_Receive_IT>
      return;
 8009cdc:	e0d1      	b.n	8009e82 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	f000 80b0 	beq.w	8009e46 <HAL_UART_IRQHandler+0x1ba>
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	f003 0301 	and.w	r3, r3, #1
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d105      	bne.n	8009cfc <HAL_UART_IRQHandler+0x70>
 8009cf0:	69bb      	ldr	r3, [r7, #24]
 8009cf2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f000 80a5 	beq.w	8009e46 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	f003 0301 	and.w	r3, r3, #1
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d00a      	beq.n	8009d1c <HAL_UART_IRQHandler+0x90>
 8009d06:	69bb      	ldr	r3, [r7, #24]
 8009d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d005      	beq.n	8009d1c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d14:	f043 0201 	orr.w	r2, r3, #1
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	f003 0304 	and.w	r3, r3, #4
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00a      	beq.n	8009d3c <HAL_UART_IRQHandler+0xb0>
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f003 0301 	and.w	r3, r3, #1
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d005      	beq.n	8009d3c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d34:	f043 0202 	orr.w	r2, r3, #2
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d3c:	69fb      	ldr	r3, [r7, #28]
 8009d3e:	f003 0302 	and.w	r3, r3, #2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00a      	beq.n	8009d5c <HAL_UART_IRQHandler+0xd0>
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	f003 0301 	and.w	r3, r3, #1
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d005      	beq.n	8009d5c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d54:	f043 0204 	orr.w	r2, r3, #4
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d5c:	69fb      	ldr	r3, [r7, #28]
 8009d5e:	f003 0308 	and.w	r3, r3, #8
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d00f      	beq.n	8009d86 <HAL_UART_IRQHandler+0xfa>
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	f003 0320 	and.w	r3, r3, #32
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d104      	bne.n	8009d7a <HAL_UART_IRQHandler+0xee>
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	f003 0301 	and.w	r3, r3, #1
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d005      	beq.n	8009d86 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7e:	f043 0208 	orr.w	r2, r3, #8
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d078      	beq.n	8009e80 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	f003 0320 	and.w	r3, r3, #32
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d007      	beq.n	8009da8 <HAL_UART_IRQHandler+0x11c>
 8009d98:	69bb      	ldr	r3, [r7, #24]
 8009d9a:	f003 0320 	and.w	r3, r3, #32
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d002      	beq.n	8009da8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 f925 	bl	8009ff2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	695b      	ldr	r3, [r3, #20]
 8009dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009db2:	2b40      	cmp	r3, #64	; 0x40
 8009db4:	bf0c      	ite	eq
 8009db6:	2301      	moveq	r3, #1
 8009db8:	2300      	movne	r3, #0
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dc2:	f003 0308 	and.w	r3, r3, #8
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d102      	bne.n	8009dd0 <HAL_UART_IRQHandler+0x144>
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d031      	beq.n	8009e34 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f000 f876 	bl	8009ec2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	695b      	ldr	r3, [r3, #20]
 8009ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de0:	2b40      	cmp	r3, #64	; 0x40
 8009de2:	d123      	bne.n	8009e2c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	695a      	ldr	r2, [r3, #20]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009df2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d013      	beq.n	8009e24 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e00:	4a21      	ldr	r2, [pc, #132]	; (8009e88 <HAL_UART_IRQHandler+0x1fc>)
 8009e02:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7fa f8d5 	bl	8003fb8 <HAL_DMA_Abort_IT>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d016      	beq.n	8009e42 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009e1e:	4610      	mov	r0, r2
 8009e20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e22:	e00e      	b.n	8009e42 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f000 f843 	bl	8009eb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e2a:	e00a      	b.n	8009e42 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 f83f 	bl	8009eb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e32:	e006      	b.n	8009e42 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 f83b 	bl	8009eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009e40:	e01e      	b.n	8009e80 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e42:	bf00      	nop
    return;
 8009e44:	e01c      	b.n	8009e80 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d008      	beq.n	8009e62 <HAL_UART_IRQHandler+0x1d6>
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d003      	beq.n	8009e62 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f862 	bl	8009f24 <UART_Transmit_IT>
    return;
 8009e60:	e00f      	b.n	8009e82 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009e62:	69fb      	ldr	r3, [r7, #28]
 8009e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00a      	beq.n	8009e82 <HAL_UART_IRQHandler+0x1f6>
 8009e6c:	69bb      	ldr	r3, [r7, #24]
 8009e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d005      	beq.n	8009e82 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 f8a3 	bl	8009fc2 <UART_EndTransmit_IT>
    return;
 8009e7c:	bf00      	nop
 8009e7e:	e000      	b.n	8009e82 <HAL_UART_IRQHandler+0x1f6>
    return;
 8009e80:	bf00      	nop
  }
}
 8009e82:	3720      	adds	r7, #32
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}
 8009e88:	08009efd 	.word	0x08009efd

08009e8c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009e94:	bf00      	nop
 8009e96:	370c      	adds	r7, #12
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bc80      	pop	{r7}
 8009e9c:	4770      	bx	lr

08009e9e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e9e:	b480      	push	{r7}
 8009ea0:	b083      	sub	sp, #12
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009ea6:	bf00      	nop
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bc80      	pop	{r7}
 8009eae:	4770      	bx	lr

08009eb0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009eb8:	bf00      	nop
 8009eba:	370c      	adds	r7, #12
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bc80      	pop	{r7}
 8009ec0:	4770      	bx	lr

08009ec2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009ec2:	b480      	push	{r7}
 8009ec4:	b083      	sub	sp, #12
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	68da      	ldr	r2, [r3, #12]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009ed8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	695a      	ldr	r2, [r3, #20]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f022 0201 	bic.w	r2, r2, #1
 8009ee8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2220      	movs	r2, #32
 8009eee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009ef2:	bf00      	nop
 8009ef4:	370c      	adds	r7, #12
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bc80      	pop	{r7}
 8009efa:	4770      	bx	lr

08009efc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f08:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	2200      	movs	r2, #0
 8009f14:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f16:	68f8      	ldr	r0, [r7, #12]
 8009f18:	f7ff ffca 	bl	8009eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f1c:	bf00      	nop
 8009f1e:	3710      	adds	r7, #16
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b085      	sub	sp, #20
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	2b21      	cmp	r3, #33	; 0x21
 8009f36:	d13e      	bne.n	8009fb6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f40:	d114      	bne.n	8009f6c <UART_Transmit_IT+0x48>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	691b      	ldr	r3, [r3, #16]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d110      	bne.n	8009f6c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6a1b      	ldr	r3, [r3, #32]
 8009f4e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	881b      	ldrh	r3, [r3, #0]
 8009f54:	461a      	mov	r2, r3
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f5e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6a1b      	ldr	r3, [r3, #32]
 8009f64:	1c9a      	adds	r2, r3, #2
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	621a      	str	r2, [r3, #32]
 8009f6a:	e008      	b.n	8009f7e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6a1b      	ldr	r3, [r3, #32]
 8009f70:	1c59      	adds	r1, r3, #1
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	6211      	str	r1, [r2, #32]
 8009f76:	781a      	ldrb	r2, [r3, #0]
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	3b01      	subs	r3, #1
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	687a      	ldr	r2, [r7, #4]
 8009f8a:	4619      	mov	r1, r3
 8009f8c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d10f      	bne.n	8009fb2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	68da      	ldr	r2, [r3, #12]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fa0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	68da      	ldr	r2, [r3, #12]
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009fb0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	e000      	b.n	8009fb8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009fb6:	2302      	movs	r3, #2
  }
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3714      	adds	r7, #20
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bc80      	pop	{r7}
 8009fc0:	4770      	bx	lr

08009fc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009fc2:	b580      	push	{r7, lr}
 8009fc4:	b082      	sub	sp, #8
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	68da      	ldr	r2, [r3, #12]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2220      	movs	r2, #32
 8009fde:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f7ff ff52 	bl	8009e8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3708      	adds	r7, #8
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b084      	sub	sp, #16
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a000:	b2db      	uxtb	r3, r3
 800a002:	2b22      	cmp	r3, #34	; 0x22
 800a004:	d170      	bne.n	800a0e8 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a00e:	d117      	bne.n	800a040 <UART_Receive_IT+0x4e>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	691b      	ldr	r3, [r3, #16]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d113      	bne.n	800a040 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800a018:	2300      	movs	r3, #0
 800a01a:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a020:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	b29b      	uxth	r3, r3
 800a02a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a02e:	b29a      	uxth	r2, r3
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a038:	1c9a      	adds	r2, r3, #2
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	629a      	str	r2, [r3, #40]	; 0x28
 800a03e:	e026      	b.n	800a08e <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a044:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800a046:	2300      	movs	r3, #0
 800a048:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a052:	d007      	beq.n	800a064 <UART_Receive_IT+0x72>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d10a      	bne.n	800a072 <UART_Receive_IT+0x80>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	691b      	ldr	r3, [r3, #16]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d106      	bne.n	800a072 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	701a      	strb	r2, [r3, #0]
 800a070:	e008      	b.n	800a084 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a07e:	b2da      	uxtb	r2, r3
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a088:	1c5a      	adds	r2, r3, #1
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a092:	b29b      	uxth	r3, r3
 800a094:	3b01      	subs	r3, #1
 800a096:	b29b      	uxth	r3, r3
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	4619      	mov	r1, r3
 800a09c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d120      	bne.n	800a0e4 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	68da      	ldr	r2, [r3, #12]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f022 0220 	bic.w	r2, r2, #32
 800a0b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	68da      	ldr	r2, [r3, #12]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a0c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	695a      	ldr	r2, [r3, #20]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f022 0201 	bic.w	r2, r2, #1
 800a0d0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2220      	movs	r2, #32
 800a0d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f7ff fedf 	bl	8009e9e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	e002      	b.n	800a0ea <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	e000      	b.n	800a0ea <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800a0e8:	2302      	movs	r3, #2
  }
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
	...

0800a0f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b084      	sub	sp, #16
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	691b      	ldr	r3, [r3, #16]
 800a102:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	68da      	ldr	r2, [r3, #12]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	430a      	orrs	r2, r1
 800a110:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	689a      	ldr	r2, [r3, #8]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	431a      	orrs	r2, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	695b      	ldr	r3, [r3, #20]
 800a120:	431a      	orrs	r2, r3
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	69db      	ldr	r3, [r3, #28]
 800a126:	4313      	orrs	r3, r2
 800a128:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a134:	f023 030c 	bic.w	r3, r3, #12
 800a138:	687a      	ldr	r2, [r7, #4]
 800a13a:	6812      	ldr	r2, [r2, #0]
 800a13c:	68b9      	ldr	r1, [r7, #8]
 800a13e:	430b      	orrs	r3, r1
 800a140:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	695b      	ldr	r3, [r3, #20]
 800a148:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	699a      	ldr	r2, [r3, #24]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	430a      	orrs	r2, r1
 800a156:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a57      	ldr	r2, [pc, #348]	; (800a2bc <UART_SetConfig+0x1c8>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d004      	beq.n	800a16c <UART_SetConfig+0x78>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a56      	ldr	r2, [pc, #344]	; (800a2c0 <UART_SetConfig+0x1cc>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d103      	bne.n	800a174 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a16c:	f7fd fcf6 	bl	8007b5c <HAL_RCC_GetPCLK2Freq>
 800a170:	60f8      	str	r0, [r7, #12]
 800a172:	e002      	b.n	800a17a <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a174:	f7fd fcd0 	bl	8007b18 <HAL_RCC_GetPCLK1Freq>
 800a178:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	69db      	ldr	r3, [r3, #28]
 800a17e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a182:	d14c      	bne.n	800a21e <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	4613      	mov	r3, r2
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	4413      	add	r3, r2
 800a18c:	009a      	lsls	r2, r3, #2
 800a18e:	441a      	add	r2, r3
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	685b      	ldr	r3, [r3, #4]
 800a194:	005b      	lsls	r3, r3, #1
 800a196:	fbb2 f3f3 	udiv	r3, r2, r3
 800a19a:	4a4a      	ldr	r2, [pc, #296]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a19c:	fba2 2303 	umull	r2, r3, r2, r3
 800a1a0:	095b      	lsrs	r3, r3, #5
 800a1a2:	0119      	lsls	r1, r3, #4
 800a1a4:	68fa      	ldr	r2, [r7, #12]
 800a1a6:	4613      	mov	r3, r2
 800a1a8:	009b      	lsls	r3, r3, #2
 800a1aa:	4413      	add	r3, r2
 800a1ac:	009a      	lsls	r2, r3, #2
 800a1ae:	441a      	add	r2, r3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	005b      	lsls	r3, r3, #1
 800a1b6:	fbb2 f2f3 	udiv	r2, r2, r3
 800a1ba:	4b42      	ldr	r3, [pc, #264]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a1bc:	fba3 0302 	umull	r0, r3, r3, r2
 800a1c0:	095b      	lsrs	r3, r3, #5
 800a1c2:	2064      	movs	r0, #100	; 0x64
 800a1c4:	fb00 f303 	mul.w	r3, r0, r3
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	00db      	lsls	r3, r3, #3
 800a1cc:	3332      	adds	r3, #50	; 0x32
 800a1ce:	4a3d      	ldr	r2, [pc, #244]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a1d0:	fba2 2303 	umull	r2, r3, r2, r3
 800a1d4:	095b      	lsrs	r3, r3, #5
 800a1d6:	005b      	lsls	r3, r3, #1
 800a1d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a1dc:	4419      	add	r1, r3
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	4613      	mov	r3, r2
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	4413      	add	r3, r2
 800a1e6:	009a      	lsls	r2, r3, #2
 800a1e8:	441a      	add	r2, r3
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	005b      	lsls	r3, r3, #1
 800a1f0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a1f4:	4b33      	ldr	r3, [pc, #204]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a1f6:	fba3 0302 	umull	r0, r3, r3, r2
 800a1fa:	095b      	lsrs	r3, r3, #5
 800a1fc:	2064      	movs	r0, #100	; 0x64
 800a1fe:	fb00 f303 	mul.w	r3, r0, r3
 800a202:	1ad3      	subs	r3, r2, r3
 800a204:	00db      	lsls	r3, r3, #3
 800a206:	3332      	adds	r3, #50	; 0x32
 800a208:	4a2e      	ldr	r2, [pc, #184]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a20a:	fba2 2303 	umull	r2, r3, r2, r3
 800a20e:	095b      	lsrs	r3, r3, #5
 800a210:	f003 0207 	and.w	r2, r3, #7
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	440a      	add	r2, r1
 800a21a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a21c:	e04a      	b.n	800a2b4 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a21e:	68fa      	ldr	r2, [r7, #12]
 800a220:	4613      	mov	r3, r2
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	4413      	add	r3, r2
 800a226:	009a      	lsls	r2, r3, #2
 800a228:	441a      	add	r2, r3
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	009b      	lsls	r3, r3, #2
 800a230:	fbb2 f3f3 	udiv	r3, r2, r3
 800a234:	4a23      	ldr	r2, [pc, #140]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a236:	fba2 2303 	umull	r2, r3, r2, r3
 800a23a:	095b      	lsrs	r3, r3, #5
 800a23c:	0119      	lsls	r1, r3, #4
 800a23e:	68fa      	ldr	r2, [r7, #12]
 800a240:	4613      	mov	r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	4413      	add	r3, r2
 800a246:	009a      	lsls	r2, r3, #2
 800a248:	441a      	add	r2, r3
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	fbb2 f2f3 	udiv	r2, r2, r3
 800a254:	4b1b      	ldr	r3, [pc, #108]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a256:	fba3 0302 	umull	r0, r3, r3, r2
 800a25a:	095b      	lsrs	r3, r3, #5
 800a25c:	2064      	movs	r0, #100	; 0x64
 800a25e:	fb00 f303 	mul.w	r3, r0, r3
 800a262:	1ad3      	subs	r3, r2, r3
 800a264:	011b      	lsls	r3, r3, #4
 800a266:	3332      	adds	r3, #50	; 0x32
 800a268:	4a16      	ldr	r2, [pc, #88]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a26a:	fba2 2303 	umull	r2, r3, r2, r3
 800a26e:	095b      	lsrs	r3, r3, #5
 800a270:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a274:	4419      	add	r1, r3
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	4613      	mov	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	4413      	add	r3, r2
 800a27e:	009a      	lsls	r2, r3, #2
 800a280:	441a      	add	r2, r3
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	009b      	lsls	r3, r3, #2
 800a288:	fbb2 f2f3 	udiv	r2, r2, r3
 800a28c:	4b0d      	ldr	r3, [pc, #52]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a28e:	fba3 0302 	umull	r0, r3, r3, r2
 800a292:	095b      	lsrs	r3, r3, #5
 800a294:	2064      	movs	r0, #100	; 0x64
 800a296:	fb00 f303 	mul.w	r3, r0, r3
 800a29a:	1ad3      	subs	r3, r2, r3
 800a29c:	011b      	lsls	r3, r3, #4
 800a29e:	3332      	adds	r3, #50	; 0x32
 800a2a0:	4a08      	ldr	r2, [pc, #32]	; (800a2c4 <UART_SetConfig+0x1d0>)
 800a2a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a2a6:	095b      	lsrs	r3, r3, #5
 800a2a8:	f003 020f 	and.w	r2, r3, #15
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	440a      	add	r2, r1
 800a2b2:	609a      	str	r2, [r3, #8]
}
 800a2b4:	bf00      	nop
 800a2b6:	3710      	adds	r7, #16
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}
 800a2bc:	40011000 	.word	0x40011000
 800a2c0:	40011400 	.word	0x40011400
 800a2c4:	51eb851f 	.word	0x51eb851f

0800a2c8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a2c8:	b084      	sub	sp, #16
 800a2ca:	b480      	push	{r7}
 800a2cc:	b085      	sub	sp, #20
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	f107 001c 	add.w	r0, r7, #28
 800a2d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a2de:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a2e0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a2e2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a2e6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a2e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a2ea:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a2ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a2ee:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a2f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a2f2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a2f4:	68fa      	ldr	r2, [r7, #12]
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a302:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a306:	68fa      	ldr	r2, [r7, #12]
 800a308:	431a      	orrs	r2, r3
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a30e:	2300      	movs	r3, #0
}
 800a310:	4618      	mov	r0, r3
 800a312:	3714      	adds	r7, #20
 800a314:	46bd      	mov	sp, r7
 800a316:	bc80      	pop	{r7}
 800a318:	b004      	add	sp, #16
 800a31a:	4770      	bx	lr

0800a31c <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b083      	sub	sp, #12
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	370c      	adds	r7, #12
 800a32e:	46bd      	mov	sp, r7
 800a330:	bc80      	pop	{r7}
 800a332:	4770      	bx	lr

0800a334 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	681a      	ldr	r2, [r3, #0]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a348:	2300      	movs	r3, #0
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	370c      	adds	r7, #12
 800a34e:	46bd      	mov	sp, r7
 800a350:	bc80      	pop	{r7}
 800a352:	4770      	bx	lr

0800a354 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2203      	movs	r2, #3
 800a360:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800a362:	2002      	movs	r0, #2
 800a364:	f7f8 fb02 	bl	800296c <HAL_Delay>
  
  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3708      	adds	r7, #8
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a372:	b480      	push	{r7}
 800a374:	b083      	sub	sp, #12
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f003 0303 	and.w	r3, r3, #3
}
 800a382:	4618      	mov	r0, r3
 800a384:	370c      	adds	r7, #12
 800a386:	46bd      	mov	sp, r7
 800a388:	bc80      	pop	{r7}
 800a38a:	4770      	bx	lr

0800a38c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a396:	2300      	movs	r3, #0
 800a398:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a3aa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a3b0:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a3b6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a3b8:	68fa      	ldr	r2, [r7, #12]
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	68db      	ldr	r3, [r3, #12]
 800a3c2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a3c6:	f023 030f 	bic.w	r3, r3, #15
 800a3ca:	68fa      	ldr	r2, [r7, #12]
 800a3cc:	431a      	orrs	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3714      	adds	r7, #20
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bc80      	pop	{r7}
 800a3dc:	4770      	bx	lr

0800a3de <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a3de:	b480      	push	{r7}
 800a3e0:	b083      	sub	sp, #12
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	691b      	ldr	r3, [r3, #16]
 800a3ea:	b2db      	uxtb	r3, r3
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bc80      	pop	{r7}
 800a3f4:	4770      	bx	lr

0800a3f6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a3f6:	b480      	push	{r7}
 800a3f8:	b085      	sub	sp, #20
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
 800a3fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	3314      	adds	r3, #20
 800a404:	461a      	mov	r2, r3
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	4413      	add	r3, r2
 800a40a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
}  
 800a410:	4618      	mov	r0, r3
 800a412:	3714      	adds	r7, #20
 800a414:	46bd      	mov	sp, r7
 800a416:	bc80      	pop	{r7}
 800a418:	4770      	bx	lr

0800a41a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a41a:	b480      	push	{r7}
 800a41c:	b085      	sub	sp, #20
 800a41e:	af00      	add	r7, sp, #0
 800a420:	6078      	str	r0, [r7, #4]
 800a422:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a424:	2300      	movs	r3, #0
 800a426:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	685a      	ldr	r2, [r3, #4]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a440:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a446:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a44c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	4313      	orrs	r3, r2
 800a452:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a458:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	431a      	orrs	r2, r3
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a464:	2300      	movs	r3, #0

}
 800a466:	4618      	mov	r0, r3
 800a468:	3714      	adds	r7, #20
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bc80      	pop	{r7}
 800a46e:	4770      	bx	lr

0800a470 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b088      	sub	sp, #32
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a47e:	2310      	movs	r3, #16
 800a480:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a482:	2340      	movs	r3, #64	; 0x40
 800a484:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a486:	2300      	movs	r3, #0
 800a488:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a48a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a48e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a490:	f107 0308 	add.w	r3, r7, #8
 800a494:	4619      	mov	r1, r3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f7ff ff78 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a49c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4a0:	2110      	movs	r1, #16
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 fa40 	bl	800a928 <SDMMC_GetCmdResp1>
 800a4a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4aa:	69fb      	ldr	r3, [r7, #28]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3720      	adds	r7, #32
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bd80      	pop	{r7, pc}

0800a4b4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b088      	sub	sp, #32
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a4c2:	2311      	movs	r3, #17
 800a4c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a4c6:	2340      	movs	r3, #64	; 0x40
 800a4c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a4ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a4d4:	f107 0308 	add.w	r3, r7, #8
 800a4d8:	4619      	mov	r1, r3
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f7ff ff56 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a4e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4e4:	2111      	movs	r1, #17
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f000 fa1e 	bl	800a928 <SDMMC_GetCmdResp1>
 800a4ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4ee:	69fb      	ldr	r3, [r7, #28]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3720      	adds	r7, #32
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b088      	sub	sp, #32
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a506:	2312      	movs	r3, #18
 800a508:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a50a:	2340      	movs	r3, #64	; 0x40
 800a50c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a50e:	2300      	movs	r3, #0
 800a510:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a516:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a518:	f107 0308 	add.w	r3, r7, #8
 800a51c:	4619      	mov	r1, r3
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f7ff ff34 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a524:	f241 3288 	movw	r2, #5000	; 0x1388
 800a528:	2112      	movs	r1, #18
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 f9fc 	bl	800a928 <SDMMC_GetCmdResp1>
 800a530:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a532:	69fb      	ldr	r3, [r7, #28]
}
 800a534:	4618      	mov	r0, r3
 800a536:	3720      	adds	r7, #32
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b088      	sub	sp, #32
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a54a:	2318      	movs	r3, #24
 800a54c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a54e:	2340      	movs	r3, #64	; 0x40
 800a550:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a552:	2300      	movs	r3, #0
 800a554:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a55a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a55c:	f107 0308 	add.w	r3, r7, #8
 800a560:	4619      	mov	r1, r3
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f7ff ff12 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a568:	f241 3288 	movw	r2, #5000	; 0x1388
 800a56c:	2118      	movs	r1, #24
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f9da 	bl	800a928 <SDMMC_GetCmdResp1>
 800a574:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a576:	69fb      	ldr	r3, [r7, #28]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3720      	adds	r7, #32
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}

0800a580 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b088      	sub	sp, #32
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a58e:	2319      	movs	r3, #25
 800a590:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a592:	2340      	movs	r3, #64	; 0x40
 800a594:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a596:	2300      	movs	r3, #0
 800a598:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a59a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a59e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a5a0:	f107 0308 	add.w	r3, r7, #8
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f7ff fef0 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a5ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5b0:	2119      	movs	r1, #25
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f000 f9b8 	bl	800a928 <SDMMC_GetCmdResp1>
 800a5b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5ba:	69fb      	ldr	r3, [r7, #28]
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3720      	adds	r7, #32
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b088      	sub	sp, #32
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a5d0:	230c      	movs	r3, #12
 800a5d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a5d4:	2340      	movs	r3, #64	; 0x40
 800a5d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a5dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a5e2:	f107 0308 	add.w	r3, r7, #8
 800a5e6:	4619      	mov	r1, r3
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	f7ff fecf 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a5ee:	4a05      	ldr	r2, [pc, #20]	; (800a604 <SDMMC_CmdStopTransfer+0x40>)
 800a5f0:	210c      	movs	r1, #12
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 f998 	bl	800a928 <SDMMC_GetCmdResp1>
 800a5f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5fa:	69fb      	ldr	r3, [r7, #28]
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3720      	adds	r7, #32
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	05f5e100 	.word	0x05f5e100

0800a608 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b08a      	sub	sp, #40	; 0x28
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a618:	2307      	movs	r3, #7
 800a61a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a61c:	2340      	movs	r3, #64	; 0x40
 800a61e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a620:	2300      	movs	r3, #0
 800a622:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a624:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a628:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a62a:	f107 0310 	add.w	r3, r7, #16
 800a62e:	4619      	mov	r1, r3
 800a630:	68f8      	ldr	r0, [r7, #12]
 800a632:	f7ff feab 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a636:	f241 3288 	movw	r2, #5000	; 0x1388
 800a63a:	2107      	movs	r1, #7
 800a63c:	68f8      	ldr	r0, [r7, #12]
 800a63e:	f000 f973 	bl	800a928 <SDMMC_GetCmdResp1>
 800a642:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800a644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a646:	4618      	mov	r0, r3
 800a648:	3728      	adds	r7, #40	; 0x28
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}

0800a64e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a64e:	b580      	push	{r7, lr}
 800a650:	b088      	sub	sp, #32
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a656:	2300      	movs	r3, #0
 800a658:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a65a:	2300      	movs	r3, #0
 800a65c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a65e:	2300      	movs	r3, #0
 800a660:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a662:	2300      	movs	r3, #0
 800a664:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a666:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a66a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a66c:	f107 0308 	add.w	r3, r7, #8
 800a670:	4619      	mov	r1, r3
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f7ff fe8a 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 f92d 	bl	800a8d8 <SDMMC_GetCmdError>
 800a67e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a680:	69fb      	ldr	r3, [r7, #28]
}
 800a682:	4618      	mov	r0, r3
 800a684:	3720      	adds	r7, #32
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}

0800a68a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a68a:	b580      	push	{r7, lr}
 800a68c:	b088      	sub	sp, #32
 800a68e:	af00      	add	r7, sp, #0
 800a690:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a692:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800a696:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a698:	2308      	movs	r3, #8
 800a69a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a69c:	2340      	movs	r3, #64	; 0x40
 800a69e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a6a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a6aa:	f107 0308 	add.w	r3, r7, #8
 800a6ae:	4619      	mov	r1, r3
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f7ff fe6b 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f000 fb16 	bl	800ace8 <SDMMC_GetCmdResp7>
 800a6bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6be:	69fb      	ldr	r3, [r7, #28]
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3720      	adds	r7, #32
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}

0800a6c8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b088      	sub	sp, #32
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a6d6:	2337      	movs	r3, #55	; 0x37
 800a6d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a6da:	2340      	movs	r3, #64	; 0x40
 800a6dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a6e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a6e8:	f107 0308 	add.w	r3, r7, #8
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f7ff fe4c 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a6f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6f8:	2137      	movs	r1, #55	; 0x37
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 f914 	bl	800a928 <SDMMC_GetCmdResp1>
 800a700:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a702:	69fb      	ldr	r3, [r7, #28]
}
 800a704:	4618      	mov	r0, r3
 800a706:	3720      	adds	r7, #32
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b088      	sub	sp, #32
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a71c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a720:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a722:	2329      	movs	r3, #41	; 0x29
 800a724:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a726:	2340      	movs	r3, #64	; 0x40
 800a728:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a72a:	2300      	movs	r3, #0
 800a72c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a72e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a732:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a734:	f107 0308 	add.w	r3, r7, #8
 800a738:	4619      	mov	r1, r3
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f7ff fe26 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 fa23 	bl	800ab8c <SDMMC_GetCmdResp3>
 800a746:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a748:	69fb      	ldr	r3, [r7, #28]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3720      	adds	r7, #32
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b088      	sub	sp, #32
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
 800a75a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a760:	2306      	movs	r3, #6
 800a762:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a764:	2340      	movs	r3, #64	; 0x40
 800a766:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a768:	2300      	movs	r3, #0
 800a76a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a76c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a770:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a772:	f107 0308 	add.w	r3, r7, #8
 800a776:	4619      	mov	r1, r3
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f7ff fe07 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a77e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a782:	2106      	movs	r1, #6
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f8cf 	bl	800a928 <SDMMC_GetCmdResp1>
 800a78a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a78c:	69fb      	ldr	r3, [r7, #28]
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3720      	adds	r7, #32
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}

0800a796 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a796:	b580      	push	{r7, lr}
 800a798:	b088      	sub	sp, #32
 800a79a:	af00      	add	r7, sp, #0
 800a79c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a7a2:	2333      	movs	r3, #51	; 0x33
 800a7a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a7a6:	2340      	movs	r3, #64	; 0x40
 800a7a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a7ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a7b4:	f107 0308 	add.w	r3, r7, #8
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f7ff fde6 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a7c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a7c4:	2133      	movs	r1, #51	; 0x33
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 f8ae 	bl	800a928 <SDMMC_GetCmdResp1>
 800a7cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7ce:	69fb      	ldr	r3, [r7, #28]
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3720      	adds	r7, #32
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b088      	sub	sp, #32
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a7e4:	2302      	movs	r3, #2
 800a7e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a7e8:	23c0      	movs	r3, #192	; 0xc0
 800a7ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a7f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a7f6:	f107 0308 	add.w	r3, r7, #8
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f7ff fdc5 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f97c 	bl	800ab00 <SDMMC_GetCmdResp2>
 800a808:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a80a:	69fb      	ldr	r3, [r7, #28]
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3720      	adds	r7, #32
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b088      	sub	sp, #32
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a822:	2309      	movs	r3, #9
 800a824:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a826:	23c0      	movs	r3, #192	; 0xc0
 800a828:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a82a:	2300      	movs	r3, #0
 800a82c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a82e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a832:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a834:	f107 0308 	add.w	r3, r7, #8
 800a838:	4619      	mov	r1, r3
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f7ff fda6 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 f95d 	bl	800ab00 <SDMMC_GetCmdResp2>
 800a846:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a848:	69fb      	ldr	r3, [r7, #28]
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3720      	adds	r7, #32
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}

0800a852 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a852:	b580      	push	{r7, lr}
 800a854:	b088      	sub	sp, #32
 800a856:	af00      	add	r7, sp, #0
 800a858:	6078      	str	r0, [r7, #4]
 800a85a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a85c:	2300      	movs	r3, #0
 800a85e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a860:	2303      	movs	r3, #3
 800a862:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a864:	2340      	movs	r3, #64	; 0x40
 800a866:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a868:	2300      	movs	r3, #0
 800a86a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a86c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a870:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a872:	f107 0308 	add.w	r3, r7, #8
 800a876:	4619      	mov	r1, r3
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f7ff fd87 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a87e:	683a      	ldr	r2, [r7, #0]
 800a880:	2103      	movs	r1, #3
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 f9bc 	bl	800ac00 <SDMMC_GetCmdResp6>
 800a888:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a88a:	69fb      	ldr	r3, [r7, #28]
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3720      	adds	r7, #32
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b088      	sub	sp, #32
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a8a2:	230d      	movs	r3, #13
 800a8a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8a6:	2340      	movs	r3, #64	; 0x40
 800a8a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8b4:	f107 0308 	add.w	r3, r7, #8
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f7ff fd66 	bl	800a38c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a8c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8c4:	210d      	movs	r1, #13
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f000 f82e 	bl	800a928 <SDMMC_GetCmdResp1>
 800a8cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8ce:	69fb      	ldr	r3, [r7, #28]
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3720      	adds	r7, #32
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a8d8:	b490      	push	{r4, r7}
 800a8da:	b082      	sub	sp, #8
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a8e0:	4b0f      	ldr	r3, [pc, #60]	; (800a920 <SDMMC_GetCmdError+0x48>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4a0f      	ldr	r2, [pc, #60]	; (800a924 <SDMMC_GetCmdError+0x4c>)
 800a8e6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ea:	0a5b      	lsrs	r3, r3, #9
 800a8ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8f0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a8f4:	4623      	mov	r3, r4
 800a8f6:	1e5c      	subs	r4, r3, #1
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d102      	bne.n	800a902 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a8fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a900:	e009      	b.n	800a916 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d0f2      	beq.n	800a8f4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	22c5      	movs	r2, #197	; 0xc5
 800a912:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800a914:	2300      	movs	r3, #0
}
 800a916:	4618      	mov	r0, r3
 800a918:	3708      	adds	r7, #8
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bc90      	pop	{r4, r7}
 800a91e:	4770      	bx	lr
 800a920:	20000004 	.word	0x20000004
 800a924:	10624dd3 	.word	0x10624dd3

0800a928 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a928:	b590      	push	{r4, r7, lr}
 800a92a:	b087      	sub	sp, #28
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	60f8      	str	r0, [r7, #12]
 800a930:	460b      	mov	r3, r1
 800a932:	607a      	str	r2, [r7, #4]
 800a934:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a936:	4b6f      	ldr	r3, [pc, #444]	; (800aaf4 <SDMMC_GetCmdResp1+0x1cc>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4a6f      	ldr	r2, [pc, #444]	; (800aaf8 <SDMMC_GetCmdResp1+0x1d0>)
 800a93c:	fba2 2303 	umull	r2, r3, r2, r3
 800a940:	0a5b      	lsrs	r3, r3, #9
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a948:	4623      	mov	r3, r4
 800a94a:	1e5c      	subs	r4, r3, #1
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d102      	bne.n	800a956 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a950:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a954:	e0c9      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a95a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a962:	2b00      	cmp	r3, #0
 800a964:	d0f0      	beq.n	800a948 <SDMMC_GetCmdResp1+0x20>
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d1eb      	bne.n	800a948 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a974:	f003 0304 	and.w	r3, r3, #4
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d004      	beq.n	800a986 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2204      	movs	r2, #4
 800a980:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a982:	2304      	movs	r3, #4
 800a984:	e0b1      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a98a:	f003 0301 	and.w	r3, r3, #1
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d004      	beq.n	800a99c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2201      	movs	r2, #1
 800a996:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a998:	2301      	movs	r3, #1
 800a99a:	e0a6      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	22c5      	movs	r2, #197	; 0xc5
 800a9a0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	f7ff fd1b 	bl	800a3de <SDIO_GetCommandResponse>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	7afb      	ldrb	r3, [r7, #11]
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d001      	beq.n	800a9b6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e099      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a9b6:	2100      	movs	r1, #0
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f7ff fd1c 	bl	800a3f6 <SDIO_GetResponse>
 800a9be:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a9c0:	693a      	ldr	r2, [r7, #16]
 800a9c2:	4b4e      	ldr	r3, [pc, #312]	; (800aafc <SDMMC_GetCmdResp1+0x1d4>)
 800a9c4:	4013      	ands	r3, r2
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d101      	bne.n	800a9ce <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	e08d      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	da02      	bge.n	800a9da <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a9d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a9d8:	e087      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a9da:	693b      	ldr	r3, [r7, #16]
 800a9dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d001      	beq.n	800a9e8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a9e4:	2340      	movs	r3, #64	; 0x40
 800a9e6:	e080      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d001      	beq.n	800a9f6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a9f2:	2380      	movs	r3, #128	; 0x80
 800a9f4:	e079      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d002      	beq.n	800aa06 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800aa00:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa04:	e071      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d002      	beq.n	800aa16 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800aa10:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa14:	e069      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d002      	beq.n	800aa26 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800aa20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa24:	e061      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d002      	beq.n	800aa36 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800aa30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aa34:	e059      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800aa36:	693b      	ldr	r3, [r7, #16]
 800aa38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d002      	beq.n	800aa46 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800aa40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aa44:	e051      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d002      	beq.n	800aa56 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800aa50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aa54:	e049      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d002      	beq.n	800aa66 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800aa60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800aa64:	e041      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d002      	beq.n	800aa76 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800aa70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa74:	e039      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d002      	beq.n	800aa86 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800aa80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800aa84:	e031      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d002      	beq.n	800aa96 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800aa90:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800aa94:	e029      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d002      	beq.n	800aaa6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800aaa0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800aaa4:	e021      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800aaa6:	693b      	ldr	r3, [r7, #16]
 800aaa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800aab0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800aab4:	e019      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d002      	beq.n	800aac6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800aac0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800aac4:	e011      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d002      	beq.n	800aad6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800aad0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800aad4:	e009      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800aad6:	693b      	ldr	r3, [r7, #16]
 800aad8:	f003 0308 	and.w	r3, r3, #8
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d002      	beq.n	800aae6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800aae0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800aae4:	e001      	b.n	800aaea <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800aae6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	371c      	adds	r7, #28
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd90      	pop	{r4, r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	20000004 	.word	0x20000004
 800aaf8:	10624dd3 	.word	0x10624dd3
 800aafc:	fdffe008 	.word	0xfdffe008

0800ab00 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800ab00:	b490      	push	{r4, r7}
 800ab02:	b084      	sub	sp, #16
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ab08:	4b1e      	ldr	r3, [pc, #120]	; (800ab84 <SDMMC_GetCmdResp2+0x84>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4a1e      	ldr	r2, [pc, #120]	; (800ab88 <SDMMC_GetCmdResp2+0x88>)
 800ab0e:	fba2 2303 	umull	r2, r3, r2, r3
 800ab12:	0a5b      	lsrs	r3, r3, #9
 800ab14:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab18:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ab1c:	4623      	mov	r3, r4
 800ab1e:	1e5c      	subs	r4, r3, #1
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d102      	bne.n	800ab2a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ab24:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ab28:	e026      	b.n	800ab78 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab2e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d0f0      	beq.n	800ab1c <SDMMC_GetCmdResp2+0x1c>
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d1eb      	bne.n	800ab1c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab48:	f003 0304 	and.w	r3, r3, #4
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d004      	beq.n	800ab5a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2204      	movs	r2, #4
 800ab54:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ab56:	2304      	movs	r3, #4
 800ab58:	e00e      	b.n	800ab78 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab5e:	f003 0301 	and.w	r3, r3, #1
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d004      	beq.n	800ab70 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2201      	movs	r2, #1
 800ab6a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e003      	b.n	800ab78 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	22c5      	movs	r2, #197	; 0xc5
 800ab74:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800ab76:	2300      	movs	r3, #0
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3710      	adds	r7, #16
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bc90      	pop	{r4, r7}
 800ab80:	4770      	bx	lr
 800ab82:	bf00      	nop
 800ab84:	20000004 	.word	0x20000004
 800ab88:	10624dd3 	.word	0x10624dd3

0800ab8c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800ab8c:	b490      	push	{r4, r7}
 800ab8e:	b084      	sub	sp, #16
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ab94:	4b18      	ldr	r3, [pc, #96]	; (800abf8 <SDMMC_GetCmdResp3+0x6c>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4a18      	ldr	r2, [pc, #96]	; (800abfc <SDMMC_GetCmdResp3+0x70>)
 800ab9a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab9e:	0a5b      	lsrs	r3, r3, #9
 800aba0:	f241 3288 	movw	r2, #5000	; 0x1388
 800aba4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800aba8:	4623      	mov	r3, r4
 800abaa:	1e5c      	subs	r4, r3, #1
 800abac:	2b00      	cmp	r3, #0
 800abae:	d102      	bne.n	800abb6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800abb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800abb4:	e01b      	b.n	800abee <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abba:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d0f0      	beq.n	800aba8 <SDMMC_GetCmdResp3+0x1c>
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d1eb      	bne.n	800aba8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abd4:	f003 0304 	and.w	r3, r3, #4
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d004      	beq.n	800abe6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2204      	movs	r2, #4
 800abe0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800abe2:	2304      	movs	r3, #4
 800abe4:	e003      	b.n	800abee <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	22c5      	movs	r2, #197	; 0xc5
 800abea:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800abec:	2300      	movs	r3, #0
}
 800abee:	4618      	mov	r0, r3
 800abf0:	3710      	adds	r7, #16
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bc90      	pop	{r4, r7}
 800abf6:	4770      	bx	lr
 800abf8:	20000004 	.word	0x20000004
 800abfc:	10624dd3 	.word	0x10624dd3

0800ac00 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800ac00:	b590      	push	{r4, r7, lr}
 800ac02:	b087      	sub	sp, #28
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	60f8      	str	r0, [r7, #12]
 800ac08:	460b      	mov	r3, r1
 800ac0a:	607a      	str	r2, [r7, #4]
 800ac0c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ac0e:	4b34      	ldr	r3, [pc, #208]	; (800ace0 <SDMMC_GetCmdResp6+0xe0>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4a34      	ldr	r2, [pc, #208]	; (800ace4 <SDMMC_GetCmdResp6+0xe4>)
 800ac14:	fba2 2303 	umull	r2, r3, r2, r3
 800ac18:	0a5b      	lsrs	r3, r3, #9
 800ac1a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac1e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ac22:	4623      	mov	r3, r4
 800ac24:	1e5c      	subs	r4, r3, #1
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d102      	bne.n	800ac30 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ac2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ac2e:	e052      	b.n	800acd6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac34:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d0f0      	beq.n	800ac22 <SDMMC_GetCmdResp6+0x22>
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1eb      	bne.n	800ac22 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac4e:	f003 0304 	and.w	r3, r3, #4
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d004      	beq.n	800ac60 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2204      	movs	r2, #4
 800ac5a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ac5c:	2304      	movs	r3, #4
 800ac5e:	e03a      	b.n	800acd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac64:	f003 0301 	and.w	r3, r3, #1
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d004      	beq.n	800ac76 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2201      	movs	r2, #1
 800ac70:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac72:	2301      	movs	r3, #1
 800ac74:	e02f      	b.n	800acd6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f7ff fbb1 	bl	800a3de <SDIO_GetCommandResponse>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	461a      	mov	r2, r3
 800ac80:	7afb      	ldrb	r3, [r7, #11]
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d001      	beq.n	800ac8a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac86:	2301      	movs	r3, #1
 800ac88:	e025      	b.n	800acd6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	22c5      	movs	r2, #197	; 0xc5
 800ac8e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ac90:	2100      	movs	r1, #0
 800ac92:	68f8      	ldr	r0, [r7, #12]
 800ac94:	f7ff fbaf 	bl	800a3f6 <SDIO_GetResponse>
 800ac98:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d106      	bne.n	800acb2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	0c1b      	lsrs	r3, r3, #16
 800aca8:	b29a      	uxth	r2, r3
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800acae:	2300      	movs	r3, #0
 800acb0:	e011      	b.n	800acd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800acb2:	693b      	ldr	r3, [r7, #16]
 800acb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d002      	beq.n	800acc2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800acbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800acc0:	e009      	b.n	800acd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d002      	beq.n	800acd2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800accc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800acd0:	e001      	b.n	800acd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800acd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	371c      	adds	r7, #28
 800acda:	46bd      	mov	sp, r7
 800acdc:	bd90      	pop	{r4, r7, pc}
 800acde:	bf00      	nop
 800ace0:	20000004 	.word	0x20000004
 800ace4:	10624dd3 	.word	0x10624dd3

0800ace8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800ace8:	b490      	push	{r4, r7}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800acf0:	4b21      	ldr	r3, [pc, #132]	; (800ad78 <SDMMC_GetCmdResp7+0x90>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	4a21      	ldr	r2, [pc, #132]	; (800ad7c <SDMMC_GetCmdResp7+0x94>)
 800acf6:	fba2 2303 	umull	r2, r3, r2, r3
 800acfa:	0a5b      	lsrs	r3, r3, #9
 800acfc:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad00:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ad04:	4623      	mov	r3, r4
 800ad06:	1e5c      	subs	r4, r3, #1
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d102      	bne.n	800ad12 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ad10:	e02c      	b.n	800ad6c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad16:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d0f0      	beq.n	800ad04 <SDMMC_GetCmdResp7+0x1c>
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d1eb      	bne.n	800ad04 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad30:	f003 0304 	and.w	r3, r3, #4
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d004      	beq.n	800ad42 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2204      	movs	r2, #4
 800ad3c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad3e:	2304      	movs	r3, #4
 800ad40:	e014      	b.n	800ad6c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad46:	f003 0301 	and.w	r3, r3, #1
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d004      	beq.n	800ad58 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2201      	movs	r2, #1
 800ad52:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e009      	b.n	800ad6c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d002      	beq.n	800ad6a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2240      	movs	r2, #64	; 0x40
 800ad68:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ad6a:	2300      	movs	r3, #0
  
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3710      	adds	r7, #16
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bc90      	pop	{r4, r7}
 800ad74:	4770      	bx	lr
 800ad76:	bf00      	nop
 800ad78:	20000004 	.word	0x20000004
 800ad7c:	10624dd3 	.word	0x10624dd3

0800ad80 <LL_TIM_SetPrescaler>:
{
 800ad80:	b480      	push	{r7}
 800ad82:	b083      	sub	sp, #12
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
 800ad88:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	683a      	ldr	r2, [r7, #0]
 800ad8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800ad90:	bf00      	nop
 800ad92:	370c      	adds	r7, #12
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bc80      	pop	{r7}
 800ad98:	4770      	bx	lr

0800ad9a <LL_TIM_SetAutoReload>:
{
 800ad9a:	b480      	push	{r7}
 800ad9c:	b083      	sub	sp, #12
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
 800ada2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	683a      	ldr	r2, [r7, #0]
 800ada8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800adaa:	bf00      	nop
 800adac:	370c      	adds	r7, #12
 800adae:	46bd      	mov	sp, r7
 800adb0:	bc80      	pop	{r7}
 800adb2:	4770      	bx	lr

0800adb4 <LL_TIM_SetRepetitionCounter>:
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
 800adbc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	683a      	ldr	r2, [r7, #0]
 800adc2:	631a      	str	r2, [r3, #48]	; 0x30
}
 800adc4:	bf00      	nop
 800adc6:	370c      	adds	r7, #12
 800adc8:	46bd      	mov	sp, r7
 800adca:	bc80      	pop	{r7}
 800adcc:	4770      	bx	lr

0800adce <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800adce:	b480      	push	{r7}
 800add0:	b083      	sub	sp, #12
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	695b      	ldr	r3, [r3, #20]
 800adda:	f043 0201 	orr.w	r2, r3, #1
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	615a      	str	r2, [r3, #20]
}
 800ade2:	bf00      	nop
 800ade4:	370c      	adds	r7, #12
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bc80      	pop	{r7}
 800adea:	4770      	bx	lr

0800adec <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b084      	sub	sp, #16
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	4a3d      	ldr	r2, [pc, #244]	; (800aef4 <LL_TIM_Init+0x108>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d013      	beq.n	800ae2c <LL_TIM_Init+0x40>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae0a:	d00f      	beq.n	800ae2c <LL_TIM_Init+0x40>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a3a      	ldr	r2, [pc, #232]	; (800aef8 <LL_TIM_Init+0x10c>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d00b      	beq.n	800ae2c <LL_TIM_Init+0x40>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	4a39      	ldr	r2, [pc, #228]	; (800aefc <LL_TIM_Init+0x110>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d007      	beq.n	800ae2c <LL_TIM_Init+0x40>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a38      	ldr	r2, [pc, #224]	; (800af00 <LL_TIM_Init+0x114>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d003      	beq.n	800ae2c <LL_TIM_Init+0x40>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	4a37      	ldr	r2, [pc, #220]	; (800af04 <LL_TIM_Init+0x118>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d106      	bne.n	800ae3a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4a2d      	ldr	r2, [pc, #180]	; (800aef4 <LL_TIM_Init+0x108>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d02b      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae48:	d027      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	4a2a      	ldr	r2, [pc, #168]	; (800aef8 <LL_TIM_Init+0x10c>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d023      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a29      	ldr	r2, [pc, #164]	; (800aefc <LL_TIM_Init+0x110>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d01f      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a28      	ldr	r2, [pc, #160]	; (800af00 <LL_TIM_Init+0x114>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d01b      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a27      	ldr	r2, [pc, #156]	; (800af04 <LL_TIM_Init+0x118>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d017      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a26      	ldr	r2, [pc, #152]	; (800af08 <LL_TIM_Init+0x11c>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d013      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a25      	ldr	r2, [pc, #148]	; (800af0c <LL_TIM_Init+0x120>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d00f      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a24      	ldr	r2, [pc, #144]	; (800af10 <LL_TIM_Init+0x124>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d00b      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a23      	ldr	r2, [pc, #140]	; (800af14 <LL_TIM_Init+0x128>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d007      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	4a22      	ldr	r2, [pc, #136]	; (800af18 <LL_TIM_Init+0x12c>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d003      	beq.n	800ae9a <LL_TIM_Init+0xae>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	4a21      	ldr	r2, [pc, #132]	; (800af1c <LL_TIM_Init+0x130>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d106      	bne.n	800aea8 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	4313      	orrs	r3, r2
 800aea6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	689b      	ldr	r3, [r3, #8]
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f7ff ff70 	bl	800ad9a <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	881b      	ldrh	r3, [r3, #0]
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7ff ff5d 	bl	800ad80 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	4a0a      	ldr	r2, [pc, #40]	; (800aef4 <LL_TIM_Init+0x108>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d003      	beq.n	800aed6 <LL_TIM_Init+0xea>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	4a0c      	ldr	r2, [pc, #48]	; (800af04 <LL_TIM_Init+0x118>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d105      	bne.n	800aee2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	691b      	ldr	r3, [r3, #16]
 800aeda:	4619      	mov	r1, r3
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f7ff ff69 	bl	800adb4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f7ff ff73 	bl	800adce <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800aee8:	2300      	movs	r3, #0
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3710      	adds	r7, #16
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	40010000 	.word	0x40010000
 800aef8:	40000400 	.word	0x40000400
 800aefc:	40000800 	.word	0x40000800
 800af00:	40000c00 	.word	0x40000c00
 800af04:	40010400 	.word	0x40010400
 800af08:	40014000 	.word	0x40014000
 800af0c:	40014400 	.word	0x40014400
 800af10:	40014800 	.word	0x40014800
 800af14:	40001800 	.word	0x40001800
 800af18:	40001c00 	.word	0x40001c00
 800af1c:	40002000 	.word	0x40002000

0800af20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800af20:	b084      	sub	sp, #16
 800af22:	b580      	push	{r7, lr}
 800af24:	b084      	sub	sp, #16
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
 800af2a:	f107 001c 	add.w	r0, r7, #28
 800af2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800af32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af34:	2b01      	cmp	r3, #1
 800af36:	d122      	bne.n	800af7e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800af4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800af60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af62:	2b01      	cmp	r3, #1
 800af64:	d105      	bne.n	800af72 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	68db      	ldr	r3, [r3, #12]
 800af6a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f001 faa0 	bl	800c4b8 <USB_CoreReset>
 800af78:	4603      	mov	r3, r0
 800af7a:	73fb      	strb	r3, [r7, #15]
 800af7c:	e010      	b.n	800afa0 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	68db      	ldr	r3, [r3, #12]
 800af82:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f001 fa94 	bl	800c4b8 <USB_CoreReset>
 800af90:	4603      	mov	r3, r0
 800af92:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af98:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800afa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d10b      	bne.n	800afbe <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	689b      	ldr	r3, [r3, #8]
 800afaa:	f043 0206 	orr.w	r2, r3, #6
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	689b      	ldr	r3, [r3, #8]
 800afb6:	f043 0220 	orr.w	r2, r3, #32
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800afbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	3710      	adds	r7, #16
 800afc4:	46bd      	mov	sp, r7
 800afc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800afca:	b004      	add	sp, #16
 800afcc:	4770      	bx	lr
	...

0800afd0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800afd0:	b480      	push	{r7}
 800afd2:	b087      	sub	sp, #28
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	60f8      	str	r0, [r7, #12]
 800afd8:	60b9      	str	r1, [r7, #8]
 800afda:	4613      	mov	r3, r2
 800afdc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800afde:	79fb      	ldrb	r3, [r7, #7]
 800afe0:	2b02      	cmp	r3, #2
 800afe2:	d165      	bne.n	800b0b0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	4a41      	ldr	r2, [pc, #260]	; (800b0ec <USB_SetTurnaroundTime+0x11c>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d906      	bls.n	800affa <USB_SetTurnaroundTime+0x2a>
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	4a40      	ldr	r2, [pc, #256]	; (800b0f0 <USB_SetTurnaroundTime+0x120>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d802      	bhi.n	800affa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800aff4:	230f      	movs	r3, #15
 800aff6:	617b      	str	r3, [r7, #20]
 800aff8:	e062      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	4a3c      	ldr	r2, [pc, #240]	; (800b0f0 <USB_SetTurnaroundTime+0x120>)
 800affe:	4293      	cmp	r3, r2
 800b000:	d906      	bls.n	800b010 <USB_SetTurnaroundTime+0x40>
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	4a3b      	ldr	r2, [pc, #236]	; (800b0f4 <USB_SetTurnaroundTime+0x124>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d802      	bhi.n	800b010 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b00a:	230e      	movs	r3, #14
 800b00c:	617b      	str	r3, [r7, #20]
 800b00e:	e057      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	4a38      	ldr	r2, [pc, #224]	; (800b0f4 <USB_SetTurnaroundTime+0x124>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d906      	bls.n	800b026 <USB_SetTurnaroundTime+0x56>
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	4a37      	ldr	r2, [pc, #220]	; (800b0f8 <USB_SetTurnaroundTime+0x128>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d802      	bhi.n	800b026 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b020:	230d      	movs	r3, #13
 800b022:	617b      	str	r3, [r7, #20]
 800b024:	e04c      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	4a33      	ldr	r2, [pc, #204]	; (800b0f8 <USB_SetTurnaroundTime+0x128>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d906      	bls.n	800b03c <USB_SetTurnaroundTime+0x6c>
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	4a32      	ldr	r2, [pc, #200]	; (800b0fc <USB_SetTurnaroundTime+0x12c>)
 800b032:	4293      	cmp	r3, r2
 800b034:	d802      	bhi.n	800b03c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b036:	230c      	movs	r3, #12
 800b038:	617b      	str	r3, [r7, #20]
 800b03a:	e041      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	4a2f      	ldr	r2, [pc, #188]	; (800b0fc <USB_SetTurnaroundTime+0x12c>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d906      	bls.n	800b052 <USB_SetTurnaroundTime+0x82>
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	4a2e      	ldr	r2, [pc, #184]	; (800b100 <USB_SetTurnaroundTime+0x130>)
 800b048:	4293      	cmp	r3, r2
 800b04a:	d802      	bhi.n	800b052 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b04c:	230b      	movs	r3, #11
 800b04e:	617b      	str	r3, [r7, #20]
 800b050:	e036      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	4a2a      	ldr	r2, [pc, #168]	; (800b100 <USB_SetTurnaroundTime+0x130>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d906      	bls.n	800b068 <USB_SetTurnaroundTime+0x98>
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	4a29      	ldr	r2, [pc, #164]	; (800b104 <USB_SetTurnaroundTime+0x134>)
 800b05e:	4293      	cmp	r3, r2
 800b060:	d802      	bhi.n	800b068 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b062:	230a      	movs	r3, #10
 800b064:	617b      	str	r3, [r7, #20]
 800b066:	e02b      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	4a26      	ldr	r2, [pc, #152]	; (800b104 <USB_SetTurnaroundTime+0x134>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d906      	bls.n	800b07e <USB_SetTurnaroundTime+0xae>
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	4a25      	ldr	r2, [pc, #148]	; (800b108 <USB_SetTurnaroundTime+0x138>)
 800b074:	4293      	cmp	r3, r2
 800b076:	d802      	bhi.n	800b07e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b078:	2309      	movs	r3, #9
 800b07a:	617b      	str	r3, [r7, #20]
 800b07c:	e020      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	4a21      	ldr	r2, [pc, #132]	; (800b108 <USB_SetTurnaroundTime+0x138>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d906      	bls.n	800b094 <USB_SetTurnaroundTime+0xc4>
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	4a20      	ldr	r2, [pc, #128]	; (800b10c <USB_SetTurnaroundTime+0x13c>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d802      	bhi.n	800b094 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b08e:	2308      	movs	r3, #8
 800b090:	617b      	str	r3, [r7, #20]
 800b092:	e015      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	4a1d      	ldr	r2, [pc, #116]	; (800b10c <USB_SetTurnaroundTime+0x13c>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d906      	bls.n	800b0aa <USB_SetTurnaroundTime+0xda>
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	4a1c      	ldr	r2, [pc, #112]	; (800b110 <USB_SetTurnaroundTime+0x140>)
 800b0a0:	4293      	cmp	r3, r2
 800b0a2:	d802      	bhi.n	800b0aa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b0a4:	2307      	movs	r3, #7
 800b0a6:	617b      	str	r3, [r7, #20]
 800b0a8:	e00a      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b0aa:	2306      	movs	r3, #6
 800b0ac:	617b      	str	r3, [r7, #20]
 800b0ae:	e007      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b0b0:	79fb      	ldrb	r3, [r7, #7]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d102      	bne.n	800b0bc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b0b6:	2309      	movs	r3, #9
 800b0b8:	617b      	str	r3, [r7, #20]
 800b0ba:	e001      	b.n	800b0c0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b0bc:	2309      	movs	r3, #9
 800b0be:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	68da      	ldr	r2, [r3, #12]
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	029b      	lsls	r3, r3, #10
 800b0d4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b0d8:	431a      	orrs	r2, r3
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b0de:	2300      	movs	r3, #0
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	371c      	adds	r7, #28
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bc80      	pop	{r7}
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	00d8acbf 	.word	0x00d8acbf
 800b0f0:	00e4e1bf 	.word	0x00e4e1bf
 800b0f4:	00f423ff 	.word	0x00f423ff
 800b0f8:	0106737f 	.word	0x0106737f
 800b0fc:	011a499f 	.word	0x011a499f
 800b100:	01312cff 	.word	0x01312cff
 800b104:	014ca43f 	.word	0x014ca43f
 800b108:	016e35ff 	.word	0x016e35ff
 800b10c:	01a6ab1f 	.word	0x01a6ab1f
 800b110:	01e847ff 	.word	0x01e847ff

0800b114 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b114:	b480      	push	{r7}
 800b116:	b083      	sub	sp, #12
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	689b      	ldr	r3, [r3, #8]
 800b120:	f043 0201 	orr.w	r2, r3, #1
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b128:	2300      	movs	r3, #0
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	370c      	adds	r7, #12
 800b12e:	46bd      	mov	sp, r7
 800b130:	bc80      	pop	{r7}
 800b132:	4770      	bx	lr

0800b134 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b134:	b480      	push	{r7}
 800b136:	b083      	sub	sp, #12
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	689b      	ldr	r3, [r3, #8]
 800b140:	f023 0201 	bic.w	r2, r3, #1
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b148:	2300      	movs	r3, #0
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	370c      	adds	r7, #12
 800b14e:	46bd      	mov	sp, r7
 800b150:	bc80      	pop	{r7}
 800b152:	4770      	bx	lr

0800b154 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b082      	sub	sp, #8
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	460b      	mov	r3, r1
 800b15e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	68db      	ldr	r3, [r3, #12]
 800b164:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b16c:	78fb      	ldrb	r3, [r7, #3]
 800b16e:	2b01      	cmp	r3, #1
 800b170:	d106      	bne.n	800b180 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	68db      	ldr	r3, [r3, #12]
 800b176:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	60da      	str	r2, [r3, #12]
 800b17e:	e00b      	b.n	800b198 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b180:	78fb      	ldrb	r3, [r7, #3]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d106      	bne.n	800b194 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	68db      	ldr	r3, [r3, #12]
 800b18a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	60da      	str	r2, [r3, #12]
 800b192:	e001      	b.n	800b198 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b194:	2301      	movs	r3, #1
 800b196:	e003      	b.n	800b1a0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b198:	2032      	movs	r0, #50	; 0x32
 800b19a:	f7f7 fbe7 	bl	800296c <HAL_Delay>

  return HAL_OK;
 800b19e:	2300      	movs	r3, #0
}
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	3708      	adds	r7, #8
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b1a8:	b084      	sub	sp, #16
 800b1aa:	b580      	push	{r7, lr}
 800b1ac:	b086      	sub	sp, #24
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
 800b1b2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b1b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	613b      	str	r3, [r7, #16]
 800b1c6:	e009      	b.n	800b1dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	3340      	adds	r3, #64	; 0x40
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	4413      	add	r3, r2
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b1d6:	693b      	ldr	r3, [r7, #16]
 800b1d8:	3301      	adds	r3, #1
 800b1da:	613b      	str	r3, [r7, #16]
 800b1dc:	693b      	ldr	r3, [r7, #16]
 800b1de:	2b0e      	cmp	r3, #14
 800b1e0:	d9f2      	bls.n	800b1c8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b1e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d11c      	bne.n	800b222 <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	68fa      	ldr	r2, [r7, #12]
 800b1f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b1f6:	f043 0302 	orr.w	r3, r3, #2
 800b1fa:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b200:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b20c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b218:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	639a      	str	r2, [r3, #56]	; 0x38
 800b220:	e00b      	b.n	800b23a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b226:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b232:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b240:	461a      	mov	r2, r3
 800b242:	2300      	movs	r3, #0
 800b244:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b24c:	4619      	mov	r1, r3
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b254:	461a      	mov	r2, r3
 800b256:	680b      	ldr	r3, [r1, #0]
 800b258:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d10c      	bne.n	800b27a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b262:	2b00      	cmp	r3, #0
 800b264:	d104      	bne.n	800b270 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b266:	2100      	movs	r1, #0
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 f945 	bl	800b4f8 <USB_SetDevSpeed>
 800b26e:	e008      	b.n	800b282 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b270:	2101      	movs	r1, #1
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 f940 	bl	800b4f8 <USB_SetDevSpeed>
 800b278:	e003      	b.n	800b282 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b27a:	2103      	movs	r1, #3
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f000 f93b 	bl	800b4f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b282:	2110      	movs	r1, #16
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f000 f8f3 	bl	800b470 <USB_FlushTxFifo>
 800b28a:	4603      	mov	r3, r0
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d001      	beq.n	800b294 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800b290:	2301      	movs	r3, #1
 800b292:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 f90f 	bl	800b4b8 <USB_FlushRxFifo>
 800b29a:	4603      	mov	r3, r0
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d001      	beq.n	800b2a4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2c2:	461a      	mov	r2, r3
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	613b      	str	r3, [r7, #16]
 800b2cc:	e043      	b.n	800b356 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	015a      	lsls	r2, r3, #5
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b2e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b2e4:	d118      	bne.n	800b318 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d10a      	bne.n	800b302 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	015a      	lsls	r2, r3, #5
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	4413      	add	r3, r2
 800b2f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b2fe:	6013      	str	r3, [r2, #0]
 800b300:	e013      	b.n	800b32a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	015a      	lsls	r2, r3, #5
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	4413      	add	r3, r2
 800b30a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b30e:	461a      	mov	r2, r3
 800b310:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b314:	6013      	str	r3, [r2, #0]
 800b316:	e008      	b.n	800b32a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	015a      	lsls	r2, r3, #5
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	4413      	add	r3, r2
 800b320:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b324:	461a      	mov	r2, r3
 800b326:	2300      	movs	r3, #0
 800b328:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	015a      	lsls	r2, r3, #5
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	4413      	add	r3, r2
 800b332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b336:	461a      	mov	r2, r3
 800b338:	2300      	movs	r3, #0
 800b33a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	015a      	lsls	r2, r3, #5
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	4413      	add	r3, r2
 800b344:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b348:	461a      	mov	r2, r3
 800b34a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b34e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b350:	693b      	ldr	r3, [r7, #16]
 800b352:	3301      	adds	r3, #1
 800b354:	613b      	str	r3, [r7, #16]
 800b356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b358:	693a      	ldr	r2, [r7, #16]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d3b7      	bcc.n	800b2ce <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b35e:	2300      	movs	r3, #0
 800b360:	613b      	str	r3, [r7, #16]
 800b362:	e043      	b.n	800b3ec <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	015a      	lsls	r2, r3, #5
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	4413      	add	r3, r2
 800b36c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b376:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b37a:	d118      	bne.n	800b3ae <USB_DevInit+0x206>
    {
      if (i == 0U)
 800b37c:	693b      	ldr	r3, [r7, #16]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d10a      	bne.n	800b398 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	015a      	lsls	r2, r3, #5
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	4413      	add	r3, r2
 800b38a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b38e:	461a      	mov	r2, r3
 800b390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b394:	6013      	str	r3, [r2, #0]
 800b396:	e013      	b.n	800b3c0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	015a      	lsls	r2, r3, #5
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	4413      	add	r3, r2
 800b3a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b3aa:	6013      	str	r3, [r2, #0]
 800b3ac:	e008      	b.n	800b3c0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	015a      	lsls	r2, r3, #5
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	4413      	add	r3, r2
 800b3b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	2300      	movs	r3, #0
 800b3be:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	015a      	lsls	r2, r3, #5
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	4413      	add	r3, r2
 800b3c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	015a      	lsls	r2, r3, #5
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	4413      	add	r3, r2
 800b3da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3de:	461a      	mov	r2, r3
 800b3e0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b3e4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	613b      	str	r3, [r7, #16]
 800b3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ee:	693a      	ldr	r2, [r7, #16]
 800b3f0:	429a      	cmp	r2, r3
 800b3f2:	d3b7      	bcc.n	800b364 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3fa:	691b      	ldr	r3, [r3, #16]
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b402:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b406:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2200      	movs	r2, #0
 800b40c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b414:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d105      	bne.n	800b428 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	699b      	ldr	r3, [r3, #24]
 800b420:	f043 0210 	orr.w	r2, r3, #16
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	699a      	ldr	r2, [r3, #24]
 800b42c:	4b0f      	ldr	r3, [pc, #60]	; (800b46c <USB_DevInit+0x2c4>)
 800b42e:	4313      	orrs	r3, r2
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b436:	2b00      	cmp	r3, #0
 800b438:	d005      	beq.n	800b446 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	699b      	ldr	r3, [r3, #24]
 800b43e:	f043 0208 	orr.w	r2, r3, #8
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d107      	bne.n	800b45c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	699b      	ldr	r3, [r3, #24]
 800b450:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b454:	f043 0304 	orr.w	r3, r3, #4
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b45c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3718      	adds	r7, #24
 800b462:	46bd      	mov	sp, r7
 800b464:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b468:	b004      	add	sp, #16
 800b46a:	4770      	bx	lr
 800b46c:	803c3800 	.word	0x803c3800

0800b470 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b470:	b480      	push	{r7}
 800b472:	b085      	sub	sp, #20
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800b47a:	2300      	movs	r3, #0
 800b47c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	019b      	lsls	r3, r3, #6
 800b482:	f043 0220 	orr.w	r2, r3, #32
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	3301      	adds	r3, #1
 800b48e:	60fb      	str	r3, [r7, #12]
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	4a08      	ldr	r2, [pc, #32]	; (800b4b4 <USB_FlushTxFifo+0x44>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d901      	bls.n	800b49c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800b498:	2303      	movs	r3, #3
 800b49a:	e006      	b.n	800b4aa <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	691b      	ldr	r3, [r3, #16]
 800b4a0:	f003 0320 	and.w	r3, r3, #32
 800b4a4:	2b20      	cmp	r3, #32
 800b4a6:	d0f0      	beq.n	800b48a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800b4a8:	2300      	movs	r3, #0
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3714      	adds	r7, #20
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bc80      	pop	{r7}
 800b4b2:	4770      	bx	lr
 800b4b4:	00030d40 	.word	0x00030d40

0800b4b8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b4b8:	b480      	push	{r7}
 800b4ba:	b085      	sub	sp, #20
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2210      	movs	r2, #16
 800b4c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	3301      	adds	r3, #1
 800b4ce:	60fb      	str	r3, [r7, #12]
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	4a08      	ldr	r2, [pc, #32]	; (800b4f4 <USB_FlushRxFifo+0x3c>)
 800b4d4:	4293      	cmp	r3, r2
 800b4d6:	d901      	bls.n	800b4dc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800b4d8:	2303      	movs	r3, #3
 800b4da:	e006      	b.n	800b4ea <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	691b      	ldr	r3, [r3, #16]
 800b4e0:	f003 0310 	and.w	r3, r3, #16
 800b4e4:	2b10      	cmp	r3, #16
 800b4e6:	d0f0      	beq.n	800b4ca <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800b4e8:	2300      	movs	r3, #0
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3714      	adds	r7, #20
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bc80      	pop	{r7}
 800b4f2:	4770      	bx	lr
 800b4f4:	00030d40 	.word	0x00030d40

0800b4f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b085      	sub	sp, #20
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	460b      	mov	r3, r1
 800b502:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	78fb      	ldrb	r3, [r7, #3]
 800b512:	68f9      	ldr	r1, [r7, #12]
 800b514:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b518:	4313      	orrs	r3, r2
 800b51a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b51c:	2300      	movs	r3, #0
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3714      	adds	r7, #20
 800b522:	46bd      	mov	sp, r7
 800b524:	bc80      	pop	{r7}
 800b526:	4770      	bx	lr

0800b528 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b528:	b480      	push	{r7}
 800b52a:	b087      	sub	sp, #28
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b53a:	689b      	ldr	r3, [r3, #8]
 800b53c:	f003 0306 	and.w	r3, r3, #6
 800b540:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d102      	bne.n	800b54e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b548:	2300      	movs	r3, #0
 800b54a:	75fb      	strb	r3, [r7, #23]
 800b54c:	e00a      	b.n	800b564 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2b02      	cmp	r3, #2
 800b552:	d002      	beq.n	800b55a <USB_GetDevSpeed+0x32>
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	2b06      	cmp	r3, #6
 800b558:	d102      	bne.n	800b560 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b55a:	2302      	movs	r3, #2
 800b55c:	75fb      	strb	r3, [r7, #23]
 800b55e:	e001      	b.n	800b564 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b560:	230f      	movs	r3, #15
 800b562:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b564:	7dfb      	ldrb	r3, [r7, #23]
}
 800b566:	4618      	mov	r0, r3
 800b568:	371c      	adds	r7, #28
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bc80      	pop	{r7}
 800b56e:	4770      	bx	lr

0800b570 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b570:	b480      	push	{r7}
 800b572:	b085      	sub	sp, #20
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	785b      	ldrb	r3, [r3, #1]
 800b588:	2b01      	cmp	r3, #1
 800b58a:	d13a      	bne.n	800b602 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b592:	69da      	ldr	r2, [r3, #28]
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	f003 030f 	and.w	r3, r3, #15
 800b59c:	2101      	movs	r1, #1
 800b59e:	fa01 f303 	lsl.w	r3, r1, r3
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	68f9      	ldr	r1, [r7, #12]
 800b5a6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	015a      	lsls	r2, r3, #5
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	4413      	add	r3, r2
 800b5b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d155      	bne.n	800b670 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	015a      	lsls	r2, r3, #5
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	4413      	add	r3, r2
 800b5cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	689b      	ldr	r3, [r3, #8]
 800b5d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	78db      	ldrb	r3, [r3, #3]
 800b5de:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b5e0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	059b      	lsls	r3, r3, #22
 800b5e6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	68ba      	ldr	r2, [r7, #8]
 800b5ec:	0151      	lsls	r1, r2, #5
 800b5ee:	68fa      	ldr	r2, [r7, #12]
 800b5f0:	440a      	add	r2, r1
 800b5f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b5f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b5fe:	6013      	str	r3, [r2, #0]
 800b600:	e036      	b.n	800b670 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b608:	69da      	ldr	r2, [r3, #28]
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	f003 030f 	and.w	r3, r3, #15
 800b612:	2101      	movs	r1, #1
 800b614:	fa01 f303 	lsl.w	r3, r1, r3
 800b618:	041b      	lsls	r3, r3, #16
 800b61a:	68f9      	ldr	r1, [r7, #12]
 800b61c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b620:	4313      	orrs	r3, r2
 800b622:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	015a      	lsls	r2, r3, #5
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	4413      	add	r3, r2
 800b62c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b636:	2b00      	cmp	r3, #0
 800b638:	d11a      	bne.n	800b670 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	015a      	lsls	r2, r3, #5
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	4413      	add	r3, r2
 800b642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b646:	681a      	ldr	r2, [r3, #0]
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	689b      	ldr	r3, [r3, #8]
 800b64c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	78db      	ldrb	r3, [r3, #3]
 800b654:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b656:	430b      	orrs	r3, r1
 800b658:	4313      	orrs	r3, r2
 800b65a:	68ba      	ldr	r2, [r7, #8]
 800b65c:	0151      	lsls	r1, r2, #5
 800b65e:	68fa      	ldr	r2, [r7, #12]
 800b660:	440a      	add	r2, r1
 800b662:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b66a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b66e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b670:	2300      	movs	r3, #0
}
 800b672:	4618      	mov	r0, r3
 800b674:	3714      	adds	r7, #20
 800b676:	46bd      	mov	sp, r7
 800b678:	bc80      	pop	{r7}
 800b67a:	4770      	bx	lr

0800b67c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b67c:	b480      	push	{r7}
 800b67e:	b085      	sub	sp, #20
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	781b      	ldrb	r3, [r3, #0]
 800b68e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	785b      	ldrb	r3, [r3, #1]
 800b694:	2b01      	cmp	r3, #1
 800b696:	d161      	bne.n	800b75c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	015a      	lsls	r2, r3, #5
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	4413      	add	r3, r2
 800b6a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b6aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b6ae:	d11f      	bne.n	800b6f0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	015a      	lsls	r2, r3, #5
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	68ba      	ldr	r2, [r7, #8]
 800b6c0:	0151      	lsls	r1, r2, #5
 800b6c2:	68fa      	ldr	r2, [r7, #12]
 800b6c4:	440a      	add	r2, r1
 800b6c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6ca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b6ce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b6d0:	68bb      	ldr	r3, [r7, #8]
 800b6d2:	015a      	lsls	r2, r3, #5
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	4413      	add	r3, r2
 800b6d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	68ba      	ldr	r2, [r7, #8]
 800b6e0:	0151      	lsls	r1, r2, #5
 800b6e2:	68fa      	ldr	r2, [r7, #12]
 800b6e4:	440a      	add	r2, r1
 800b6e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b6ee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	781b      	ldrb	r3, [r3, #0]
 800b6fc:	f003 030f 	and.w	r3, r3, #15
 800b700:	2101      	movs	r1, #1
 800b702:	fa01 f303 	lsl.w	r3, r1, r3
 800b706:	b29b      	uxth	r3, r3
 800b708:	43db      	mvns	r3, r3
 800b70a:	68f9      	ldr	r1, [r7, #12]
 800b70c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b710:	4013      	ands	r3, r2
 800b712:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b71a:	69da      	ldr	r2, [r3, #28]
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	781b      	ldrb	r3, [r3, #0]
 800b720:	f003 030f 	and.w	r3, r3, #15
 800b724:	2101      	movs	r1, #1
 800b726:	fa01 f303 	lsl.w	r3, r1, r3
 800b72a:	b29b      	uxth	r3, r3
 800b72c:	43db      	mvns	r3, r3
 800b72e:	68f9      	ldr	r1, [r7, #12]
 800b730:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b734:	4013      	ands	r3, r2
 800b736:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	015a      	lsls	r2, r3, #5
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	4413      	add	r3, r2
 800b740:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b744:	681a      	ldr	r2, [r3, #0]
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	0159      	lsls	r1, r3, #5
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	440b      	add	r3, r1
 800b74e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b752:	4619      	mov	r1, r3
 800b754:	4b35      	ldr	r3, [pc, #212]	; (800b82c <USB_DeactivateEndpoint+0x1b0>)
 800b756:	4013      	ands	r3, r2
 800b758:	600b      	str	r3, [r1, #0]
 800b75a:	e060      	b.n	800b81e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	015a      	lsls	r2, r3, #5
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	4413      	add	r3, r2
 800b764:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b76e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b772:	d11f      	bne.n	800b7b4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	015a      	lsls	r2, r3, #5
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	4413      	add	r3, r2
 800b77c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	68ba      	ldr	r2, [r7, #8]
 800b784:	0151      	lsls	r1, r2, #5
 800b786:	68fa      	ldr	r2, [r7, #12]
 800b788:	440a      	add	r2, r1
 800b78a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b78e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b792:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	015a      	lsls	r2, r3, #5
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	4413      	add	r3, r2
 800b79c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	68ba      	ldr	r2, [r7, #8]
 800b7a4:	0151      	lsls	r1, r2, #5
 800b7a6:	68fa      	ldr	r2, [r7, #12]
 800b7a8:	440a      	add	r2, r1
 800b7aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b7ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b7b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	781b      	ldrb	r3, [r3, #0]
 800b7c0:	f003 030f 	and.w	r3, r3, #15
 800b7c4:	2101      	movs	r1, #1
 800b7c6:	fa01 f303 	lsl.w	r3, r1, r3
 800b7ca:	041b      	lsls	r3, r3, #16
 800b7cc:	43db      	mvns	r3, r3
 800b7ce:	68f9      	ldr	r1, [r7, #12]
 800b7d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b7d4:	4013      	ands	r3, r2
 800b7d6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7de:	69da      	ldr	r2, [r3, #28]
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	781b      	ldrb	r3, [r3, #0]
 800b7e4:	f003 030f 	and.w	r3, r3, #15
 800b7e8:	2101      	movs	r1, #1
 800b7ea:	fa01 f303 	lsl.w	r3, r1, r3
 800b7ee:	041b      	lsls	r3, r3, #16
 800b7f0:	43db      	mvns	r3, r3
 800b7f2:	68f9      	ldr	r1, [r7, #12]
 800b7f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b7f8:	4013      	ands	r3, r2
 800b7fa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	015a      	lsls	r2, r3, #5
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	4413      	add	r3, r2
 800b804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b808:	681a      	ldr	r2, [r3, #0]
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	0159      	lsls	r1, r3, #5
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	440b      	add	r3, r1
 800b812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b816:	4619      	mov	r1, r3
 800b818:	4b05      	ldr	r3, [pc, #20]	; (800b830 <USB_DeactivateEndpoint+0x1b4>)
 800b81a:	4013      	ands	r3, r2
 800b81c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b81e:	2300      	movs	r3, #0
}
 800b820:	4618      	mov	r0, r3
 800b822:	3714      	adds	r7, #20
 800b824:	46bd      	mov	sp, r7
 800b826:	bc80      	pop	{r7}
 800b828:	4770      	bx	lr
 800b82a:	bf00      	nop
 800b82c:	ec337800 	.word	0xec337800
 800b830:	eff37800 	.word	0xeff37800

0800b834 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b08a      	sub	sp, #40	; 0x28
 800b838:	af02      	add	r7, sp, #8
 800b83a:	60f8      	str	r0, [r7, #12]
 800b83c:	60b9      	str	r1, [r7, #8]
 800b83e:	4613      	mov	r3, r2
 800b840:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	785b      	ldrb	r3, [r3, #1]
 800b850:	2b01      	cmp	r3, #1
 800b852:	f040 815c 	bne.w	800bb0e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	695b      	ldr	r3, [r3, #20]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d132      	bne.n	800b8c4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b85e:	69bb      	ldr	r3, [r7, #24]
 800b860:	015a      	lsls	r2, r3, #5
 800b862:	69fb      	ldr	r3, [r7, #28]
 800b864:	4413      	add	r3, r2
 800b866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b86a:	691b      	ldr	r3, [r3, #16]
 800b86c:	69ba      	ldr	r2, [r7, #24]
 800b86e:	0151      	lsls	r1, r2, #5
 800b870:	69fa      	ldr	r2, [r7, #28]
 800b872:	440a      	add	r2, r1
 800b874:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b878:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b87c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b880:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b882:	69bb      	ldr	r3, [r7, #24]
 800b884:	015a      	lsls	r2, r3, #5
 800b886:	69fb      	ldr	r3, [r7, #28]
 800b888:	4413      	add	r3, r2
 800b88a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b88e:	691b      	ldr	r3, [r3, #16]
 800b890:	69ba      	ldr	r2, [r7, #24]
 800b892:	0151      	lsls	r1, r2, #5
 800b894:	69fa      	ldr	r2, [r7, #28]
 800b896:	440a      	add	r2, r1
 800b898:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b89c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b8a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b8a2:	69bb      	ldr	r3, [r7, #24]
 800b8a4:	015a      	lsls	r2, r3, #5
 800b8a6:	69fb      	ldr	r3, [r7, #28]
 800b8a8:	4413      	add	r3, r2
 800b8aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8ae:	691b      	ldr	r3, [r3, #16]
 800b8b0:	69ba      	ldr	r2, [r7, #24]
 800b8b2:	0151      	lsls	r1, r2, #5
 800b8b4:	69fa      	ldr	r2, [r7, #28]
 800b8b6:	440a      	add	r2, r1
 800b8b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8bc:	0cdb      	lsrs	r3, r3, #19
 800b8be:	04db      	lsls	r3, r3, #19
 800b8c0:	6113      	str	r3, [r2, #16]
 800b8c2:	e074      	b.n	800b9ae <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	015a      	lsls	r2, r3, #5
 800b8c8:	69fb      	ldr	r3, [r7, #28]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8d0:	691b      	ldr	r3, [r3, #16]
 800b8d2:	69ba      	ldr	r2, [r7, #24]
 800b8d4:	0151      	lsls	r1, r2, #5
 800b8d6:	69fa      	ldr	r2, [r7, #28]
 800b8d8:	440a      	add	r2, r1
 800b8da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8de:	0cdb      	lsrs	r3, r3, #19
 800b8e0:	04db      	lsls	r3, r3, #19
 800b8e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b8e4:	69bb      	ldr	r3, [r7, #24]
 800b8e6:	015a      	lsls	r2, r3, #5
 800b8e8:	69fb      	ldr	r3, [r7, #28]
 800b8ea:	4413      	add	r3, r2
 800b8ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8f0:	691b      	ldr	r3, [r3, #16]
 800b8f2:	69ba      	ldr	r2, [r7, #24]
 800b8f4:	0151      	lsls	r1, r2, #5
 800b8f6:	69fa      	ldr	r2, [r7, #28]
 800b8f8:	440a      	add	r2, r1
 800b8fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b8fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b902:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b906:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b908:	69bb      	ldr	r3, [r7, #24]
 800b90a:	015a      	lsls	r2, r3, #5
 800b90c:	69fb      	ldr	r3, [r7, #28]
 800b90e:	4413      	add	r3, r2
 800b910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b914:	691a      	ldr	r2, [r3, #16]
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	6959      	ldr	r1, [r3, #20]
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	689b      	ldr	r3, [r3, #8]
 800b91e:	440b      	add	r3, r1
 800b920:	1e59      	subs	r1, r3, #1
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	689b      	ldr	r3, [r3, #8]
 800b926:	fbb1 f3f3 	udiv	r3, r1, r3
 800b92a:	04d9      	lsls	r1, r3, #19
 800b92c:	4b9d      	ldr	r3, [pc, #628]	; (800bba4 <USB_EPStartXfer+0x370>)
 800b92e:	400b      	ands	r3, r1
 800b930:	69b9      	ldr	r1, [r7, #24]
 800b932:	0148      	lsls	r0, r1, #5
 800b934:	69f9      	ldr	r1, [r7, #28]
 800b936:	4401      	add	r1, r0
 800b938:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b93c:	4313      	orrs	r3, r2
 800b93e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b940:	69bb      	ldr	r3, [r7, #24]
 800b942:	015a      	lsls	r2, r3, #5
 800b944:	69fb      	ldr	r3, [r7, #28]
 800b946:	4413      	add	r3, r2
 800b948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b94c:	691a      	ldr	r2, [r3, #16]
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	695b      	ldr	r3, [r3, #20]
 800b952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b956:	69b9      	ldr	r1, [r7, #24]
 800b958:	0148      	lsls	r0, r1, #5
 800b95a:	69f9      	ldr	r1, [r7, #28]
 800b95c:	4401      	add	r1, r0
 800b95e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b962:	4313      	orrs	r3, r2
 800b964:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	78db      	ldrb	r3, [r3, #3]
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d11f      	bne.n	800b9ae <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b96e:	69bb      	ldr	r3, [r7, #24]
 800b970:	015a      	lsls	r2, r3, #5
 800b972:	69fb      	ldr	r3, [r7, #28]
 800b974:	4413      	add	r3, r2
 800b976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b97a:	691b      	ldr	r3, [r3, #16]
 800b97c:	69ba      	ldr	r2, [r7, #24]
 800b97e:	0151      	lsls	r1, r2, #5
 800b980:	69fa      	ldr	r2, [r7, #28]
 800b982:	440a      	add	r2, r1
 800b984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b988:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b98c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b98e:	69bb      	ldr	r3, [r7, #24]
 800b990:	015a      	lsls	r2, r3, #5
 800b992:	69fb      	ldr	r3, [r7, #28]
 800b994:	4413      	add	r3, r2
 800b996:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b99a:	691b      	ldr	r3, [r3, #16]
 800b99c:	69ba      	ldr	r2, [r7, #24]
 800b99e:	0151      	lsls	r1, r2, #5
 800b9a0:	69fa      	ldr	r2, [r7, #28]
 800b9a2:	440a      	add	r2, r1
 800b9a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b9ac:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b9ae:	79fb      	ldrb	r3, [r7, #7]
 800b9b0:	2b01      	cmp	r3, #1
 800b9b2:	d14b      	bne.n	800ba4c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d009      	beq.n	800b9d0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b9bc:	69bb      	ldr	r3, [r7, #24]
 800b9be:	015a      	lsls	r2, r3, #5
 800b9c0:	69fb      	ldr	r3, [r7, #28]
 800b9c2:	4413      	add	r3, r2
 800b9c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9c8:	461a      	mov	r2, r3
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	691b      	ldr	r3, [r3, #16]
 800b9ce:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	78db      	ldrb	r3, [r3, #3]
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	d128      	bne.n	800ba2a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b9d8:	69fb      	ldr	r3, [r7, #28]
 800b9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9de:	689b      	ldr	r3, [r3, #8]
 800b9e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d110      	bne.n	800ba0a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b9e8:	69bb      	ldr	r3, [r7, #24]
 800b9ea:	015a      	lsls	r2, r3, #5
 800b9ec:	69fb      	ldr	r3, [r7, #28]
 800b9ee:	4413      	add	r3, r2
 800b9f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	69ba      	ldr	r2, [r7, #24]
 800b9f8:	0151      	lsls	r1, r2, #5
 800b9fa:	69fa      	ldr	r2, [r7, #28]
 800b9fc:	440a      	add	r2, r1
 800b9fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba02:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ba06:	6013      	str	r3, [r2, #0]
 800ba08:	e00f      	b.n	800ba2a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ba0a:	69bb      	ldr	r3, [r7, #24]
 800ba0c:	015a      	lsls	r2, r3, #5
 800ba0e:	69fb      	ldr	r3, [r7, #28]
 800ba10:	4413      	add	r3, r2
 800ba12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	69ba      	ldr	r2, [r7, #24]
 800ba1a:	0151      	lsls	r1, r2, #5
 800ba1c:	69fa      	ldr	r2, [r7, #28]
 800ba1e:	440a      	add	r2, r1
 800ba20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba28:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ba2a:	69bb      	ldr	r3, [r7, #24]
 800ba2c:	015a      	lsls	r2, r3, #5
 800ba2e:	69fb      	ldr	r3, [r7, #28]
 800ba30:	4413      	add	r3, r2
 800ba32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	69ba      	ldr	r2, [r7, #24]
 800ba3a:	0151      	lsls	r1, r2, #5
 800ba3c:	69fa      	ldr	r2, [r7, #28]
 800ba3e:	440a      	add	r2, r1
 800ba40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba44:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ba48:	6013      	str	r3, [r2, #0]
 800ba4a:	e12f      	b.n	800bcac <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ba4c:	69bb      	ldr	r3, [r7, #24]
 800ba4e:	015a      	lsls	r2, r3, #5
 800ba50:	69fb      	ldr	r3, [r7, #28]
 800ba52:	4413      	add	r3, r2
 800ba54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	69ba      	ldr	r2, [r7, #24]
 800ba5c:	0151      	lsls	r1, r2, #5
 800ba5e:	69fa      	ldr	r2, [r7, #28]
 800ba60:	440a      	add	r2, r1
 800ba62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba66:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ba6a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	78db      	ldrb	r3, [r3, #3]
 800ba70:	2b01      	cmp	r3, #1
 800ba72:	d015      	beq.n	800baa0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	695b      	ldr	r3, [r3, #20]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f000 8117 	beq.w	800bcac <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ba7e:	69fb      	ldr	r3, [r7, #28]
 800ba80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	781b      	ldrb	r3, [r3, #0]
 800ba8a:	f003 030f 	and.w	r3, r3, #15
 800ba8e:	2101      	movs	r1, #1
 800ba90:	fa01 f303 	lsl.w	r3, r1, r3
 800ba94:	69f9      	ldr	r1, [r7, #28]
 800ba96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba9a:	4313      	orrs	r3, r2
 800ba9c:	634b      	str	r3, [r1, #52]	; 0x34
 800ba9e:	e105      	b.n	800bcac <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800baa0:	69fb      	ldr	r3, [r7, #28]
 800baa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800baac:	2b00      	cmp	r3, #0
 800baae:	d110      	bne.n	800bad2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bab0:	69bb      	ldr	r3, [r7, #24]
 800bab2:	015a      	lsls	r2, r3, #5
 800bab4:	69fb      	ldr	r3, [r7, #28]
 800bab6:	4413      	add	r3, r2
 800bab8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	69ba      	ldr	r2, [r7, #24]
 800bac0:	0151      	lsls	r1, r2, #5
 800bac2:	69fa      	ldr	r2, [r7, #28]
 800bac4:	440a      	add	r2, r1
 800bac6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800baca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	e00f      	b.n	800baf2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bad2:	69bb      	ldr	r3, [r7, #24]
 800bad4:	015a      	lsls	r2, r3, #5
 800bad6:	69fb      	ldr	r3, [r7, #28]
 800bad8:	4413      	add	r3, r2
 800bada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	69ba      	ldr	r2, [r7, #24]
 800bae2:	0151      	lsls	r1, r2, #5
 800bae4:	69fa      	ldr	r2, [r7, #28]
 800bae6:	440a      	add	r2, r1
 800bae8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800baec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800baf0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	68d9      	ldr	r1, [r3, #12]
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	781a      	ldrb	r2, [r3, #0]
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	695b      	ldr	r3, [r3, #20]
 800bafe:	b298      	uxth	r0, r3
 800bb00:	79fb      	ldrb	r3, [r7, #7]
 800bb02:	9300      	str	r3, [sp, #0]
 800bb04:	4603      	mov	r3, r0
 800bb06:	68f8      	ldr	r0, [r7, #12]
 800bb08:	f000 fa2a 	bl	800bf60 <USB_WritePacket>
 800bb0c:	e0ce      	b.n	800bcac <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bb0e:	69bb      	ldr	r3, [r7, #24]
 800bb10:	015a      	lsls	r2, r3, #5
 800bb12:	69fb      	ldr	r3, [r7, #28]
 800bb14:	4413      	add	r3, r2
 800bb16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb1a:	691b      	ldr	r3, [r3, #16]
 800bb1c:	69ba      	ldr	r2, [r7, #24]
 800bb1e:	0151      	lsls	r1, r2, #5
 800bb20:	69fa      	ldr	r2, [r7, #28]
 800bb22:	440a      	add	r2, r1
 800bb24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bb28:	0cdb      	lsrs	r3, r3, #19
 800bb2a:	04db      	lsls	r3, r3, #19
 800bb2c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bb2e:	69bb      	ldr	r3, [r7, #24]
 800bb30:	015a      	lsls	r2, r3, #5
 800bb32:	69fb      	ldr	r3, [r7, #28]
 800bb34:	4413      	add	r3, r2
 800bb36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb3a:	691b      	ldr	r3, [r3, #16]
 800bb3c:	69ba      	ldr	r2, [r7, #24]
 800bb3e:	0151      	lsls	r1, r2, #5
 800bb40:	69fa      	ldr	r2, [r7, #28]
 800bb42:	440a      	add	r2, r1
 800bb44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bb48:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bb4c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bb50:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	695b      	ldr	r3, [r3, #20]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d126      	bne.n	800bba8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bb5a:	69bb      	ldr	r3, [r7, #24]
 800bb5c:	015a      	lsls	r2, r3, #5
 800bb5e:	69fb      	ldr	r3, [r7, #28]
 800bb60:	4413      	add	r3, r2
 800bb62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb66:	691a      	ldr	r2, [r3, #16]
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	689b      	ldr	r3, [r3, #8]
 800bb6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb70:	69b9      	ldr	r1, [r7, #24]
 800bb72:	0148      	lsls	r0, r1, #5
 800bb74:	69f9      	ldr	r1, [r7, #28]
 800bb76:	4401      	add	r1, r0
 800bb78:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bb80:	69bb      	ldr	r3, [r7, #24]
 800bb82:	015a      	lsls	r2, r3, #5
 800bb84:	69fb      	ldr	r3, [r7, #28]
 800bb86:	4413      	add	r3, r2
 800bb88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb8c:	691b      	ldr	r3, [r3, #16]
 800bb8e:	69ba      	ldr	r2, [r7, #24]
 800bb90:	0151      	lsls	r1, r2, #5
 800bb92:	69fa      	ldr	r2, [r7, #28]
 800bb94:	440a      	add	r2, r1
 800bb96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bb9a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bb9e:	6113      	str	r3, [r2, #16]
 800bba0:	e036      	b.n	800bc10 <USB_EPStartXfer+0x3dc>
 800bba2:	bf00      	nop
 800bba4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	695a      	ldr	r2, [r3, #20]
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	689b      	ldr	r3, [r3, #8]
 800bbb0:	4413      	add	r3, r2
 800bbb2:	1e5a      	subs	r2, r3, #1
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbbc:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	015a      	lsls	r2, r3, #5
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	4413      	add	r3, r2
 800bbc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbca:	691a      	ldr	r2, [r3, #16]
 800bbcc:	8afb      	ldrh	r3, [r7, #22]
 800bbce:	04d9      	lsls	r1, r3, #19
 800bbd0:	4b39      	ldr	r3, [pc, #228]	; (800bcb8 <USB_EPStartXfer+0x484>)
 800bbd2:	400b      	ands	r3, r1
 800bbd4:	69b9      	ldr	r1, [r7, #24]
 800bbd6:	0148      	lsls	r0, r1, #5
 800bbd8:	69f9      	ldr	r1, [r7, #28]
 800bbda:	4401      	add	r1, r0
 800bbdc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bbe0:	4313      	orrs	r3, r2
 800bbe2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800bbe4:	69bb      	ldr	r3, [r7, #24]
 800bbe6:	015a      	lsls	r2, r3, #5
 800bbe8:	69fb      	ldr	r3, [r7, #28]
 800bbea:	4413      	add	r3, r2
 800bbec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbf0:	691a      	ldr	r2, [r3, #16]
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	689b      	ldr	r3, [r3, #8]
 800bbf6:	8af9      	ldrh	r1, [r7, #22]
 800bbf8:	fb01 f303 	mul.w	r3, r1, r3
 800bbfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc00:	69b9      	ldr	r1, [r7, #24]
 800bc02:	0148      	lsls	r0, r1, #5
 800bc04:	69f9      	ldr	r1, [r7, #28]
 800bc06:	4401      	add	r1, r0
 800bc08:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bc0c:	4313      	orrs	r3, r2
 800bc0e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bc10:	79fb      	ldrb	r3, [r7, #7]
 800bc12:	2b01      	cmp	r3, #1
 800bc14:	d10d      	bne.n	800bc32 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bc16:	68bb      	ldr	r3, [r7, #8]
 800bc18:	68db      	ldr	r3, [r3, #12]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d009      	beq.n	800bc32 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	68d9      	ldr	r1, [r3, #12]
 800bc22:	69bb      	ldr	r3, [r7, #24]
 800bc24:	015a      	lsls	r2, r3, #5
 800bc26:	69fb      	ldr	r3, [r7, #28]
 800bc28:	4413      	add	r3, r2
 800bc2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc2e:	460a      	mov	r2, r1
 800bc30:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	78db      	ldrb	r3, [r3, #3]
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	d128      	bne.n	800bc8c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bc3a:	69fb      	ldr	r3, [r7, #28]
 800bc3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc40:	689b      	ldr	r3, [r3, #8]
 800bc42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d110      	bne.n	800bc6c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bc4a:	69bb      	ldr	r3, [r7, #24]
 800bc4c:	015a      	lsls	r2, r3, #5
 800bc4e:	69fb      	ldr	r3, [r7, #28]
 800bc50:	4413      	add	r3, r2
 800bc52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	69ba      	ldr	r2, [r7, #24]
 800bc5a:	0151      	lsls	r1, r2, #5
 800bc5c:	69fa      	ldr	r2, [r7, #28]
 800bc5e:	440a      	add	r2, r1
 800bc60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc64:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bc68:	6013      	str	r3, [r2, #0]
 800bc6a:	e00f      	b.n	800bc8c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bc6c:	69bb      	ldr	r3, [r7, #24]
 800bc6e:	015a      	lsls	r2, r3, #5
 800bc70:	69fb      	ldr	r3, [r7, #28]
 800bc72:	4413      	add	r3, r2
 800bc74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	69ba      	ldr	r2, [r7, #24]
 800bc7c:	0151      	lsls	r1, r2, #5
 800bc7e:	69fa      	ldr	r2, [r7, #28]
 800bc80:	440a      	add	r2, r1
 800bc82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc8a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bc8c:	69bb      	ldr	r3, [r7, #24]
 800bc8e:	015a      	lsls	r2, r3, #5
 800bc90:	69fb      	ldr	r3, [r7, #28]
 800bc92:	4413      	add	r3, r2
 800bc94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	69ba      	ldr	r2, [r7, #24]
 800bc9c:	0151      	lsls	r1, r2, #5
 800bc9e:	69fa      	ldr	r2, [r7, #28]
 800bca0:	440a      	add	r2, r1
 800bca2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bca6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bcaa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bcac:	2300      	movs	r3, #0
}
 800bcae:	4618      	mov	r0, r3
 800bcb0:	3720      	adds	r7, #32
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop
 800bcb8:	1ff80000 	.word	0x1ff80000

0800bcbc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	b087      	sub	sp, #28
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	60f8      	str	r0, [r7, #12]
 800bcc4:	60b9      	str	r1, [r7, #8]
 800bcc6:	4613      	mov	r3, r2
 800bcc8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	785b      	ldrb	r3, [r3, #1]
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	f040 80cd 	bne.w	800be78 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	695b      	ldr	r3, [r3, #20]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d132      	bne.n	800bd4c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	015a      	lsls	r2, r3, #5
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	4413      	add	r3, r2
 800bcee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcf2:	691b      	ldr	r3, [r3, #16]
 800bcf4:	693a      	ldr	r2, [r7, #16]
 800bcf6:	0151      	lsls	r1, r2, #5
 800bcf8:	697a      	ldr	r2, [r7, #20]
 800bcfa:	440a      	add	r2, r1
 800bcfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd00:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bd04:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bd08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd0a:	693b      	ldr	r3, [r7, #16]
 800bd0c:	015a      	lsls	r2, r3, #5
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	4413      	add	r3, r2
 800bd12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd16:	691b      	ldr	r3, [r3, #16]
 800bd18:	693a      	ldr	r2, [r7, #16]
 800bd1a:	0151      	lsls	r1, r2, #5
 800bd1c:	697a      	ldr	r2, [r7, #20]
 800bd1e:	440a      	add	r2, r1
 800bd20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bd28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	015a      	lsls	r2, r3, #5
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	4413      	add	r3, r2
 800bd32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd36:	691b      	ldr	r3, [r3, #16]
 800bd38:	693a      	ldr	r2, [r7, #16]
 800bd3a:	0151      	lsls	r1, r2, #5
 800bd3c:	697a      	ldr	r2, [r7, #20]
 800bd3e:	440a      	add	r2, r1
 800bd40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd44:	0cdb      	lsrs	r3, r3, #19
 800bd46:	04db      	lsls	r3, r3, #19
 800bd48:	6113      	str	r3, [r2, #16]
 800bd4a:	e04e      	b.n	800bdea <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	015a      	lsls	r2, r3, #5
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	4413      	add	r3, r2
 800bd54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd58:	691b      	ldr	r3, [r3, #16]
 800bd5a:	693a      	ldr	r2, [r7, #16]
 800bd5c:	0151      	lsls	r1, r2, #5
 800bd5e:	697a      	ldr	r2, [r7, #20]
 800bd60:	440a      	add	r2, r1
 800bd62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd66:	0cdb      	lsrs	r3, r3, #19
 800bd68:	04db      	lsls	r3, r3, #19
 800bd6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd6c:	693b      	ldr	r3, [r7, #16]
 800bd6e:	015a      	lsls	r2, r3, #5
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	4413      	add	r3, r2
 800bd74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd78:	691b      	ldr	r3, [r3, #16]
 800bd7a:	693a      	ldr	r2, [r7, #16]
 800bd7c:	0151      	lsls	r1, r2, #5
 800bd7e:	697a      	ldr	r2, [r7, #20]
 800bd80:	440a      	add	r2, r1
 800bd82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd86:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bd8a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bd8e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	695a      	ldr	r2, [r3, #20]
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	689b      	ldr	r3, [r3, #8]
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	d903      	bls.n	800bda4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	689a      	ldr	r2, [r3, #8]
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bda4:	693b      	ldr	r3, [r7, #16]
 800bda6:	015a      	lsls	r2, r3, #5
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	4413      	add	r3, r2
 800bdac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdb0:	691b      	ldr	r3, [r3, #16]
 800bdb2:	693a      	ldr	r2, [r7, #16]
 800bdb4:	0151      	lsls	r1, r2, #5
 800bdb6:	697a      	ldr	r2, [r7, #20]
 800bdb8:	440a      	add	r2, r1
 800bdba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bdbe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bdc2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bdc4:	693b      	ldr	r3, [r7, #16]
 800bdc6:	015a      	lsls	r2, r3, #5
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	4413      	add	r3, r2
 800bdcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdd0:	691a      	ldr	r2, [r3, #16]
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	695b      	ldr	r3, [r3, #20]
 800bdd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdda:	6939      	ldr	r1, [r7, #16]
 800bddc:	0148      	lsls	r0, r1, #5
 800bdde:	6979      	ldr	r1, [r7, #20]
 800bde0:	4401      	add	r1, r0
 800bde2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bde6:	4313      	orrs	r3, r2
 800bde8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bdea:	79fb      	ldrb	r3, [r7, #7]
 800bdec:	2b01      	cmp	r3, #1
 800bdee:	d11e      	bne.n	800be2e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	691b      	ldr	r3, [r3, #16]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d009      	beq.n	800be0c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	015a      	lsls	r2, r3, #5
 800bdfc:	697b      	ldr	r3, [r7, #20]
 800bdfe:	4413      	add	r3, r2
 800be00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be04:	461a      	mov	r2, r3
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	691b      	ldr	r3, [r3, #16]
 800be0a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	015a      	lsls	r2, r3, #5
 800be10:	697b      	ldr	r3, [r7, #20]
 800be12:	4413      	add	r3, r2
 800be14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	693a      	ldr	r2, [r7, #16]
 800be1c:	0151      	lsls	r1, r2, #5
 800be1e:	697a      	ldr	r2, [r7, #20]
 800be20:	440a      	add	r2, r1
 800be22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800be2a:	6013      	str	r3, [r2, #0]
 800be2c:	e092      	b.n	800bf54 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800be2e:	693b      	ldr	r3, [r7, #16]
 800be30:	015a      	lsls	r2, r3, #5
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	4413      	add	r3, r2
 800be36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	693a      	ldr	r2, [r7, #16]
 800be3e:	0151      	lsls	r1, r2, #5
 800be40:	697a      	ldr	r2, [r7, #20]
 800be42:	440a      	add	r2, r1
 800be44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800be48:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800be4c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	695b      	ldr	r3, [r3, #20]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d07e      	beq.n	800bf54 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	f003 030f 	and.w	r3, r3, #15
 800be66:	2101      	movs	r1, #1
 800be68:	fa01 f303 	lsl.w	r3, r1, r3
 800be6c:	6979      	ldr	r1, [r7, #20]
 800be6e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be72:	4313      	orrs	r3, r2
 800be74:	634b      	str	r3, [r1, #52]	; 0x34
 800be76:	e06d      	b.n	800bf54 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800be78:	693b      	ldr	r3, [r7, #16]
 800be7a:	015a      	lsls	r2, r3, #5
 800be7c:	697b      	ldr	r3, [r7, #20]
 800be7e:	4413      	add	r3, r2
 800be80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be84:	691b      	ldr	r3, [r3, #16]
 800be86:	693a      	ldr	r2, [r7, #16]
 800be88:	0151      	lsls	r1, r2, #5
 800be8a:	697a      	ldr	r2, [r7, #20]
 800be8c:	440a      	add	r2, r1
 800be8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be92:	0cdb      	lsrs	r3, r3, #19
 800be94:	04db      	lsls	r3, r3, #19
 800be96:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800be98:	693b      	ldr	r3, [r7, #16]
 800be9a:	015a      	lsls	r2, r3, #5
 800be9c:	697b      	ldr	r3, [r7, #20]
 800be9e:	4413      	add	r3, r2
 800bea0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bea4:	691b      	ldr	r3, [r3, #16]
 800bea6:	693a      	ldr	r2, [r7, #16]
 800bea8:	0151      	lsls	r1, r2, #5
 800beaa:	697a      	ldr	r2, [r7, #20]
 800beac:	440a      	add	r2, r1
 800beae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800beb2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800beb6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800beba:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	695b      	ldr	r3, [r3, #20]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d003      	beq.n	800becc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	689a      	ldr	r2, [r3, #8]
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800becc:	693b      	ldr	r3, [r7, #16]
 800bece:	015a      	lsls	r2, r3, #5
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	4413      	add	r3, r2
 800bed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bed8:	691b      	ldr	r3, [r3, #16]
 800beda:	693a      	ldr	r2, [r7, #16]
 800bedc:	0151      	lsls	r1, r2, #5
 800bede:	697a      	ldr	r2, [r7, #20]
 800bee0:	440a      	add	r2, r1
 800bee2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bee6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800beea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	015a      	lsls	r2, r3, #5
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	4413      	add	r3, r2
 800bef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bef8:	691a      	ldr	r2, [r3, #16]
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	689b      	ldr	r3, [r3, #8]
 800befe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf02:	6939      	ldr	r1, [r7, #16]
 800bf04:	0148      	lsls	r0, r1, #5
 800bf06:	6979      	ldr	r1, [r7, #20]
 800bf08:	4401      	add	r1, r0
 800bf0a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bf0e:	4313      	orrs	r3, r2
 800bf10:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800bf12:	79fb      	ldrb	r3, [r7, #7]
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d10d      	bne.n	800bf34 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	68db      	ldr	r3, [r3, #12]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d009      	beq.n	800bf34 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bf20:	68bb      	ldr	r3, [r7, #8]
 800bf22:	68d9      	ldr	r1, [r3, #12]
 800bf24:	693b      	ldr	r3, [r7, #16]
 800bf26:	015a      	lsls	r2, r3, #5
 800bf28:	697b      	ldr	r3, [r7, #20]
 800bf2a:	4413      	add	r3, r2
 800bf2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf30:	460a      	mov	r2, r1
 800bf32:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	015a      	lsls	r2, r3, #5
 800bf38:	697b      	ldr	r3, [r7, #20]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	693a      	ldr	r2, [r7, #16]
 800bf44:	0151      	lsls	r1, r2, #5
 800bf46:	697a      	ldr	r2, [r7, #20]
 800bf48:	440a      	add	r2, r1
 800bf4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bf4e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bf52:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bf54:	2300      	movs	r3, #0
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	371c      	adds	r7, #28
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bc80      	pop	{r7}
 800bf5e:	4770      	bx	lr

0800bf60 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bf60:	b480      	push	{r7}
 800bf62:	b089      	sub	sp, #36	; 0x24
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	60f8      	str	r0, [r7, #12]
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	4611      	mov	r1, r2
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	460b      	mov	r3, r1
 800bf70:	71fb      	strb	r3, [r7, #7]
 800bf72:	4613      	mov	r3, r2
 800bf74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800bf7e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d11a      	bne.n	800bfbc <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bf86:	88bb      	ldrh	r3, [r7, #4]
 800bf88:	3303      	adds	r3, #3
 800bf8a:	089b      	lsrs	r3, r3, #2
 800bf8c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bf8e:	2300      	movs	r3, #0
 800bf90:	61bb      	str	r3, [r7, #24]
 800bf92:	e00f      	b.n	800bfb4 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bf94:	79fb      	ldrb	r3, [r7, #7]
 800bf96:	031a      	lsls	r2, r3, #12
 800bf98:	697b      	ldr	r3, [r7, #20]
 800bf9a:	4413      	add	r3, r2
 800bf9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	69fb      	ldr	r3, [r7, #28]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bfa8:	69fb      	ldr	r3, [r7, #28]
 800bfaa:	3304      	adds	r3, #4
 800bfac:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bfae:	69bb      	ldr	r3, [r7, #24]
 800bfb0:	3301      	adds	r3, #1
 800bfb2:	61bb      	str	r3, [r7, #24]
 800bfb4:	69ba      	ldr	r2, [r7, #24]
 800bfb6:	693b      	ldr	r3, [r7, #16]
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	d3eb      	bcc.n	800bf94 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bfbc:	2300      	movs	r3, #0
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3724      	adds	r7, #36	; 0x24
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bc80      	pop	{r7}
 800bfc6:	4770      	bx	lr

0800bfc8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bfc8:	b480      	push	{r7}
 800bfca:	b089      	sub	sp, #36	; 0x24
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	60f8      	str	r0, [r7, #12]
 800bfd0:	60b9      	str	r1, [r7, #8]
 800bfd2:	4613      	mov	r3, r2
 800bfd4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800bfde:	88fb      	ldrh	r3, [r7, #6]
 800bfe0:	3303      	adds	r3, #3
 800bfe2:	089b      	lsrs	r3, r3, #2
 800bfe4:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	61bb      	str	r3, [r7, #24]
 800bfea:	e00b      	b.n	800c004 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bff2:	681a      	ldr	r2, [r3, #0]
 800bff4:	69fb      	ldr	r3, [r7, #28]
 800bff6:	601a      	str	r2, [r3, #0]
    pDest++;
 800bff8:	69fb      	ldr	r3, [r7, #28]
 800bffa:	3304      	adds	r3, #4
 800bffc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800bffe:	69bb      	ldr	r3, [r7, #24]
 800c000:	3301      	adds	r3, #1
 800c002:	61bb      	str	r3, [r7, #24]
 800c004:	69ba      	ldr	r2, [r7, #24]
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	429a      	cmp	r2, r3
 800c00a:	d3ef      	bcc.n	800bfec <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c00c:	69fb      	ldr	r3, [r7, #28]
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3724      	adds	r7, #36	; 0x24
 800c012:	46bd      	mov	sp, r7
 800c014:	bc80      	pop	{r7}
 800c016:	4770      	bx	lr

0800c018 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	781b      	ldrb	r3, [r3, #0]
 800c02a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	785b      	ldrb	r3, [r3, #1]
 800c030:	2b01      	cmp	r3, #1
 800c032:	d12c      	bne.n	800c08e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	015a      	lsls	r2, r3, #5
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	4413      	add	r3, r2
 800c03c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	2b00      	cmp	r3, #0
 800c044:	db12      	blt.n	800c06c <USB_EPSetStall+0x54>
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d00f      	beq.n	800c06c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	015a      	lsls	r2, r3, #5
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	4413      	add	r3, r2
 800c054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	68ba      	ldr	r2, [r7, #8]
 800c05c:	0151      	lsls	r1, r2, #5
 800c05e:	68fa      	ldr	r2, [r7, #12]
 800c060:	440a      	add	r2, r1
 800c062:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c066:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c06a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	015a      	lsls	r2, r3, #5
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	4413      	add	r3, r2
 800c074:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	68ba      	ldr	r2, [r7, #8]
 800c07c:	0151      	lsls	r1, r2, #5
 800c07e:	68fa      	ldr	r2, [r7, #12]
 800c080:	440a      	add	r2, r1
 800c082:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c086:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c08a:	6013      	str	r3, [r2, #0]
 800c08c:	e02b      	b.n	800c0e6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	015a      	lsls	r2, r3, #5
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	4413      	add	r3, r2
 800c096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	db12      	blt.n	800c0c6 <USB_EPSetStall+0xae>
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d00f      	beq.n	800c0c6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	015a      	lsls	r2, r3, #5
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	4413      	add	r3, r2
 800c0ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	68ba      	ldr	r2, [r7, #8]
 800c0b6:	0151      	lsls	r1, r2, #5
 800c0b8:	68fa      	ldr	r2, [r7, #12]
 800c0ba:	440a      	add	r2, r1
 800c0bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c0c4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	015a      	lsls	r2, r3, #5
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	4413      	add	r3, r2
 800c0ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	68ba      	ldr	r2, [r7, #8]
 800c0d6:	0151      	lsls	r1, r2, #5
 800c0d8:	68fa      	ldr	r2, [r7, #12]
 800c0da:	440a      	add	r2, r1
 800c0dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c0e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c0e4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c0e6:	2300      	movs	r3, #0
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3714      	adds	r7, #20
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bc80      	pop	{r7}
 800c0f0:	4770      	bx	lr

0800c0f2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c0f2:	b480      	push	{r7}
 800c0f4:	b085      	sub	sp, #20
 800c0f6:	af00      	add	r7, sp, #0
 800c0f8:	6078      	str	r0, [r7, #4]
 800c0fa:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	781b      	ldrb	r3, [r3, #0]
 800c104:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	785b      	ldrb	r3, [r3, #1]
 800c10a:	2b01      	cmp	r3, #1
 800c10c:	d128      	bne.n	800c160 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	015a      	lsls	r2, r3, #5
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	4413      	add	r3, r2
 800c116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	68ba      	ldr	r2, [r7, #8]
 800c11e:	0151      	lsls	r1, r2, #5
 800c120:	68fa      	ldr	r2, [r7, #12]
 800c122:	440a      	add	r2, r1
 800c124:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c128:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c12c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	78db      	ldrb	r3, [r3, #3]
 800c132:	2b03      	cmp	r3, #3
 800c134:	d003      	beq.n	800c13e <USB_EPClearStall+0x4c>
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	78db      	ldrb	r3, [r3, #3]
 800c13a:	2b02      	cmp	r3, #2
 800c13c:	d138      	bne.n	800c1b0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	015a      	lsls	r2, r3, #5
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	4413      	add	r3, r2
 800c146:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	68ba      	ldr	r2, [r7, #8]
 800c14e:	0151      	lsls	r1, r2, #5
 800c150:	68fa      	ldr	r2, [r7, #12]
 800c152:	440a      	add	r2, r1
 800c154:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c15c:	6013      	str	r3, [r2, #0]
 800c15e:	e027      	b.n	800c1b0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c160:	68bb      	ldr	r3, [r7, #8]
 800c162:	015a      	lsls	r2, r3, #5
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	4413      	add	r3, r2
 800c168:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	68ba      	ldr	r2, [r7, #8]
 800c170:	0151      	lsls	r1, r2, #5
 800c172:	68fa      	ldr	r2, [r7, #12]
 800c174:	440a      	add	r2, r1
 800c176:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c17a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c17e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	78db      	ldrb	r3, [r3, #3]
 800c184:	2b03      	cmp	r3, #3
 800c186:	d003      	beq.n	800c190 <USB_EPClearStall+0x9e>
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	78db      	ldrb	r3, [r3, #3]
 800c18c:	2b02      	cmp	r3, #2
 800c18e:	d10f      	bne.n	800c1b0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	015a      	lsls	r2, r3, #5
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	4413      	add	r3, r2
 800c198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	68ba      	ldr	r2, [r7, #8]
 800c1a0:	0151      	lsls	r1, r2, #5
 800c1a2:	68fa      	ldr	r2, [r7, #12]
 800c1a4:	440a      	add	r2, r1
 800c1a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c1aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c1ae:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c1b0:	2300      	movs	r3, #0
}
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	3714      	adds	r7, #20
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	bc80      	pop	{r7}
 800c1ba:	4770      	bx	lr

0800c1bc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c1bc:	b480      	push	{r7}
 800c1be:	b085      	sub	sp, #20
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
 800c1c4:	460b      	mov	r3, r1
 800c1c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	68fa      	ldr	r2, [r7, #12]
 800c1d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c1da:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c1de:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1e6:	681a      	ldr	r2, [r3, #0]
 800c1e8:	78fb      	ldrb	r3, [r7, #3]
 800c1ea:	011b      	lsls	r3, r3, #4
 800c1ec:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c1f0:	68f9      	ldr	r1, [r7, #12]
 800c1f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c1fa:	2300      	movs	r3, #0
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3714      	adds	r7, #20
 800c200:	46bd      	mov	sp, r7
 800c202:	bc80      	pop	{r7}
 800c204:	4770      	bx	lr

0800c206 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c206:	b480      	push	{r7}
 800c208:	b085      	sub	sp, #20
 800c20a:	af00      	add	r7, sp, #0
 800c20c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	68fa      	ldr	r2, [r7, #12]
 800c21c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c220:	f023 0303 	bic.w	r3, r3, #3
 800c224:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	68fa      	ldr	r2, [r7, #12]
 800c230:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c234:	f023 0302 	bic.w	r3, r3, #2
 800c238:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c23a:	2300      	movs	r3, #0
}
 800c23c:	4618      	mov	r0, r3
 800c23e:	3714      	adds	r7, #20
 800c240:	46bd      	mov	sp, r7
 800c242:	bc80      	pop	{r7}
 800c244:	4770      	bx	lr

0800c246 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c246:	b480      	push	{r7}
 800c248:	b085      	sub	sp, #20
 800c24a:	af00      	add	r7, sp, #0
 800c24c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	68fa      	ldr	r2, [r7, #12]
 800c25c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c260:	f023 0303 	bic.w	r3, r3, #3
 800c264:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c26c:	685b      	ldr	r3, [r3, #4]
 800c26e:	68fa      	ldr	r2, [r7, #12]
 800c270:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c274:	f043 0302 	orr.w	r3, r3, #2
 800c278:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c27a:	2300      	movs	r3, #0
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3714      	adds	r7, #20
 800c280:	46bd      	mov	sp, r7
 800c282:	bc80      	pop	{r7}
 800c284:	4770      	bx	lr

0800c286 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c286:	b480      	push	{r7}
 800c288:	b085      	sub	sp, #20
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	695b      	ldr	r3, [r3, #20]
 800c292:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	699b      	ldr	r3, [r3, #24]
 800c298:	68fa      	ldr	r2, [r7, #12]
 800c29a:	4013      	ands	r3, r2
 800c29c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c29e:	68fb      	ldr	r3, [r7, #12]
}
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	3714      	adds	r7, #20
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	bc80      	pop	{r7}
 800c2a8:	4770      	bx	lr

0800c2aa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c2aa:	b480      	push	{r7}
 800c2ac:	b085      	sub	sp, #20
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2bc:	699b      	ldr	r3, [r3, #24]
 800c2be:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2c6:	69db      	ldr	r3, [r3, #28]
 800c2c8:	68ba      	ldr	r2, [r7, #8]
 800c2ca:	4013      	ands	r3, r2
 800c2cc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	0c1b      	lsrs	r3, r3, #16
}
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	3714      	adds	r7, #20
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	bc80      	pop	{r7}
 800c2da:	4770      	bx	lr

0800c2dc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2ee:	699b      	ldr	r3, [r3, #24]
 800c2f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2f8:	69db      	ldr	r3, [r3, #28]
 800c2fa:	68ba      	ldr	r2, [r7, #8]
 800c2fc:	4013      	ands	r3, r2
 800c2fe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	b29b      	uxth	r3, r3
}
 800c304:	4618      	mov	r0, r3
 800c306:	3714      	adds	r7, #20
 800c308:	46bd      	mov	sp, r7
 800c30a:	bc80      	pop	{r7}
 800c30c:	4770      	bx	lr

0800c30e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c30e:	b480      	push	{r7}
 800c310:	b085      	sub	sp, #20
 800c312:	af00      	add	r7, sp, #0
 800c314:	6078      	str	r0, [r7, #4]
 800c316:	460b      	mov	r3, r1
 800c318:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c31e:	78fb      	ldrb	r3, [r7, #3]
 800c320:	015a      	lsls	r2, r3, #5
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	4413      	add	r3, r2
 800c326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c334:	695b      	ldr	r3, [r3, #20]
 800c336:	68ba      	ldr	r2, [r7, #8]
 800c338:	4013      	ands	r3, r2
 800c33a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c33c:	68bb      	ldr	r3, [r7, #8]
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3714      	adds	r7, #20
 800c342:	46bd      	mov	sp, r7
 800c344:	bc80      	pop	{r7}
 800c346:	4770      	bx	lr

0800c348 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c348:	b480      	push	{r7}
 800c34a:	b087      	sub	sp, #28
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	460b      	mov	r3, r1
 800c352:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c358:	697b      	ldr	r3, [r7, #20]
 800c35a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c35e:	691b      	ldr	r3, [r3, #16]
 800c360:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c362:	697b      	ldr	r3, [r7, #20]
 800c364:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c36a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c36c:	78fb      	ldrb	r3, [r7, #3]
 800c36e:	f003 030f 	and.w	r3, r3, #15
 800c372:	68fa      	ldr	r2, [r7, #12]
 800c374:	fa22 f303 	lsr.w	r3, r2, r3
 800c378:	01db      	lsls	r3, r3, #7
 800c37a:	b2db      	uxtb	r3, r3
 800c37c:	693a      	ldr	r2, [r7, #16]
 800c37e:	4313      	orrs	r3, r2
 800c380:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c382:	78fb      	ldrb	r3, [r7, #3]
 800c384:	015a      	lsls	r2, r3, #5
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	4413      	add	r3, r2
 800c38a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c38e:	689b      	ldr	r3, [r3, #8]
 800c390:	693a      	ldr	r2, [r7, #16]
 800c392:	4013      	ands	r3, r2
 800c394:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c396:	68bb      	ldr	r3, [r7, #8]
}
 800c398:	4618      	mov	r0, r3
 800c39a:	371c      	adds	r7, #28
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bc80      	pop	{r7}
 800c3a0:	4770      	bx	lr

0800c3a2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c3a2:	b480      	push	{r7}
 800c3a4:	b083      	sub	sp, #12
 800c3a6:	af00      	add	r7, sp, #0
 800c3a8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	695b      	ldr	r3, [r3, #20]
 800c3ae:	f003 0301 	and.w	r3, r3, #1
}
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	370c      	adds	r7, #12
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bc80      	pop	{r7}
 800c3ba:	4770      	bx	lr

0800c3bc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b085      	sub	sp, #20
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	68fa      	ldr	r2, [r7, #12]
 800c3d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3d6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c3da:	f023 0307 	bic.w	r3, r3, #7
 800c3de:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3e6:	685b      	ldr	r3, [r3, #4]
 800c3e8:	68fa      	ldr	r2, [r7, #12]
 800c3ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c3f2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c3f4:	2300      	movs	r3, #0
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3714      	adds	r7, #20
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bc80      	pop	{r7}
 800c3fe:	4770      	bx	lr

0800c400 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c400:	b480      	push	{r7}
 800c402:	b087      	sub	sp, #28
 800c404:	af00      	add	r7, sp, #0
 800c406:	60f8      	str	r0, [r7, #12]
 800c408:	460b      	mov	r3, r1
 800c40a:	607a      	str	r2, [r7, #4]
 800c40c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	333c      	adds	r3, #60	; 0x3c
 800c416:	3304      	adds	r3, #4
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	4a25      	ldr	r2, [pc, #148]	; (800c4b4 <USB_EP0_OutStart+0xb4>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d90a      	bls.n	800c43a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c424:	697b      	ldr	r3, [r7, #20]
 800c426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c430:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c434:	d101      	bne.n	800c43a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c436:	2300      	movs	r3, #0
 800c438:	e037      	b.n	800c4aa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c440:	461a      	mov	r2, r3
 800c442:	2300      	movs	r3, #0
 800c444:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c44c:	691b      	ldr	r3, [r3, #16]
 800c44e:	697a      	ldr	r2, [r7, #20]
 800c450:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c454:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c458:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c460:	691b      	ldr	r3, [r3, #16]
 800c462:	697a      	ldr	r2, [r7, #20]
 800c464:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c468:	f043 0318 	orr.w	r3, r3, #24
 800c46c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c46e:	697b      	ldr	r3, [r7, #20]
 800c470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c474:	691b      	ldr	r3, [r3, #16]
 800c476:	697a      	ldr	r2, [r7, #20]
 800c478:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c47c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c480:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c482:	7afb      	ldrb	r3, [r7, #11]
 800c484:	2b01      	cmp	r3, #1
 800c486:	d10f      	bne.n	800c4a8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c488:	697b      	ldr	r3, [r7, #20]
 800c48a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c48e:	461a      	mov	r2, r3
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	697a      	ldr	r2, [r7, #20]
 800c49e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4a2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c4a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c4a8:	2300      	movs	r3, #0
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	371c      	adds	r7, #28
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bc80      	pop	{r7}
 800c4b2:	4770      	bx	lr
 800c4b4:	4f54300a 	.word	0x4f54300a

0800c4b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b085      	sub	sp, #20
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	60fb      	str	r3, [r7, #12]
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	4a12      	ldr	r2, [pc, #72]	; (800c518 <USB_CoreReset+0x60>)
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	d901      	bls.n	800c4d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c4d2:	2303      	movs	r3, #3
 800c4d4:	e01b      	b.n	800c50e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	691b      	ldr	r3, [r3, #16]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	daf2      	bge.n	800c4c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	691b      	ldr	r3, [r3, #16]
 800c4e6:	f043 0201 	orr.w	r2, r3, #1
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	60fb      	str	r3, [r7, #12]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	4a08      	ldr	r2, [pc, #32]	; (800c518 <USB_CoreReset+0x60>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d901      	bls.n	800c500 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c4fc:	2303      	movs	r3, #3
 800c4fe:	e006      	b.n	800c50e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	691b      	ldr	r3, [r3, #16]
 800c504:	f003 0301 	and.w	r3, r3, #1
 800c508:	2b01      	cmp	r3, #1
 800c50a:	d0f0      	beq.n	800c4ee <USB_CoreReset+0x36>

  return HAL_OK;
 800c50c:	2300      	movs	r3, #0
}
 800c50e:	4618      	mov	r0, r3
 800c510:	3714      	adds	r7, #20
 800c512:	46bd      	mov	sp, r7
 800c514:	bc80      	pop	{r7}
 800c516:	4770      	bx	lr
 800c518:	00030d40 	.word	0x00030d40

0800c51c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c520:	4904      	ldr	r1, [pc, #16]	; (800c534 <MX_FATFS_Init+0x18>)
 800c522:	4805      	ldr	r0, [pc, #20]	; (800c538 <MX_FATFS_Init+0x1c>)
 800c524:	f002 f8d6 	bl	800e6d4 <FATFS_LinkDriver>
 800c528:	4603      	mov	r3, r0
 800c52a:	461a      	mov	r2, r3
 800c52c:	4b03      	ldr	r3, [pc, #12]	; (800c53c <MX_FATFS_Init+0x20>)
 800c52e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c530:	bf00      	nop
 800c532:	bd80      	pop	{r7, pc}
 800c534:	200009b0 	.word	0x200009b0
 800c538:	08017134 	.word	0x08017134
 800c53c:	2000112c 	.word	0x2000112c

0800c540 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b082      	sub	sp, #8
 800c544:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c546:	2300      	movs	r3, #0
 800c548:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c54a:	f000 f8a9 	bl	800c6a0 <BSP_SD_IsDetected>
 800c54e:	4603      	mov	r3, r0
 800c550:	2b01      	cmp	r3, #1
 800c552:	d001      	beq.n	800c558 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800c554:	2301      	movs	r3, #1
 800c556:	e012      	b.n	800c57e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800c558:	480b      	ldr	r0, [pc, #44]	; (800c588 <BSP_SD_Init+0x48>)
 800c55a:	f7fb fb21 	bl	8007ba0 <HAL_SD_Init>
 800c55e:	4603      	mov	r3, r0
 800c560:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c562:	79fb      	ldrb	r3, [r7, #7]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d109      	bne.n	800c57c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800c568:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c56c:	4806      	ldr	r0, [pc, #24]	; (800c588 <BSP_SD_Init+0x48>)
 800c56e:	f7fc fa95 	bl	8008a9c <HAL_SD_ConfigWideBusOperation>
 800c572:	4603      	mov	r3, r0
 800c574:	2b00      	cmp	r3, #0
 800c576:	d001      	beq.n	800c57c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c578:	2301      	movs	r3, #1
 800c57a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c57c:	79fb      	ldrb	r3, [r7, #7]
}
 800c57e:	4618      	mov	r0, r3
 800c580:	3708      	adds	r7, #8
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}
 800c586:	bf00      	nop
 800c588:	20000cb4 	.word	0x20000cb4

0800c58c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b088      	sub	sp, #32
 800c590:	af02      	add	r7, sp, #8
 800c592:	60f8      	str	r0, [r7, #12]
 800c594:	60b9      	str	r1, [r7, #8]
 800c596:	607a      	str	r2, [r7, #4]
 800c598:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c59a:	2300      	movs	r3, #0
 800c59c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	9300      	str	r3, [sp, #0]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	68ba      	ldr	r2, [r7, #8]
 800c5a6:	68f9      	ldr	r1, [r7, #12]
 800c5a8:	4806      	ldr	r0, [pc, #24]	; (800c5c4 <BSP_SD_ReadBlocks+0x38>)
 800c5aa:	f7fb fb89 	bl	8007cc0 <HAL_SD_ReadBlocks>
 800c5ae:	4603      	mov	r3, r0
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d001      	beq.n	800c5b8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c5b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3718      	adds	r7, #24
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}
 800c5c2:	bf00      	nop
 800c5c4:	20000cb4 	.word	0x20000cb4

0800c5c8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b088      	sub	sp, #32
 800c5cc:	af02      	add	r7, sp, #8
 800c5ce:	60f8      	str	r0, [r7, #12]
 800c5d0:	60b9      	str	r1, [r7, #8]
 800c5d2:	607a      	str	r2, [r7, #4]
 800c5d4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	9300      	str	r3, [sp, #0]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	68ba      	ldr	r2, [r7, #8]
 800c5e2:	68f9      	ldr	r1, [r7, #12]
 800c5e4:	4806      	ldr	r0, [pc, #24]	; (800c600 <BSP_SD_WriteBlocks+0x38>)
 800c5e6:	f7fb fd65 	bl	80080b4 <HAL_SD_WriteBlocks>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d001      	beq.n	800c5f4 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c5f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3718      	adds	r7, #24
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	20000cb4 	.word	0x20000cb4

0800c604 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c608:	4805      	ldr	r0, [pc, #20]	; (800c620 <BSP_SD_GetCardState+0x1c>)
 800c60a:	f7fc fac3 	bl	8008b94 <HAL_SD_GetCardState>
 800c60e:	4603      	mov	r3, r0
 800c610:	2b04      	cmp	r3, #4
 800c612:	bf14      	ite	ne
 800c614:	2301      	movne	r3, #1
 800c616:	2300      	moveq	r3, #0
 800c618:	b2db      	uxtb	r3, r3
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	bd80      	pop	{r7, pc}
 800c61e:	bf00      	nop
 800c620:	20000cb4 	.word	0x20000cb4

0800c624 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b082      	sub	sp, #8
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800c62c:	6879      	ldr	r1, [r7, #4]
 800c62e:	4803      	ldr	r0, [pc, #12]	; (800c63c <BSP_SD_GetCardInfo+0x18>)
 800c630:	f7fc fa08 	bl	8008a44 <HAL_SD_GetCardInfo>
}
 800c634:	bf00      	nop
 800c636:	3708      	adds	r7, #8
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	20000cb4 	.word	0x20000cb4

0800c640 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800c648:	f000 f818 	bl	800c67c <BSP_SD_AbortCallback>
}
 800c64c:	bf00      	nop
 800c64e:	3708      	adds	r7, #8
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}

0800c654 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b082      	sub	sp, #8
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800c65c:	f000 f814 	bl	800c688 <BSP_SD_WriteCpltCallback>
}
 800c660:	bf00      	nop
 800c662:	3708      	adds	r7, #8
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}

0800c668 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b082      	sub	sp, #8
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c670:	f000 f810 	bl	800c694 <BSP_SD_ReadCpltCallback>
}
 800c674:	bf00      	nop
 800c676:	3708      	adds	r7, #8
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}

0800c67c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800c67c:	b480      	push	{r7}
 800c67e:	af00      	add	r7, sp, #0

}
 800c680:	bf00      	nop
 800c682:	46bd      	mov	sp, r7
 800c684:	bc80      	pop	{r7}
 800c686:	4770      	bx	lr

0800c688 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800c688:	b480      	push	{r7}
 800c68a:	af00      	add	r7, sp, #0

}
 800c68c:	bf00      	nop
 800c68e:	46bd      	mov	sp, r7
 800c690:	bc80      	pop	{r7}
 800c692:	4770      	bx	lr

0800c694 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800c694:	b480      	push	{r7}
 800c696:	af00      	add	r7, sp, #0

}
 800c698:	bf00      	nop
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bc80      	pop	{r7}
 800c69e:	4770      	bx	lr

0800c6a0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b082      	sub	sp, #8
 800c6a4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c6aa:	f000 f80b 	bl	800c6c4 <BSP_PlatformIsDetected>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d101      	bne.n	800c6b8 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c6b8:	79fb      	ldrb	r3, [r7, #7]
 800c6ba:	b2db      	uxtb	r3, r3
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	3708      	adds	r7, #8
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	bd80      	pop	{r7, pc}

0800c6c4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b082      	sub	sp, #8
 800c6c8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c6ce:	2104      	movs	r1, #4
 800c6d0:	4806      	ldr	r0, [pc, #24]	; (800c6ec <BSP_PlatformIsDetected+0x28>)
 800c6d2:	f7f9 fc4d 	bl	8005f70 <HAL_GPIO_ReadPin>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d001      	beq.n	800c6e0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800c6e0:	79fb      	ldrb	r3, [r7, #7]
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3708      	adds	r7, #8
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}
 800c6ea:	bf00      	nop
 800c6ec:	40021800 	.word	0x40021800

0800c6f0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800c6f6:	4b8d      	ldr	r3, [pc, #564]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c6f8:	22c0      	movs	r2, #192	; 0xc0
 800c6fa:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800c6fc:	4b8b      	ldr	r3, [pc, #556]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c6fe:	22a8      	movs	r2, #168	; 0xa8
 800c700:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800c702:	4b8a      	ldr	r3, [pc, #552]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c704:	2201      	movs	r2, #1
 800c706:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800c708:	4b88      	ldr	r3, [pc, #544]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c70a:	22e6      	movs	r2, #230	; 0xe6
 800c70c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800c70e:	4b88      	ldr	r3, [pc, #544]	; (800c930 <MX_LWIP_Init+0x240>)
 800c710:	22ff      	movs	r2, #255	; 0xff
 800c712:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800c714:	4b86      	ldr	r3, [pc, #536]	; (800c930 <MX_LWIP_Init+0x240>)
 800c716:	22ff      	movs	r2, #255	; 0xff
 800c718:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800c71a:	4b85      	ldr	r3, [pc, #532]	; (800c930 <MX_LWIP_Init+0x240>)
 800c71c:	22ff      	movs	r2, #255	; 0xff
 800c71e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800c720:	4b83      	ldr	r3, [pc, #524]	; (800c930 <MX_LWIP_Init+0x240>)
 800c722:	2200      	movs	r2, #0
 800c724:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800c726:	4b83      	ldr	r3, [pc, #524]	; (800c934 <MX_LWIP_Init+0x244>)
 800c728:	22c0      	movs	r2, #192	; 0xc0
 800c72a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800c72c:	4b81      	ldr	r3, [pc, #516]	; (800c934 <MX_LWIP_Init+0x244>)
 800c72e:	22a8      	movs	r2, #168	; 0xa8
 800c730:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800c732:	4b80      	ldr	r3, [pc, #512]	; (800c934 <MX_LWIP_Init+0x244>)
 800c734:	2201      	movs	r2, #1
 800c736:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800c738:	4b7e      	ldr	r3, [pc, #504]	; (800c934 <MX_LWIP_Init+0x244>)
 800c73a:	2201      	movs	r2, #1
 800c73c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800c73e:	f002 f8d4 	bl	800e8ea <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800c742:	4b7a      	ldr	r3, [pc, #488]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c744:	781b      	ldrb	r3, [r3, #0]
 800c746:	061a      	lsls	r2, r3, #24
 800c748:	4b78      	ldr	r3, [pc, #480]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c74a:	785b      	ldrb	r3, [r3, #1]
 800c74c:	041b      	lsls	r3, r3, #16
 800c74e:	431a      	orrs	r2, r3
 800c750:	4b76      	ldr	r3, [pc, #472]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c752:	789b      	ldrb	r3, [r3, #2]
 800c754:	021b      	lsls	r3, r3, #8
 800c756:	4313      	orrs	r3, r2
 800c758:	4a74      	ldr	r2, [pc, #464]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c75a:	78d2      	ldrb	r2, [r2, #3]
 800c75c:	4313      	orrs	r3, r2
 800c75e:	061a      	lsls	r2, r3, #24
 800c760:	4b72      	ldr	r3, [pc, #456]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c762:	781b      	ldrb	r3, [r3, #0]
 800c764:	0619      	lsls	r1, r3, #24
 800c766:	4b71      	ldr	r3, [pc, #452]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c768:	785b      	ldrb	r3, [r3, #1]
 800c76a:	041b      	lsls	r3, r3, #16
 800c76c:	4319      	orrs	r1, r3
 800c76e:	4b6f      	ldr	r3, [pc, #444]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c770:	789b      	ldrb	r3, [r3, #2]
 800c772:	021b      	lsls	r3, r3, #8
 800c774:	430b      	orrs	r3, r1
 800c776:	496d      	ldr	r1, [pc, #436]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c778:	78c9      	ldrb	r1, [r1, #3]
 800c77a:	430b      	orrs	r3, r1
 800c77c:	021b      	lsls	r3, r3, #8
 800c77e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c782:	431a      	orrs	r2, r3
 800c784:	4b69      	ldr	r3, [pc, #420]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	0619      	lsls	r1, r3, #24
 800c78a:	4b68      	ldr	r3, [pc, #416]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c78c:	785b      	ldrb	r3, [r3, #1]
 800c78e:	041b      	lsls	r3, r3, #16
 800c790:	4319      	orrs	r1, r3
 800c792:	4b66      	ldr	r3, [pc, #408]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c794:	789b      	ldrb	r3, [r3, #2]
 800c796:	021b      	lsls	r3, r3, #8
 800c798:	430b      	orrs	r3, r1
 800c79a:	4964      	ldr	r1, [pc, #400]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c79c:	78c9      	ldrb	r1, [r1, #3]
 800c79e:	430b      	orrs	r3, r1
 800c7a0:	0a1b      	lsrs	r3, r3, #8
 800c7a2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c7a6:	431a      	orrs	r2, r3
 800c7a8:	4b60      	ldr	r3, [pc, #384]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c7aa:	781b      	ldrb	r3, [r3, #0]
 800c7ac:	0619      	lsls	r1, r3, #24
 800c7ae:	4b5f      	ldr	r3, [pc, #380]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c7b0:	785b      	ldrb	r3, [r3, #1]
 800c7b2:	041b      	lsls	r3, r3, #16
 800c7b4:	4319      	orrs	r1, r3
 800c7b6:	4b5d      	ldr	r3, [pc, #372]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c7b8:	789b      	ldrb	r3, [r3, #2]
 800c7ba:	021b      	lsls	r3, r3, #8
 800c7bc:	430b      	orrs	r3, r1
 800c7be:	495b      	ldr	r1, [pc, #364]	; (800c92c <MX_LWIP_Init+0x23c>)
 800c7c0:	78c9      	ldrb	r1, [r1, #3]
 800c7c2:	430b      	orrs	r3, r1
 800c7c4:	0e1b      	lsrs	r3, r3, #24
 800c7c6:	4313      	orrs	r3, r2
 800c7c8:	4a5b      	ldr	r2, [pc, #364]	; (800c938 <MX_LWIP_Init+0x248>)
 800c7ca:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800c7cc:	4b58      	ldr	r3, [pc, #352]	; (800c930 <MX_LWIP_Init+0x240>)
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	061a      	lsls	r2, r3, #24
 800c7d2:	4b57      	ldr	r3, [pc, #348]	; (800c930 <MX_LWIP_Init+0x240>)
 800c7d4:	785b      	ldrb	r3, [r3, #1]
 800c7d6:	041b      	lsls	r3, r3, #16
 800c7d8:	431a      	orrs	r2, r3
 800c7da:	4b55      	ldr	r3, [pc, #340]	; (800c930 <MX_LWIP_Init+0x240>)
 800c7dc:	789b      	ldrb	r3, [r3, #2]
 800c7de:	021b      	lsls	r3, r3, #8
 800c7e0:	4313      	orrs	r3, r2
 800c7e2:	4a53      	ldr	r2, [pc, #332]	; (800c930 <MX_LWIP_Init+0x240>)
 800c7e4:	78d2      	ldrb	r2, [r2, #3]
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	061a      	lsls	r2, r3, #24
 800c7ea:	4b51      	ldr	r3, [pc, #324]	; (800c930 <MX_LWIP_Init+0x240>)
 800c7ec:	781b      	ldrb	r3, [r3, #0]
 800c7ee:	0619      	lsls	r1, r3, #24
 800c7f0:	4b4f      	ldr	r3, [pc, #316]	; (800c930 <MX_LWIP_Init+0x240>)
 800c7f2:	785b      	ldrb	r3, [r3, #1]
 800c7f4:	041b      	lsls	r3, r3, #16
 800c7f6:	4319      	orrs	r1, r3
 800c7f8:	4b4d      	ldr	r3, [pc, #308]	; (800c930 <MX_LWIP_Init+0x240>)
 800c7fa:	789b      	ldrb	r3, [r3, #2]
 800c7fc:	021b      	lsls	r3, r3, #8
 800c7fe:	430b      	orrs	r3, r1
 800c800:	494b      	ldr	r1, [pc, #300]	; (800c930 <MX_LWIP_Init+0x240>)
 800c802:	78c9      	ldrb	r1, [r1, #3]
 800c804:	430b      	orrs	r3, r1
 800c806:	021b      	lsls	r3, r3, #8
 800c808:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c80c:	431a      	orrs	r2, r3
 800c80e:	4b48      	ldr	r3, [pc, #288]	; (800c930 <MX_LWIP_Init+0x240>)
 800c810:	781b      	ldrb	r3, [r3, #0]
 800c812:	0619      	lsls	r1, r3, #24
 800c814:	4b46      	ldr	r3, [pc, #280]	; (800c930 <MX_LWIP_Init+0x240>)
 800c816:	785b      	ldrb	r3, [r3, #1]
 800c818:	041b      	lsls	r3, r3, #16
 800c81a:	4319      	orrs	r1, r3
 800c81c:	4b44      	ldr	r3, [pc, #272]	; (800c930 <MX_LWIP_Init+0x240>)
 800c81e:	789b      	ldrb	r3, [r3, #2]
 800c820:	021b      	lsls	r3, r3, #8
 800c822:	430b      	orrs	r3, r1
 800c824:	4942      	ldr	r1, [pc, #264]	; (800c930 <MX_LWIP_Init+0x240>)
 800c826:	78c9      	ldrb	r1, [r1, #3]
 800c828:	430b      	orrs	r3, r1
 800c82a:	0a1b      	lsrs	r3, r3, #8
 800c82c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c830:	431a      	orrs	r2, r3
 800c832:	4b3f      	ldr	r3, [pc, #252]	; (800c930 <MX_LWIP_Init+0x240>)
 800c834:	781b      	ldrb	r3, [r3, #0]
 800c836:	0619      	lsls	r1, r3, #24
 800c838:	4b3d      	ldr	r3, [pc, #244]	; (800c930 <MX_LWIP_Init+0x240>)
 800c83a:	785b      	ldrb	r3, [r3, #1]
 800c83c:	041b      	lsls	r3, r3, #16
 800c83e:	4319      	orrs	r1, r3
 800c840:	4b3b      	ldr	r3, [pc, #236]	; (800c930 <MX_LWIP_Init+0x240>)
 800c842:	789b      	ldrb	r3, [r3, #2]
 800c844:	021b      	lsls	r3, r3, #8
 800c846:	430b      	orrs	r3, r1
 800c848:	4939      	ldr	r1, [pc, #228]	; (800c930 <MX_LWIP_Init+0x240>)
 800c84a:	78c9      	ldrb	r1, [r1, #3]
 800c84c:	430b      	orrs	r3, r1
 800c84e:	0e1b      	lsrs	r3, r3, #24
 800c850:	4313      	orrs	r3, r2
 800c852:	4a3a      	ldr	r2, [pc, #232]	; (800c93c <MX_LWIP_Init+0x24c>)
 800c854:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800c856:	4b37      	ldr	r3, [pc, #220]	; (800c934 <MX_LWIP_Init+0x244>)
 800c858:	781b      	ldrb	r3, [r3, #0]
 800c85a:	061a      	lsls	r2, r3, #24
 800c85c:	4b35      	ldr	r3, [pc, #212]	; (800c934 <MX_LWIP_Init+0x244>)
 800c85e:	785b      	ldrb	r3, [r3, #1]
 800c860:	041b      	lsls	r3, r3, #16
 800c862:	431a      	orrs	r2, r3
 800c864:	4b33      	ldr	r3, [pc, #204]	; (800c934 <MX_LWIP_Init+0x244>)
 800c866:	789b      	ldrb	r3, [r3, #2]
 800c868:	021b      	lsls	r3, r3, #8
 800c86a:	4313      	orrs	r3, r2
 800c86c:	4a31      	ldr	r2, [pc, #196]	; (800c934 <MX_LWIP_Init+0x244>)
 800c86e:	78d2      	ldrb	r2, [r2, #3]
 800c870:	4313      	orrs	r3, r2
 800c872:	061a      	lsls	r2, r3, #24
 800c874:	4b2f      	ldr	r3, [pc, #188]	; (800c934 <MX_LWIP_Init+0x244>)
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	0619      	lsls	r1, r3, #24
 800c87a:	4b2e      	ldr	r3, [pc, #184]	; (800c934 <MX_LWIP_Init+0x244>)
 800c87c:	785b      	ldrb	r3, [r3, #1]
 800c87e:	041b      	lsls	r3, r3, #16
 800c880:	4319      	orrs	r1, r3
 800c882:	4b2c      	ldr	r3, [pc, #176]	; (800c934 <MX_LWIP_Init+0x244>)
 800c884:	789b      	ldrb	r3, [r3, #2]
 800c886:	021b      	lsls	r3, r3, #8
 800c888:	430b      	orrs	r3, r1
 800c88a:	492a      	ldr	r1, [pc, #168]	; (800c934 <MX_LWIP_Init+0x244>)
 800c88c:	78c9      	ldrb	r1, [r1, #3]
 800c88e:	430b      	orrs	r3, r1
 800c890:	021b      	lsls	r3, r3, #8
 800c892:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c896:	431a      	orrs	r2, r3
 800c898:	4b26      	ldr	r3, [pc, #152]	; (800c934 <MX_LWIP_Init+0x244>)
 800c89a:	781b      	ldrb	r3, [r3, #0]
 800c89c:	0619      	lsls	r1, r3, #24
 800c89e:	4b25      	ldr	r3, [pc, #148]	; (800c934 <MX_LWIP_Init+0x244>)
 800c8a0:	785b      	ldrb	r3, [r3, #1]
 800c8a2:	041b      	lsls	r3, r3, #16
 800c8a4:	4319      	orrs	r1, r3
 800c8a6:	4b23      	ldr	r3, [pc, #140]	; (800c934 <MX_LWIP_Init+0x244>)
 800c8a8:	789b      	ldrb	r3, [r3, #2]
 800c8aa:	021b      	lsls	r3, r3, #8
 800c8ac:	430b      	orrs	r3, r1
 800c8ae:	4921      	ldr	r1, [pc, #132]	; (800c934 <MX_LWIP_Init+0x244>)
 800c8b0:	78c9      	ldrb	r1, [r1, #3]
 800c8b2:	430b      	orrs	r3, r1
 800c8b4:	0a1b      	lsrs	r3, r3, #8
 800c8b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c8ba:	431a      	orrs	r2, r3
 800c8bc:	4b1d      	ldr	r3, [pc, #116]	; (800c934 <MX_LWIP_Init+0x244>)
 800c8be:	781b      	ldrb	r3, [r3, #0]
 800c8c0:	0619      	lsls	r1, r3, #24
 800c8c2:	4b1c      	ldr	r3, [pc, #112]	; (800c934 <MX_LWIP_Init+0x244>)
 800c8c4:	785b      	ldrb	r3, [r3, #1]
 800c8c6:	041b      	lsls	r3, r3, #16
 800c8c8:	4319      	orrs	r1, r3
 800c8ca:	4b1a      	ldr	r3, [pc, #104]	; (800c934 <MX_LWIP_Init+0x244>)
 800c8cc:	789b      	ldrb	r3, [r3, #2]
 800c8ce:	021b      	lsls	r3, r3, #8
 800c8d0:	430b      	orrs	r3, r1
 800c8d2:	4918      	ldr	r1, [pc, #96]	; (800c934 <MX_LWIP_Init+0x244>)
 800c8d4:	78c9      	ldrb	r1, [r1, #3]
 800c8d6:	430b      	orrs	r3, r1
 800c8d8:	0e1b      	lsrs	r3, r3, #24
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	4a18      	ldr	r2, [pc, #96]	; (800c940 <MX_LWIP_Init+0x250>)
 800c8de:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800c8e0:	4b18      	ldr	r3, [pc, #96]	; (800c944 <MX_LWIP_Init+0x254>)
 800c8e2:	9302      	str	r3, [sp, #8]
 800c8e4:	4b18      	ldr	r3, [pc, #96]	; (800c948 <MX_LWIP_Init+0x258>)
 800c8e6:	9301      	str	r3, [sp, #4]
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	9300      	str	r3, [sp, #0]
 800c8ec:	4b14      	ldr	r3, [pc, #80]	; (800c940 <MX_LWIP_Init+0x250>)
 800c8ee:	4a13      	ldr	r2, [pc, #76]	; (800c93c <MX_LWIP_Init+0x24c>)
 800c8f0:	4911      	ldr	r1, [pc, #68]	; (800c938 <MX_LWIP_Init+0x248>)
 800c8f2:	4816      	ldr	r0, [pc, #88]	; (800c94c <MX_LWIP_Init+0x25c>)
 800c8f4:	f002 fbf6 	bl	800f0e4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800c8f8:	4814      	ldr	r0, [pc, #80]	; (800c94c <MX_LWIP_Init+0x25c>)
 800c8fa:	f002 fccd 	bl	800f298 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800c8fe:	4b13      	ldr	r3, [pc, #76]	; (800c94c <MX_LWIP_Init+0x25c>)
 800c900:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c904:	089b      	lsrs	r3, r3, #2
 800c906:	f003 0301 	and.w	r3, r3, #1
 800c90a:	b2db      	uxtb	r3, r3
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d003      	beq.n	800c918 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800c910:	480e      	ldr	r0, [pc, #56]	; (800c94c <MX_LWIP_Init+0x25c>)
 800c912:	f002 fccf 	bl	800f2b4 <netif_set_up>
 800c916:	e002      	b.n	800c91e <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800c918:	480c      	ldr	r0, [pc, #48]	; (800c94c <MX_LWIP_Init+0x25c>)
 800c91a:	f002 fd0f 	bl	800f33c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800c91e:	490c      	ldr	r1, [pc, #48]	; (800c950 <MX_LWIP_Init+0x260>)
 800c920:	480a      	ldr	r0, [pc, #40]	; (800c94c <MX_LWIP_Init+0x25c>)
 800c922:	f002 fd2d 	bl	800f380 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800c926:	bf00      	nop
 800c928:	46bd      	mov	sp, r7
 800c92a:	bd80      	pop	{r7, pc}
 800c92c:	200015cc 	.word	0x200015cc
 800c930:	200015c8 	.word	0x200015c8
 800c934:	2000158c 	.word	0x2000158c
 800c938:	200015c4 	.word	0x200015c4
 800c93c:	200015d0 	.word	0x200015d0
 800c940:	200015d4 	.word	0x200015d4
 800c944:	08012509 	.word	0x08012509
 800c948:	0800cd99 	.word	0x0800cd99
 800c94c:	20001590 	.word	0x20001590
 800c950:	0800ce05 	.word	0x0800ce05

0800c954 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b08e      	sub	sp, #56	; 0x38
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c95c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c960:	2200      	movs	r2, #0
 800c962:	601a      	str	r2, [r3, #0]
 800c964:	605a      	str	r2, [r3, #4]
 800c966:	609a      	str	r2, [r3, #8]
 800c968:	60da      	str	r2, [r3, #12]
 800c96a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	4a5d      	ldr	r2, [pc, #372]	; (800cae8 <HAL_ETH_MspInit+0x194>)
 800c972:	4293      	cmp	r3, r2
 800c974:	f040 80b4 	bne.w	800cae0 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800c978:	2300      	movs	r3, #0
 800c97a:	623b      	str	r3, [r7, #32]
 800c97c:	4b5b      	ldr	r3, [pc, #364]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c97e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c980:	4a5a      	ldr	r2, [pc, #360]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c982:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c986:	6313      	str	r3, [r2, #48]	; 0x30
 800c988:	4b58      	ldr	r3, [pc, #352]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c98a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c98c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c990:	623b      	str	r3, [r7, #32]
 800c992:	6a3b      	ldr	r3, [r7, #32]
 800c994:	2300      	movs	r3, #0
 800c996:	61fb      	str	r3, [r7, #28]
 800c998:	4b54      	ldr	r3, [pc, #336]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c99a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c99c:	4a53      	ldr	r2, [pc, #332]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c99e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c9a2:	6313      	str	r3, [r2, #48]	; 0x30
 800c9a4:	4b51      	ldr	r3, [pc, #324]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c9ac:	61fb      	str	r3, [r7, #28]
 800c9ae:	69fb      	ldr	r3, [r7, #28]
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	61bb      	str	r3, [r7, #24]
 800c9b4:	4b4d      	ldr	r3, [pc, #308]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9b8:	4a4c      	ldr	r2, [pc, #304]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c9be:	6313      	str	r3, [r2, #48]	; 0x30
 800c9c0:	4b4a      	ldr	r3, [pc, #296]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c9c8:	61bb      	str	r3, [r7, #24]
 800c9ca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	617b      	str	r3, [r7, #20]
 800c9d0:	4b46      	ldr	r3, [pc, #280]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9d4:	4a45      	ldr	r2, [pc, #276]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9d6:	f043 0304 	orr.w	r3, r3, #4
 800c9da:	6313      	str	r3, [r2, #48]	; 0x30
 800c9dc:	4b43      	ldr	r3, [pc, #268]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9e0:	f003 0304 	and.w	r3, r3, #4
 800c9e4:	617b      	str	r3, [r7, #20]
 800c9e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	613b      	str	r3, [r7, #16]
 800c9ec:	4b3f      	ldr	r3, [pc, #252]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9f0:	4a3e      	ldr	r2, [pc, #248]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9f2:	f043 0301 	orr.w	r3, r3, #1
 800c9f6:	6313      	str	r3, [r2, #48]	; 0x30
 800c9f8:	4b3c      	ldr	r3, [pc, #240]	; (800caec <HAL_ETH_MspInit+0x198>)
 800c9fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9fc:	f003 0301 	and.w	r3, r3, #1
 800ca00:	613b      	str	r3, [r7, #16]
 800ca02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ca04:	2300      	movs	r3, #0
 800ca06:	60fb      	str	r3, [r7, #12]
 800ca08:	4b38      	ldr	r3, [pc, #224]	; (800caec <HAL_ETH_MspInit+0x198>)
 800ca0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca0c:	4a37      	ldr	r2, [pc, #220]	; (800caec <HAL_ETH_MspInit+0x198>)
 800ca0e:	f043 0302 	orr.w	r3, r3, #2
 800ca12:	6313      	str	r3, [r2, #48]	; 0x30
 800ca14:	4b35      	ldr	r3, [pc, #212]	; (800caec <HAL_ETH_MspInit+0x198>)
 800ca16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca18:	f003 0302 	and.w	r3, r3, #2
 800ca1c:	60fb      	str	r3, [r7, #12]
 800ca1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ca20:	2300      	movs	r3, #0
 800ca22:	60bb      	str	r3, [r7, #8]
 800ca24:	4b31      	ldr	r3, [pc, #196]	; (800caec <HAL_ETH_MspInit+0x198>)
 800ca26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca28:	4a30      	ldr	r2, [pc, #192]	; (800caec <HAL_ETH_MspInit+0x198>)
 800ca2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca2e:	6313      	str	r3, [r2, #48]	; 0x30
 800ca30:	4b2e      	ldr	r3, [pc, #184]	; (800caec <HAL_ETH_MspInit+0x198>)
 800ca32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca38:	60bb      	str	r3, [r7, #8]
 800ca3a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800ca3c:	2332      	movs	r3, #50	; 0x32
 800ca3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca40:	2302      	movs	r3, #2
 800ca42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca44:	2300      	movs	r3, #0
 800ca46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca48:	2303      	movs	r3, #3
 800ca4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ca4c:	230b      	movs	r3, #11
 800ca4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ca54:	4619      	mov	r1, r3
 800ca56:	4826      	ldr	r0, [pc, #152]	; (800caf0 <HAL_ETH_MspInit+0x19c>)
 800ca58:	f7f9 f8ec 	bl	8005c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800ca5c:	2386      	movs	r3, #134	; 0x86
 800ca5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca60:	2302      	movs	r3, #2
 800ca62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca64:	2300      	movs	r3, #0
 800ca66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca68:	2303      	movs	r3, #3
 800ca6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ca6c:	230b      	movs	r3, #11
 800ca6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ca74:	4619      	mov	r1, r3
 800ca76:	481f      	ldr	r0, [pc, #124]	; (800caf4 <HAL_ETH_MspInit+0x1a0>)
 800ca78:	f7f9 f8dc 	bl	8005c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800ca7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ca80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca82:	2302      	movs	r3, #2
 800ca84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca86:	2300      	movs	r3, #0
 800ca88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca8a:	2303      	movs	r3, #3
 800ca8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ca8e:	230b      	movs	r3, #11
 800ca90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800ca92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ca96:	4619      	mov	r1, r3
 800ca98:	4817      	ldr	r0, [pc, #92]	; (800caf8 <HAL_ETH_MspInit+0x1a4>)
 800ca9a:	f7f9 f8cb 	bl	8005c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800ca9e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800caa2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800caa4:	2302      	movs	r3, #2
 800caa6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800caa8:	2300      	movs	r3, #0
 800caaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800caac:	2303      	movs	r3, #3
 800caae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800cab0:	230b      	movs	r3, #11
 800cab2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cab8:	4619      	mov	r1, r3
 800caba:	4810      	ldr	r0, [pc, #64]	; (800cafc <HAL_ETH_MspInit+0x1a8>)
 800cabc:	f7f9 f8ba 	bl	8005c34 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 800cac0:	2200      	movs	r2, #0
 800cac2:	2101      	movs	r1, #1
 800cac4:	203d      	movs	r0, #61	; 0x3d
 800cac6:	f7f7 f992 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800caca:	203d      	movs	r0, #61	; 0x3d
 800cacc:	f7f7 f9ab 	bl	8003e26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 800cad0:	2200      	movs	r2, #0
 800cad2:	2101      	movs	r1, #1
 800cad4:	203e      	movs	r0, #62	; 0x3e
 800cad6:	f7f7 f98a 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800cada:	203e      	movs	r0, #62	; 0x3e
 800cadc:	f7f7 f9a3 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800cae0:	bf00      	nop
 800cae2:	3738      	adds	r7, #56	; 0x38
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}
 800cae8:	40028000 	.word	0x40028000
 800caec:	40023800 	.word	0x40023800
 800caf0:	40020800 	.word	0x40020800
 800caf4:	40020000 	.word	0x40020000
 800caf8:	40020400 	.word	0x40020400
 800cafc:	40021800 	.word	0x40021800

0800cb00 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b086      	sub	sp, #24
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800cb08:	2300      	movs	r3, #0
 800cb0a:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800cb0c:	4b4d      	ldr	r3, [pc, #308]	; (800cc44 <low_level_init+0x144>)
 800cb0e:	4a4e      	ldr	r2, [pc, #312]	; (800cc48 <low_level_init+0x148>)
 800cb10:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800cb12:	4b4c      	ldr	r3, [pc, #304]	; (800cc44 <low_level_init+0x144>)
 800cb14:	2201      	movs	r2, #1
 800cb16:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800cb18:	4b4a      	ldr	r3, [pc, #296]	; (800cc44 <low_level_init+0x144>)
 800cb1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800cb1e:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800cb20:	4b48      	ldr	r3, [pc, #288]	; (800cc44 <low_level_init+0x144>)
 800cb22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cb26:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800cb28:	4b46      	ldr	r3, [pc, #280]	; (800cc44 <low_level_init+0x144>)
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800cb32:	2380      	movs	r3, #128	; 0x80
 800cb34:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800cb36:	23e1      	movs	r3, #225	; 0xe1
 800cb38:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800cb42:	2300      	movs	r3, #0
 800cb44:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800cb46:	4a3f      	ldr	r2, [pc, #252]	; (800cc44 <low_level_init+0x144>)
 800cb48:	f107 0308 	add.w	r3, r7, #8
 800cb4c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800cb4e:	4b3d      	ldr	r3, [pc, #244]	; (800cc44 <low_level_init+0x144>)
 800cb50:	2200      	movs	r2, #0
 800cb52:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800cb54:	4b3b      	ldr	r3, [pc, #236]	; (800cc44 <low_level_init+0x144>)
 800cb56:	2200      	movs	r2, #0
 800cb58:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800cb5a:	4b3a      	ldr	r3, [pc, #232]	; (800cc44 <low_level_init+0x144>)
 800cb5c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800cb60:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800cb62:	4838      	ldr	r0, [pc, #224]	; (800cc44 <low_level_init+0x144>)
 800cb64:	f7f7 fc82 	bl	800446c <HAL_ETH_Init>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800cb6c:	7dfb      	ldrb	r3, [r7, #23]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d108      	bne.n	800cb84 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cb78:	f043 0304 	orr.w	r3, r3, #4
 800cb7c:	b2da      	uxtb	r2, r3
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800cb84:	2304      	movs	r3, #4
 800cb86:	4a31      	ldr	r2, [pc, #196]	; (800cc4c <low_level_init+0x14c>)
 800cb88:	4931      	ldr	r1, [pc, #196]	; (800cc50 <low_level_init+0x150>)
 800cb8a:	482e      	ldr	r0, [pc, #184]	; (800cc44 <low_level_init+0x144>)
 800cb8c:	f7f7 fdfc 	bl	8004788 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800cb90:	2304      	movs	r3, #4
 800cb92:	4a30      	ldr	r2, [pc, #192]	; (800cc54 <low_level_init+0x154>)
 800cb94:	4930      	ldr	r1, [pc, #192]	; (800cc58 <low_level_init+0x158>)
 800cb96:	482b      	ldr	r0, [pc, #172]	; (800cc44 <low_level_init+0x144>)
 800cb98:	f7f7 fe5e 	bl	8004858 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2206      	movs	r2, #6
 800cba0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800cba4:	4b27      	ldr	r3, [pc, #156]	; (800cc44 <low_level_init+0x144>)
 800cba6:	695b      	ldr	r3, [r3, #20]
 800cba8:	781a      	ldrb	r2, [r3, #0]
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800cbb0:	4b24      	ldr	r3, [pc, #144]	; (800cc44 <low_level_init+0x144>)
 800cbb2:	695b      	ldr	r3, [r3, #20]
 800cbb4:	785a      	ldrb	r2, [r3, #1]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800cbbc:	4b21      	ldr	r3, [pc, #132]	; (800cc44 <low_level_init+0x144>)
 800cbbe:	695b      	ldr	r3, [r3, #20]
 800cbc0:	789a      	ldrb	r2, [r3, #2]
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800cbc8:	4b1e      	ldr	r3, [pc, #120]	; (800cc44 <low_level_init+0x144>)
 800cbca:	695b      	ldr	r3, [r3, #20]
 800cbcc:	78da      	ldrb	r2, [r3, #3]
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800cbd4:	4b1b      	ldr	r3, [pc, #108]	; (800cc44 <low_level_init+0x144>)
 800cbd6:	695b      	ldr	r3, [r3, #20]
 800cbd8:	791a      	ldrb	r2, [r3, #4]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800cbe0:	4b18      	ldr	r3, [pc, #96]	; (800cc44 <low_level_init+0x144>)
 800cbe2:	695b      	ldr	r3, [r3, #20]
 800cbe4:	795a      	ldrb	r2, [r3, #5]
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800cbf2:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cbfa:	f043 030a 	orr.w	r3, r3, #10
 800cbfe:	b2da      	uxtb	r2, r3
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800cc06:	480f      	ldr	r0, [pc, #60]	; (800cc44 <low_level_init+0x144>)
 800cc08:	f7f8 f8cc 	bl	8004da4 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800cc0c:	f107 0310 	add.w	r3, r7, #16
 800cc10:	461a      	mov	r2, r3
 800cc12:	211d      	movs	r1, #29
 800cc14:	480b      	ldr	r0, [pc, #44]	; (800cc44 <low_level_init+0x144>)
 800cc16:	f7f7 fff7 	bl	8004c08 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	f043 030b 	orr.w	r3, r3, #11
 800cc20:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	461a      	mov	r2, r3
 800cc26:	211d      	movs	r1, #29
 800cc28:	4806      	ldr	r0, [pc, #24]	; (800cc44 <low_level_init+0x144>)
 800cc2a:	f7f8 f855 	bl	8004cd8 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800cc2e:	f107 0310 	add.w	r3, r7, #16
 800cc32:	461a      	mov	r2, r3
 800cc34:	211d      	movs	r1, #29
 800cc36:	4803      	ldr	r0, [pc, #12]	; (800cc44 <low_level_init+0x144>)
 800cc38:	f7f7 ffe6 	bl	8004c08 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800cc3c:	bf00      	nop
 800cc3e:	3718      	adds	r7, #24
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}
 800cc44:	20002ea8 	.word	0x20002ea8
 800cc48:	40028000 	.word	0x40028000
 800cc4c:	20002ef0 	.word	0x20002ef0
 800cc50:	200015d8 	.word	0x200015d8
 800cc54:	20001658 	.word	0x20001658
 800cc58:	20002e28 	.word	0x20002e28

0800cc5c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b08a      	sub	sp, #40	; 0x28
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
 800cc64:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800cc66:	4b4b      	ldr	r3, [pc, #300]	; (800cd94 <low_level_output+0x138>)
 800cc68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc6a:	689b      	ldr	r3, [r3, #8]
 800cc6c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800cc72:	2300      	movs	r3, #0
 800cc74:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800cc76:	2300      	movs	r3, #0
 800cc78:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800cc7e:	4b45      	ldr	r3, [pc, #276]	; (800cd94 <low_level_output+0x138>)
 800cc80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc82:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800cc84:	2300      	movs	r3, #0
 800cc86:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	623b      	str	r3, [r7, #32]
 800cc8c:	e05a      	b.n	800cd44 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800cc8e:	69bb      	ldr	r3, [r7, #24]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	da03      	bge.n	800cc9e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800cc96:	23f8      	movs	r3, #248	; 0xf8
 800cc98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800cc9c:	e05c      	b.n	800cd58 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800cc9e:	6a3b      	ldr	r3, [r7, #32]
 800cca0:	895b      	ldrh	r3, [r3, #10]
 800cca2:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800cca4:	2300      	movs	r3, #0
 800cca6:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800cca8:	e02f      	b.n	800cd0a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800ccaa:	69fa      	ldr	r2, [r7, #28]
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	18d0      	adds	r0, r2, r3
 800ccb0:	6a3b      	ldr	r3, [r7, #32]
 800ccb2:	685a      	ldr	r2, [r3, #4]
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	18d1      	adds	r1, r2, r3
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ccbe:	3304      	adds	r3, #4
 800ccc0:	461a      	mov	r2, r3
 800ccc2:	f006 fbd6 	bl	8013472 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800ccc6:	69bb      	ldr	r3, [r7, #24]
 800ccc8:	68db      	ldr	r3, [r3, #12]
 800ccca:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800cccc:	69bb      	ldr	r3, [r7, #24]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	da03      	bge.n	800ccdc <low_level_output+0x80>
        {
          errval = ERR_USE;
 800ccd4:	23f8      	movs	r3, #248	; 0xf8
 800ccd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800ccda:	e03d      	b.n	800cd58 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800ccdc:	69bb      	ldr	r3, [r7, #24]
 800ccde:	689b      	ldr	r3, [r3, #8]
 800cce0:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800cce2:	693a      	ldr	r2, [r7, #16]
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	4413      	add	r3, r2
 800cce8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800ccec:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800ccee:	68ba      	ldr	r2, [r7, #8]
 800ccf0:	693b      	ldr	r3, [r7, #16]
 800ccf2:	1ad3      	subs	r3, r2, r3
 800ccf4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ccf8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800ccfa:	697a      	ldr	r2, [r7, #20]
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	1ad3      	subs	r3, r2, r3
 800cd00:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800cd04:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800cd06:	2300      	movs	r3, #0
 800cd08:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800cd0a:	68fa      	ldr	r2, [r7, #12]
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	4413      	add	r3, r2
 800cd10:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d8c8      	bhi.n	800ccaa <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800cd18:	69fa      	ldr	r2, [r7, #28]
 800cd1a:	693b      	ldr	r3, [r7, #16]
 800cd1c:	18d0      	adds	r0, r2, r3
 800cd1e:	6a3b      	ldr	r3, [r7, #32]
 800cd20:	685a      	ldr	r2, [r3, #4]
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	4413      	add	r3, r2
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	4619      	mov	r1, r3
 800cd2a:	f006 fba2 	bl	8013472 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800cd2e:	693a      	ldr	r2, [r7, #16]
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	4413      	add	r3, r2
 800cd34:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800cd36:	697a      	ldr	r2, [r7, #20]
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	4413      	add	r3, r2
 800cd3c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800cd3e:	6a3b      	ldr	r3, [r7, #32]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	623b      	str	r3, [r7, #32]
 800cd44:	6a3b      	ldr	r3, [r7, #32]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d1a1      	bne.n	800cc8e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800cd4a:	6979      	ldr	r1, [r7, #20]
 800cd4c:	4811      	ldr	r0, [pc, #68]	; (800cd94 <low_level_output+0x138>)
 800cd4e:	f7f7 fdef 	bl	8004930 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800cd52:	2300      	movs	r3, #0
 800cd54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800cd58:	4b0e      	ldr	r3, [pc, #56]	; (800cd94 <low_level_output+0x138>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd60:	3314      	adds	r3, #20
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f003 0320 	and.w	r3, r3, #32
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d00d      	beq.n	800cd88 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800cd6c:	4b09      	ldr	r3, [pc, #36]	; (800cd94 <low_level_output+0x138>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd74:	3314      	adds	r3, #20
 800cd76:	2220      	movs	r2, #32
 800cd78:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800cd7a:	4b06      	ldr	r3, [pc, #24]	; (800cd94 <low_level_output+0x138>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd82:	3304      	adds	r3, #4
 800cd84:	2200      	movs	r2, #0
 800cd86:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800cd88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3728      	adds	r7, #40	; 0x28
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	20002ea8 	.word	0x20002ea8

0800cd98 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b082      	sub	sp, #8
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d106      	bne.n	800cdb4 <ethernetif_init+0x1c>
 800cda6:	4b0e      	ldr	r3, [pc, #56]	; (800cde0 <ethernetif_init+0x48>)
 800cda8:	f240 221b 	movw	r2, #539	; 0x21b
 800cdac:	490d      	ldr	r1, [pc, #52]	; (800cde4 <ethernetif_init+0x4c>)
 800cdae:	480e      	ldr	r0, [pc, #56]	; (800cde8 <ethernetif_init+0x50>)
 800cdb0:	f007 f868 	bl	8013e84 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2273      	movs	r2, #115	; 0x73
 800cdb8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2274      	movs	r2, #116	; 0x74
 800cdc0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	4a09      	ldr	r2, [pc, #36]	; (800cdec <ethernetif_init+0x54>)
 800cdc8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	4a08      	ldr	r2, [pc, #32]	; (800cdf0 <ethernetif_init+0x58>)
 800cdce:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f7ff fe95 	bl	800cb00 <low_level_init>

  return ERR_OK;
 800cdd6:	2300      	movs	r3, #0
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3708      	adds	r7, #8
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}
 800cde0:	08016024 	.word	0x08016024
 800cde4:	08016040 	.word	0x08016040
 800cde8:	08016050 	.word	0x08016050
 800cdec:	08010b01 	.word	0x08010b01
 800cdf0:	0800cc5d 	.word	0x0800cc5d

0800cdf4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800cdf8:	f7f5 fdae 	bl	8002958 <HAL_GetTick>
 800cdfc:	4603      	mov	r3, r0
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	bd80      	pop	{r7, pc}
	...

0800ce04 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b084      	sub	sp, #16
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800ce10:	2300      	movs	r3, #0
 800ce12:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ce1a:	089b      	lsrs	r3, r3, #2
 800ce1c:	f003 0301 	and.w	r3, r3, #1
 800ce20:	b2db      	uxtb	r3, r3
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d05d      	beq.n	800cee2 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800ce26:	4b34      	ldr	r3, [pc, #208]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ce28:	685b      	ldr	r3, [r3, #4]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d03f      	beq.n	800ceae <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800ce2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ce32:	2100      	movs	r1, #0
 800ce34:	4830      	ldr	r0, [pc, #192]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ce36:	f7f7 ff4f 	bl	8004cd8 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800ce3a:	f7f5 fd8d 	bl	8002958 <HAL_GetTick>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800ce42:	f107 0308 	add.w	r3, r7, #8
 800ce46:	461a      	mov	r2, r3
 800ce48:	2101      	movs	r1, #1
 800ce4a:	482b      	ldr	r0, [pc, #172]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ce4c:	f7f7 fedc 	bl	8004c08 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800ce50:	f7f5 fd82 	bl	8002958 <HAL_GetTick>
 800ce54:	4602      	mov	r2, r0
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	1ad3      	subs	r3, r2, r3
 800ce5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ce5e:	d828      	bhi.n	800ceb2 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	f003 0320 	and.w	r3, r3, #32
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d0eb      	beq.n	800ce42 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800ce6a:	f107 0308 	add.w	r3, r7, #8
 800ce6e:	461a      	mov	r2, r3
 800ce70:	211f      	movs	r1, #31
 800ce72:	4821      	ldr	r0, [pc, #132]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ce74:	f7f7 fec8 	bl	8004c08 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	f003 0310 	and.w	r3, r3, #16
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d004      	beq.n	800ce8c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ce82:	4b1d      	ldr	r3, [pc, #116]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ce84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ce88:	60da      	str	r2, [r3, #12]
 800ce8a:	e002      	b.n	800ce92 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800ce8c:	4b1a      	ldr	r3, [pc, #104]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ce8e:	2200      	movs	r2, #0
 800ce90:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	f003 0304 	and.w	r3, r3, #4
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d003      	beq.n	800cea4 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800ce9c:	4b16      	ldr	r3, [pc, #88]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ce9e:	2200      	movs	r2, #0
 800cea0:	609a      	str	r2, [r3, #8]
 800cea2:	e016      	b.n	800ced2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800cea4:	4b14      	ldr	r3, [pc, #80]	; (800cef8 <ethernetif_update_config+0xf4>)
 800cea6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ceaa:	609a      	str	r2, [r3, #8]
 800ceac:	e011      	b.n	800ced2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800ceae:	bf00      	nop
 800ceb0:	e000      	b.n	800ceb4 <ethernetif_update_config+0xb0>
          goto error;
 800ceb2:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800ceb4:	4b10      	ldr	r3, [pc, #64]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ceb6:	68db      	ldr	r3, [r3, #12]
 800ceb8:	08db      	lsrs	r3, r3, #3
 800ceba:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800cebc:	4b0e      	ldr	r3, [pc, #56]	; (800cef8 <ethernetif_update_config+0xf4>)
 800cebe:	689b      	ldr	r3, [r3, #8]
 800cec0:	085b      	lsrs	r3, r3, #1
 800cec2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800cec4:	4313      	orrs	r3, r2
 800cec6:	b29b      	uxth	r3, r3
 800cec8:	461a      	mov	r2, r3
 800ceca:	2100      	movs	r1, #0
 800cecc:	480a      	ldr	r0, [pc, #40]	; (800cef8 <ethernetif_update_config+0xf4>)
 800cece:	f7f7 ff03 	bl	8004cd8 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800ced2:	2100      	movs	r1, #0
 800ced4:	4808      	ldr	r0, [pc, #32]	; (800cef8 <ethernetif_update_config+0xf4>)
 800ced6:	f7f7 ffc3 	bl	8004e60 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800ceda:	4807      	ldr	r0, [pc, #28]	; (800cef8 <ethernetif_update_config+0xf4>)
 800cedc:	f7f7 ff62 	bl	8004da4 <HAL_ETH_Start>
 800cee0:	e002      	b.n	800cee8 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800cee2:	4805      	ldr	r0, [pc, #20]	; (800cef8 <ethernetif_update_config+0xf4>)
 800cee4:	f7f7 ff8d 	bl	8004e02 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 f807 	bl	800cefc <ethernetif_notify_conn_changed>
}
 800ceee:	bf00      	nop
 800cef0:	3710      	adds	r7, #16
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}
 800cef6:	bf00      	nop
 800cef8:	20002ea8 	.word	0x20002ea8

0800cefc <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800cefc:	b480      	push	{r7}
 800cefe:	b083      	sub	sp, #12
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800cf04:	bf00      	nop
 800cf06:	370c      	adds	r7, #12
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	bc80      	pop	{r7}
 800cf0c:	4770      	bx	lr

0800cf0e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cf0e:	b580      	push	{r7, lr}
 800cf10:	b084      	sub	sp, #16
 800cf12:	af00      	add	r7, sp, #0
 800cf14:	6078      	str	r0, [r7, #4]
 800cf16:	460b      	mov	r3, r1
 800cf18:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	7c1b      	ldrb	r3, [r3, #16]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d115      	bne.n	800cf52 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cf26:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cf2a:	2202      	movs	r2, #2
 800cf2c:	2181      	movs	r1, #129	; 0x81
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f006 f905 	bl	801313e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	2201      	movs	r2, #1
 800cf38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cf3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cf3e:	2202      	movs	r2, #2
 800cf40:	2101      	movs	r1, #1
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f006 f8fb 	bl	801313e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800cf50:	e012      	b.n	800cf78 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cf52:	2340      	movs	r3, #64	; 0x40
 800cf54:	2202      	movs	r2, #2
 800cf56:	2181      	movs	r1, #129	; 0x81
 800cf58:	6878      	ldr	r0, [r7, #4]
 800cf5a:	f006 f8f0 	bl	801313e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	2201      	movs	r2, #1
 800cf62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cf64:	2340      	movs	r3, #64	; 0x40
 800cf66:	2202      	movs	r2, #2
 800cf68:	2101      	movs	r1, #1
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	f006 f8e7 	bl	801313e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2201      	movs	r2, #1
 800cf74:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cf78:	2308      	movs	r3, #8
 800cf7a:	2203      	movs	r2, #3
 800cf7c:	2182      	movs	r1, #130	; 0x82
 800cf7e:	6878      	ldr	r0, [r7, #4]
 800cf80:	f006 f8dd 	bl	801313e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2201      	movs	r2, #1
 800cf88:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cf8a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800cf8e:	f006 fa51 	bl	8013434 <malloc>
 800cf92:	4603      	mov	r3, r0
 800cf94:	461a      	mov	r2, r3
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d102      	bne.n	800cfac <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	73fb      	strb	r3, [r7, #15]
 800cfaa:	e026      	b.n	800cffa <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cfb2:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800cfbe:	68bb      	ldr	r3, [r7, #8]
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800cfc6:	68bb      	ldr	r3, [r7, #8]
 800cfc8:	2200      	movs	r2, #0
 800cfca:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	7c1b      	ldrb	r3, [r3, #16]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d109      	bne.n	800cfea <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cfdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cfe0:	2101      	movs	r1, #1
 800cfe2:	6878      	ldr	r0, [r7, #4]
 800cfe4:	f006 f99b 	bl	801331e <USBD_LL_PrepareReceive>
 800cfe8:	e007      	b.n	800cffa <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cfea:	68bb      	ldr	r3, [r7, #8]
 800cfec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cff0:	2340      	movs	r3, #64	; 0x40
 800cff2:	2101      	movs	r1, #1
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f006 f992 	bl	801331e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800cffa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3710      	adds	r7, #16
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b084      	sub	sp, #16
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
 800d00c:	460b      	mov	r3, r1
 800d00e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d010:	2300      	movs	r3, #0
 800d012:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d014:	2181      	movs	r1, #129	; 0x81
 800d016:	6878      	ldr	r0, [r7, #4]
 800d018:	f006 f8b7 	bl	801318a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2200      	movs	r2, #0
 800d020:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d022:	2101      	movs	r1, #1
 800d024:	6878      	ldr	r0, [r7, #4]
 800d026:	f006 f8b0 	bl	801318a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2200      	movs	r2, #0
 800d02e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d032:	2182      	movs	r1, #130	; 0x82
 800d034:	6878      	ldr	r0, [r7, #4]
 800d036:	f006 f8a8 	bl	801318a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2200      	movs	r2, #0
 800d03e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d046:	2b00      	cmp	r3, #0
 800d048:	d00e      	beq.n	800d068 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d050:	685b      	ldr	r3, [r3, #4]
 800d052:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d05a:	4618      	mov	r0, r3
 800d05c:	f006 f9f2 	bl	8013444 <free>
    pdev->pClassData = NULL;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2200      	movs	r2, #0
 800d064:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800d068:	7bfb      	ldrb	r3, [r7, #15]
}
 800d06a:	4618      	mov	r0, r3
 800d06c:	3710      	adds	r7, #16
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}

0800d072 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d072:	b580      	push	{r7, lr}
 800d074:	b086      	sub	sp, #24
 800d076:	af00      	add	r7, sp, #0
 800d078:	6078      	str	r0, [r7, #4]
 800d07a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d082:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d084:	2300      	movs	r3, #0
 800d086:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800d088:	2300      	movs	r3, #0
 800d08a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800d08c:	2300      	movs	r3, #0
 800d08e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d039      	beq.n	800d110 <USBD_CDC_Setup+0x9e>
 800d09c:	2b20      	cmp	r3, #32
 800d09e:	d17c      	bne.n	800d19a <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800d0a0:	683b      	ldr	r3, [r7, #0]
 800d0a2:	88db      	ldrh	r3, [r3, #6]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d029      	beq.n	800d0fc <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	781b      	ldrb	r3, [r3, #0]
 800d0ac:	b25b      	sxtb	r3, r3
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	da11      	bge.n	800d0d6 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d0b8:	689b      	ldr	r3, [r3, #8]
 800d0ba:	683a      	ldr	r2, [r7, #0]
 800d0bc:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800d0be:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d0c0:	683a      	ldr	r2, [r7, #0]
 800d0c2:	88d2      	ldrh	r2, [r2, #6]
 800d0c4:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d0c6:	6939      	ldr	r1, [r7, #16]
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	88db      	ldrh	r3, [r3, #6]
 800d0cc:	461a      	mov	r2, r3
 800d0ce:	6878      	ldr	r0, [r7, #4]
 800d0d0:	f001 fa32 	bl	800e538 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800d0d4:	e068      	b.n	800d1a8 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	785a      	ldrb	r2, [r3, #1]
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	88db      	ldrh	r3, [r3, #6]
 800d0e4:	b2da      	uxtb	r2, r3
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d0ec:	6939      	ldr	r1, [r7, #16]
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	88db      	ldrh	r3, [r3, #6]
 800d0f2:	461a      	mov	r2, r3
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f001 fa4d 	bl	800e594 <USBD_CtlPrepareRx>
      break;
 800d0fa:	e055      	b.n	800d1a8 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d102:	689b      	ldr	r3, [r3, #8]
 800d104:	683a      	ldr	r2, [r7, #0]
 800d106:	7850      	ldrb	r0, [r2, #1]
 800d108:	2200      	movs	r2, #0
 800d10a:	6839      	ldr	r1, [r7, #0]
 800d10c:	4798      	blx	r3
      break;
 800d10e:	e04b      	b.n	800d1a8 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d110:	683b      	ldr	r3, [r7, #0]
 800d112:	785b      	ldrb	r3, [r3, #1]
 800d114:	2b0a      	cmp	r3, #10
 800d116:	d017      	beq.n	800d148 <USBD_CDC_Setup+0xd6>
 800d118:	2b0b      	cmp	r3, #11
 800d11a:	d029      	beq.n	800d170 <USBD_CDC_Setup+0xfe>
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d133      	bne.n	800d188 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d126:	2b03      	cmp	r3, #3
 800d128:	d107      	bne.n	800d13a <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800d12a:	f107 030c 	add.w	r3, r7, #12
 800d12e:	2202      	movs	r2, #2
 800d130:	4619      	mov	r1, r3
 800d132:	6878      	ldr	r0, [r7, #4]
 800d134:	f001 fa00 	bl	800e538 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d138:	e02e      	b.n	800d198 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800d13a:	6839      	ldr	r1, [r7, #0]
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f001 f991 	bl	800e464 <USBD_CtlError>
            ret = USBD_FAIL;
 800d142:	2302      	movs	r3, #2
 800d144:	75fb      	strb	r3, [r7, #23]
          break;
 800d146:	e027      	b.n	800d198 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d14e:	2b03      	cmp	r3, #3
 800d150:	d107      	bne.n	800d162 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800d152:	f107 030f 	add.w	r3, r7, #15
 800d156:	2201      	movs	r2, #1
 800d158:	4619      	mov	r1, r3
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f001 f9ec 	bl	800e538 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d160:	e01a      	b.n	800d198 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800d162:	6839      	ldr	r1, [r7, #0]
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f001 f97d 	bl	800e464 <USBD_CtlError>
            ret = USBD_FAIL;
 800d16a:	2302      	movs	r3, #2
 800d16c:	75fb      	strb	r3, [r7, #23]
          break;
 800d16e:	e013      	b.n	800d198 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d176:	2b03      	cmp	r3, #3
 800d178:	d00d      	beq.n	800d196 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800d17a:	6839      	ldr	r1, [r7, #0]
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f001 f971 	bl	800e464 <USBD_CtlError>
            ret = USBD_FAIL;
 800d182:	2302      	movs	r3, #2
 800d184:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d186:	e006      	b.n	800d196 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800d188:	6839      	ldr	r1, [r7, #0]
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f001 f96a 	bl	800e464 <USBD_CtlError>
          ret = USBD_FAIL;
 800d190:	2302      	movs	r3, #2
 800d192:	75fb      	strb	r3, [r7, #23]
          break;
 800d194:	e000      	b.n	800d198 <USBD_CDC_Setup+0x126>
          break;
 800d196:	bf00      	nop
      }
      break;
 800d198:	e006      	b.n	800d1a8 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800d19a:	6839      	ldr	r1, [r7, #0]
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f001 f961 	bl	800e464 <USBD_CtlError>
      ret = USBD_FAIL;
 800d1a2:	2302      	movs	r3, #2
 800d1a4:	75fb      	strb	r3, [r7, #23]
      break;
 800d1a6:	bf00      	nop
  }

  return ret;
 800d1a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	3718      	adds	r7, #24
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	bd80      	pop	{r7, pc}

0800d1b2 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d1b2:	b580      	push	{r7, lr}
 800d1b4:	b084      	sub	sp, #16
 800d1b6:	af00      	add	r7, sp, #0
 800d1b8:	6078      	str	r0, [r7, #4]
 800d1ba:	460b      	mov	r3, r1
 800d1bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1c4:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d1cc:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d03a      	beq.n	800d24e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d1d8:	78fa      	ldrb	r2, [r7, #3]
 800d1da:	6879      	ldr	r1, [r7, #4]
 800d1dc:	4613      	mov	r3, r2
 800d1de:	009b      	lsls	r3, r3, #2
 800d1e0:	4413      	add	r3, r2
 800d1e2:	009b      	lsls	r3, r3, #2
 800d1e4:	440b      	add	r3, r1
 800d1e6:	331c      	adds	r3, #28
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d029      	beq.n	800d242 <USBD_CDC_DataIn+0x90>
 800d1ee:	78fa      	ldrb	r2, [r7, #3]
 800d1f0:	6879      	ldr	r1, [r7, #4]
 800d1f2:	4613      	mov	r3, r2
 800d1f4:	009b      	lsls	r3, r3, #2
 800d1f6:	4413      	add	r3, r2
 800d1f8:	009b      	lsls	r3, r3, #2
 800d1fa:	440b      	add	r3, r1
 800d1fc:	331c      	adds	r3, #28
 800d1fe:	681a      	ldr	r2, [r3, #0]
 800d200:	78f9      	ldrb	r1, [r7, #3]
 800d202:	68b8      	ldr	r0, [r7, #8]
 800d204:	460b      	mov	r3, r1
 800d206:	00db      	lsls	r3, r3, #3
 800d208:	1a5b      	subs	r3, r3, r1
 800d20a:	009b      	lsls	r3, r3, #2
 800d20c:	4403      	add	r3, r0
 800d20e:	3344      	adds	r3, #68	; 0x44
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	fbb2 f1f3 	udiv	r1, r2, r3
 800d216:	fb03 f301 	mul.w	r3, r3, r1
 800d21a:	1ad3      	subs	r3, r2, r3
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d110      	bne.n	800d242 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d220:	78fa      	ldrb	r2, [r7, #3]
 800d222:	6879      	ldr	r1, [r7, #4]
 800d224:	4613      	mov	r3, r2
 800d226:	009b      	lsls	r3, r3, #2
 800d228:	4413      	add	r3, r2
 800d22a:	009b      	lsls	r3, r3, #2
 800d22c:	440b      	add	r3, r1
 800d22e:	331c      	adds	r3, #28
 800d230:	2200      	movs	r2, #0
 800d232:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d234:	78f9      	ldrb	r1, [r7, #3]
 800d236:	2300      	movs	r3, #0
 800d238:	2200      	movs	r2, #0
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f006 f84c 	bl	80132d8 <USBD_LL_Transmit>
 800d240:	e003      	b.n	800d24a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2200      	movs	r2, #0
 800d246:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800d24a:	2300      	movs	r3, #0
 800d24c:	e000      	b.n	800d250 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800d24e:	2302      	movs	r3, #2
  }
}
 800d250:	4618      	mov	r0, r3
 800d252:	3710      	adds	r7, #16
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}

0800d258 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b084      	sub	sp, #16
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
 800d260:	460b      	mov	r3, r1
 800d262:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d26a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d26c:	78fb      	ldrb	r3, [r7, #3]
 800d26e:	4619      	mov	r1, r3
 800d270:	6878      	ldr	r0, [r7, #4]
 800d272:	f006 f877 	bl	8013364 <USBD_LL_GetRxDataSize>
 800d276:	4602      	mov	r2, r0
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d284:	2b00      	cmp	r3, #0
 800d286:	d00d      	beq.n	800d2a4 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d28e:	68db      	ldr	r3, [r3, #12]
 800d290:	68fa      	ldr	r2, [r7, #12]
 800d292:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d296:	68fa      	ldr	r2, [r7, #12]
 800d298:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d29c:	4611      	mov	r1, r2
 800d29e:	4798      	blx	r3

    return USBD_OK;
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	e000      	b.n	800d2a6 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800d2a4:	2302      	movs	r3, #2
  }
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3710      	adds	r7, #16
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}

0800d2ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d2ae:	b580      	push	{r7, lr}
 800d2b0:	b084      	sub	sp, #16
 800d2b2:	af00      	add	r7, sp, #0
 800d2b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d2bc:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d015      	beq.n	800d2f4 <USBD_CDC_EP0_RxReady+0x46>
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d2ce:	2bff      	cmp	r3, #255	; 0xff
 800d2d0:	d010      	beq.n	800d2f4 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2d8:	689b      	ldr	r3, [r3, #8]
 800d2da:	68fa      	ldr	r2, [r7, #12]
 800d2dc:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800d2e0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d2e2:	68fa      	ldr	r2, [r7, #12]
 800d2e4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d2e8:	b292      	uxth	r2, r2
 800d2ea:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	22ff      	movs	r2, #255	; 0xff
 800d2f0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800d2f4:	2300      	movs	r3, #0
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	3710      	adds	r7, #16
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	bd80      	pop	{r7, pc}
	...

0800d300 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d300:	b480      	push	{r7}
 800d302:	b083      	sub	sp, #12
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2243      	movs	r2, #67	; 0x43
 800d30c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d30e:	4b03      	ldr	r3, [pc, #12]	; (800d31c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d310:	4618      	mov	r0, r3
 800d312:	370c      	adds	r7, #12
 800d314:	46bd      	mov	sp, r7
 800d316:	bc80      	pop	{r7}
 800d318:	4770      	bx	lr
 800d31a:	bf00      	nop
 800d31c:	20000098 	.word	0x20000098

0800d320 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d320:	b480      	push	{r7}
 800d322:	b083      	sub	sp, #12
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2243      	movs	r2, #67	; 0x43
 800d32c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d32e:	4b03      	ldr	r3, [pc, #12]	; (800d33c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d330:	4618      	mov	r0, r3
 800d332:	370c      	adds	r7, #12
 800d334:	46bd      	mov	sp, r7
 800d336:	bc80      	pop	{r7}
 800d338:	4770      	bx	lr
 800d33a:	bf00      	nop
 800d33c:	20000054 	.word	0x20000054

0800d340 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d340:	b480      	push	{r7}
 800d342:	b083      	sub	sp, #12
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2243      	movs	r2, #67	; 0x43
 800d34c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d34e:	4b03      	ldr	r3, [pc, #12]	; (800d35c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d350:	4618      	mov	r0, r3
 800d352:	370c      	adds	r7, #12
 800d354:	46bd      	mov	sp, r7
 800d356:	bc80      	pop	{r7}
 800d358:	4770      	bx	lr
 800d35a:	bf00      	nop
 800d35c:	200000dc 	.word	0x200000dc

0800d360 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d360:	b480      	push	{r7}
 800d362:	b083      	sub	sp, #12
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	220a      	movs	r2, #10
 800d36c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d36e:	4b03      	ldr	r3, [pc, #12]	; (800d37c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d370:	4618      	mov	r0, r3
 800d372:	370c      	adds	r7, #12
 800d374:	46bd      	mov	sp, r7
 800d376:	bc80      	pop	{r7}
 800d378:	4770      	bx	lr
 800d37a:	bf00      	nop
 800d37c:	20000010 	.word	0x20000010

0800d380 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800d380:	b480      	push	{r7}
 800d382:	b085      	sub	sp, #20
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
 800d388:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d38a:	2302      	movs	r3, #2
 800d38c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d005      	beq.n	800d3a0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	683a      	ldr	r2, [r7, #0]
 800d398:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800d39c:	2300      	movs	r3, #0
 800d39e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d3a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	3714      	adds	r7, #20
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	bc80      	pop	{r7}
 800d3aa:	4770      	bx	lr

0800d3ac <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b087      	sub	sp, #28
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	60f8      	str	r0, [r7, #12]
 800d3b4:	60b9      	str	r1, [r7, #8]
 800d3b6:	4613      	mov	r3, r2
 800d3b8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d3c0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d3c2:	697b      	ldr	r3, [r7, #20]
 800d3c4:	68ba      	ldr	r2, [r7, #8]
 800d3c6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d3ca:	88fa      	ldrh	r2, [r7, #6]
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800d3d2:	2300      	movs	r3, #0
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	371c      	adds	r7, #28
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bc80      	pop	{r7}
 800d3dc:	4770      	bx	lr

0800d3de <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800d3de:	b480      	push	{r7}
 800d3e0:	b085      	sub	sp, #20
 800d3e2:	af00      	add	r7, sp, #0
 800d3e4:	6078      	str	r0, [r7, #4]
 800d3e6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d3ee:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	683a      	ldr	r2, [r7, #0]
 800d3f4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800d3f8:	2300      	movs	r3, #0
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3714      	adds	r7, #20
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bc80      	pop	{r7}
 800d402:	4770      	bx	lr

0800d404 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b084      	sub	sp, #16
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d412:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d01c      	beq.n	800d458 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d424:	2b00      	cmp	r3, #0
 800d426:	d115      	bne.n	800d454 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	2201      	movs	r2, #1
 800d42c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d446:	b29b      	uxth	r3, r3
 800d448:	2181      	movs	r1, #129	; 0x81
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f005 ff44 	bl	80132d8 <USBD_LL_Transmit>

      return USBD_OK;
 800d450:	2300      	movs	r3, #0
 800d452:	e002      	b.n	800d45a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800d454:	2301      	movs	r3, #1
 800d456:	e000      	b.n	800d45a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800d458:	2302      	movs	r3, #2
  }
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d462:	b580      	push	{r7, lr}
 800d464:	b084      	sub	sp, #16
 800d466:	af00      	add	r7, sp, #0
 800d468:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d470:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d017      	beq.n	800d4ac <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	7c1b      	ldrb	r3, [r3, #16]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d109      	bne.n	800d498 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d48a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d48e:	2101      	movs	r1, #1
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	f005 ff44 	bl	801331e <USBD_LL_PrepareReceive>
 800d496:	e007      	b.n	800d4a8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d49e:	2340      	movs	r3, #64	; 0x40
 800d4a0:	2101      	movs	r1, #1
 800d4a2:	6878      	ldr	r0, [r7, #4]
 800d4a4:	f005 ff3b 	bl	801331e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	e000      	b.n	800d4ae <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800d4ac:	2302      	movs	r3, #2
  }
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	3710      	adds	r7, #16
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}

0800d4b6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d4b6:	b580      	push	{r7, lr}
 800d4b8:	b084      	sub	sp, #16
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	60f8      	str	r0, [r7, #12]
 800d4be:	60b9      	str	r1, [r7, #8]
 800d4c0:	4613      	mov	r3, r2
 800d4c2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d101      	bne.n	800d4ce <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d4ca:	2302      	movs	r3, #2
 800d4cc:	e01a      	b.n	800d504 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d003      	beq.n	800d4e0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	2200      	movs	r2, #0
 800d4dc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d003      	beq.n	800d4ee <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	68ba      	ldr	r2, [r7, #8]
 800d4ea:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	79fa      	ldrb	r2, [r7, #7]
 800d4fa:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d4fc:	68f8      	ldr	r0, [r7, #12]
 800d4fe:	f005 fdb9 	bl	8013074 <USBD_LL_Init>

  return USBD_OK;
 800d502:	2300      	movs	r3, #0
}
 800d504:	4618      	mov	r0, r3
 800d506:	3710      	adds	r7, #16
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}

0800d50c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b085      	sub	sp, #20
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800d516:	2300      	movs	r3, #0
 800d518:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d006      	beq.n	800d52e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	683a      	ldr	r2, [r7, #0]
 800d524:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800d528:	2300      	movs	r3, #0
 800d52a:	73fb      	strb	r3, [r7, #15]
 800d52c:	e001      	b.n	800d532 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d52e:	2302      	movs	r3, #2
 800d530:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d532:	7bfb      	ldrb	r3, [r7, #15]
}
 800d534:	4618      	mov	r0, r3
 800d536:	3714      	adds	r7, #20
 800d538:	46bd      	mov	sp, r7
 800d53a:	bc80      	pop	{r7}
 800d53c:	4770      	bx	lr

0800d53e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d53e:	b580      	push	{r7, lr}
 800d540:	b082      	sub	sp, #8
 800d542:	af00      	add	r7, sp, #0
 800d544:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f005 fdde 	bl	8013108 <USBD_LL_Start>

  return USBD_OK;
 800d54c:	2300      	movs	r3, #0
}
 800d54e:	4618      	mov	r0, r3
 800d550:	3708      	adds	r7, #8
 800d552:	46bd      	mov	sp, r7
 800d554:	bd80      	pop	{r7, pc}

0800d556 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d556:	b480      	push	{r7}
 800d558:	b083      	sub	sp, #12
 800d55a:	af00      	add	r7, sp, #0
 800d55c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d55e:	2300      	movs	r3, #0
}
 800d560:	4618      	mov	r0, r3
 800d562:	370c      	adds	r7, #12
 800d564:	46bd      	mov	sp, r7
 800d566:	bc80      	pop	{r7}
 800d568:	4770      	bx	lr

0800d56a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d56a:	b580      	push	{r7, lr}
 800d56c:	b084      	sub	sp, #16
 800d56e:	af00      	add	r7, sp, #0
 800d570:	6078      	str	r0, [r7, #4]
 800d572:	460b      	mov	r3, r1
 800d574:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d576:	2302      	movs	r3, #2
 800d578:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d580:	2b00      	cmp	r3, #0
 800d582:	d00c      	beq.n	800d59e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	78fa      	ldrb	r2, [r7, #3]
 800d58e:	4611      	mov	r1, r2
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	4798      	blx	r3
 800d594:	4603      	mov	r3, r0
 800d596:	2b00      	cmp	r3, #0
 800d598:	d101      	bne.n	800d59e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800d59a:	2300      	movs	r3, #0
 800d59c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800d59e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	3710      	adds	r7, #16
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}

0800d5a8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d5ba:	685b      	ldr	r3, [r3, #4]
 800d5bc:	78fa      	ldrb	r2, [r7, #3]
 800d5be:	4611      	mov	r1, r2
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	4798      	blx	r3

  return USBD_OK;
 800d5c4:	2300      	movs	r3, #0
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3708      	adds	r7, #8
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}

0800d5ce <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d5ce:	b580      	push	{r7, lr}
 800d5d0:	b082      	sub	sp, #8
 800d5d2:	af00      	add	r7, sp, #0
 800d5d4:	6078      	str	r0, [r7, #4]
 800d5d6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d5de:	6839      	ldr	r1, [r7, #0]
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	f000 ff03 	bl	800e3ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2201      	movs	r2, #1
 800d5ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800d602:	f003 031f 	and.w	r3, r3, #31
 800d606:	2b01      	cmp	r3, #1
 800d608:	d00c      	beq.n	800d624 <USBD_LL_SetupStage+0x56>
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d302      	bcc.n	800d614 <USBD_LL_SetupStage+0x46>
 800d60e:	2b02      	cmp	r3, #2
 800d610:	d010      	beq.n	800d634 <USBD_LL_SetupStage+0x66>
 800d612:	e017      	b.n	800d644 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d61a:	4619      	mov	r1, r3
 800d61c:	6878      	ldr	r0, [r7, #4]
 800d61e:	f000 fa03 	bl	800da28 <USBD_StdDevReq>
      break;
 800d622:	e01a      	b.n	800d65a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d62a:	4619      	mov	r1, r3
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f000 fa65 	bl	800dafc <USBD_StdItfReq>
      break;
 800d632:	e012      	b.n	800d65a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d63a:	4619      	mov	r1, r3
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f000 faa3 	bl	800db88 <USBD_StdEPReq>
      break;
 800d642:	e00a      	b.n	800d65a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800d64a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d64e:	b2db      	uxtb	r3, r3
 800d650:	4619      	mov	r1, r3
 800d652:	6878      	ldr	r0, [r7, #4]
 800d654:	f005 fdb8 	bl	80131c8 <USBD_LL_StallEP>
      break;
 800d658:	bf00      	nop
  }

  return USBD_OK;
 800d65a:	2300      	movs	r3, #0
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3708      	adds	r7, #8
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}

0800d664 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b086      	sub	sp, #24
 800d668:	af00      	add	r7, sp, #0
 800d66a:	60f8      	str	r0, [r7, #12]
 800d66c:	460b      	mov	r3, r1
 800d66e:	607a      	str	r2, [r7, #4]
 800d670:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d672:	7afb      	ldrb	r3, [r7, #11]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d14b      	bne.n	800d710 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d67e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d686:	2b03      	cmp	r3, #3
 800d688:	d134      	bne.n	800d6f4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800d68a:	697b      	ldr	r3, [r7, #20]
 800d68c:	68da      	ldr	r2, [r3, #12]
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	691b      	ldr	r3, [r3, #16]
 800d692:	429a      	cmp	r2, r3
 800d694:	d919      	bls.n	800d6ca <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	68da      	ldr	r2, [r3, #12]
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	691b      	ldr	r3, [r3, #16]
 800d69e:	1ad2      	subs	r2, r2, r3
 800d6a0:	697b      	ldr	r3, [r7, #20]
 800d6a2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d6a4:	697b      	ldr	r3, [r7, #20]
 800d6a6:	68da      	ldr	r2, [r3, #12]
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d6ac:	429a      	cmp	r2, r3
 800d6ae:	d203      	bcs.n	800d6b8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800d6b4:	b29b      	uxth	r3, r3
 800d6b6:	e002      	b.n	800d6be <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d6bc:	b29b      	uxth	r3, r3
 800d6be:	461a      	mov	r2, r3
 800d6c0:	6879      	ldr	r1, [r7, #4]
 800d6c2:	68f8      	ldr	r0, [r7, #12]
 800d6c4:	f000 ff84 	bl	800e5d0 <USBD_CtlContinueRx>
 800d6c8:	e038      	b.n	800d73c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d6d0:	691b      	ldr	r3, [r3, #16]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d00a      	beq.n	800d6ec <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d6dc:	2b03      	cmp	r3, #3
 800d6de:	d105      	bne.n	800d6ec <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d6e6:	691b      	ldr	r3, [r3, #16]
 800d6e8:	68f8      	ldr	r0, [r7, #12]
 800d6ea:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800d6ec:	68f8      	ldr	r0, [r7, #12]
 800d6ee:	f000 ff81 	bl	800e5f4 <USBD_CtlSendStatus>
 800d6f2:	e023      	b.n	800d73c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d6fa:	2b05      	cmp	r3, #5
 800d6fc:	d11e      	bne.n	800d73c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	2200      	movs	r2, #0
 800d702:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800d706:	2100      	movs	r1, #0
 800d708:	68f8      	ldr	r0, [r7, #12]
 800d70a:	f005 fd5d 	bl	80131c8 <USBD_LL_StallEP>
 800d70e:	e015      	b.n	800d73c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d716:	699b      	ldr	r3, [r3, #24]
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d00d      	beq.n	800d738 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800d722:	2b03      	cmp	r3, #3
 800d724:	d108      	bne.n	800d738 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d72c:	699b      	ldr	r3, [r3, #24]
 800d72e:	7afa      	ldrb	r2, [r7, #11]
 800d730:	4611      	mov	r1, r2
 800d732:	68f8      	ldr	r0, [r7, #12]
 800d734:	4798      	blx	r3
 800d736:	e001      	b.n	800d73c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d738:	2302      	movs	r3, #2
 800d73a:	e000      	b.n	800d73e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800d73c:	2300      	movs	r3, #0
}
 800d73e:	4618      	mov	r0, r3
 800d740:	3718      	adds	r7, #24
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}

0800d746 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d746:	b580      	push	{r7, lr}
 800d748:	b086      	sub	sp, #24
 800d74a:	af00      	add	r7, sp, #0
 800d74c:	60f8      	str	r0, [r7, #12]
 800d74e:	460b      	mov	r3, r1
 800d750:	607a      	str	r2, [r7, #4]
 800d752:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d754:	7afb      	ldrb	r3, [r7, #11]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d17f      	bne.n	800d85a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	3314      	adds	r3, #20
 800d75e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d766:	2b02      	cmp	r3, #2
 800d768:	d15c      	bne.n	800d824 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	68da      	ldr	r2, [r3, #12]
 800d76e:	697b      	ldr	r3, [r7, #20]
 800d770:	691b      	ldr	r3, [r3, #16]
 800d772:	429a      	cmp	r2, r3
 800d774:	d915      	bls.n	800d7a2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	68da      	ldr	r2, [r3, #12]
 800d77a:	697b      	ldr	r3, [r7, #20]
 800d77c:	691b      	ldr	r3, [r3, #16]
 800d77e:	1ad2      	subs	r2, r2, r3
 800d780:	697b      	ldr	r3, [r7, #20]
 800d782:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	68db      	ldr	r3, [r3, #12]
 800d788:	b29b      	uxth	r3, r3
 800d78a:	461a      	mov	r2, r3
 800d78c:	6879      	ldr	r1, [r7, #4]
 800d78e:	68f8      	ldr	r0, [r7, #12]
 800d790:	f000 feee 	bl	800e570 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d794:	2300      	movs	r3, #0
 800d796:	2200      	movs	r2, #0
 800d798:	2100      	movs	r1, #0
 800d79a:	68f8      	ldr	r0, [r7, #12]
 800d79c:	f005 fdbf 	bl	801331e <USBD_LL_PrepareReceive>
 800d7a0:	e04e      	b.n	800d840 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	689b      	ldr	r3, [r3, #8]
 800d7a6:	697a      	ldr	r2, [r7, #20]
 800d7a8:	6912      	ldr	r2, [r2, #16]
 800d7aa:	fbb3 f1f2 	udiv	r1, r3, r2
 800d7ae:	fb02 f201 	mul.w	r2, r2, r1
 800d7b2:	1a9b      	subs	r3, r3, r2
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d11c      	bne.n	800d7f2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800d7b8:	697b      	ldr	r3, [r7, #20]
 800d7ba:	689a      	ldr	r2, [r3, #8]
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d316      	bcc.n	800d7f2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	689a      	ldr	r2, [r3, #8]
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d7ce:	429a      	cmp	r2, r3
 800d7d0:	d20f      	bcs.n	800d7f2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	2100      	movs	r1, #0
 800d7d6:	68f8      	ldr	r0, [r7, #12]
 800d7d8:	f000 feca 	bl	800e570 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	2100      	movs	r1, #0
 800d7ea:	68f8      	ldr	r0, [r7, #12]
 800d7ec:	f005 fd97 	bl	801331e <USBD_LL_PrepareReceive>
 800d7f0:	e026      	b.n	800d840 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d7f8:	68db      	ldr	r3, [r3, #12]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d00a      	beq.n	800d814 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d804:	2b03      	cmp	r3, #3
 800d806:	d105      	bne.n	800d814 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d80e:	68db      	ldr	r3, [r3, #12]
 800d810:	68f8      	ldr	r0, [r7, #12]
 800d812:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800d814:	2180      	movs	r1, #128	; 0x80
 800d816:	68f8      	ldr	r0, [r7, #12]
 800d818:	f005 fcd6 	bl	80131c8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800d81c:	68f8      	ldr	r0, [r7, #12]
 800d81e:	f000 fefc 	bl	800e61a <USBD_CtlReceiveStatus>
 800d822:	e00d      	b.n	800d840 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d82a:	2b04      	cmp	r3, #4
 800d82c:	d004      	beq.n	800d838 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d834:	2b00      	cmp	r3, #0
 800d836:	d103      	bne.n	800d840 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800d838:	2180      	movs	r1, #128	; 0x80
 800d83a:	68f8      	ldr	r0, [r7, #12]
 800d83c:	f005 fcc4 	bl	80131c8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d846:	2b01      	cmp	r3, #1
 800d848:	d11d      	bne.n	800d886 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800d84a:	68f8      	ldr	r0, [r7, #12]
 800d84c:	f7ff fe83 	bl	800d556 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2200      	movs	r2, #0
 800d854:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d858:	e015      	b.n	800d886 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d860:	695b      	ldr	r3, [r3, #20]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d00d      	beq.n	800d882 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800d86c:	2b03      	cmp	r3, #3
 800d86e:	d108      	bne.n	800d882 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d876:	695b      	ldr	r3, [r3, #20]
 800d878:	7afa      	ldrb	r2, [r7, #11]
 800d87a:	4611      	mov	r1, r2
 800d87c:	68f8      	ldr	r0, [r7, #12]
 800d87e:	4798      	blx	r3
 800d880:	e001      	b.n	800d886 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d882:	2302      	movs	r3, #2
 800d884:	e000      	b.n	800d888 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800d886:	2300      	movs	r3, #0
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3718      	adds	r7, #24
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}

0800d890 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b082      	sub	sp, #8
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d898:	2340      	movs	r3, #64	; 0x40
 800d89a:	2200      	movs	r2, #0
 800d89c:	2100      	movs	r1, #0
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	f005 fc4d 	bl	801313e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2201      	movs	r2, #1
 800d8a8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	2240      	movs	r2, #64	; 0x40
 800d8b0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d8b4:	2340      	movs	r3, #64	; 0x40
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	2180      	movs	r1, #128	; 0x80
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f005 fc3f 	bl	801313e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2201      	movs	r2, #1
 800d8c4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2240      	movs	r2, #64	; 0x40
 800d8ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2200      	movs	r2, #0
 800d8e0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d009      	beq.n	800d908 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d8fa:	685b      	ldr	r3, [r3, #4]
 800d8fc:	687a      	ldr	r2, [r7, #4]
 800d8fe:	6852      	ldr	r2, [r2, #4]
 800d900:	b2d2      	uxtb	r2, r2
 800d902:	4611      	mov	r1, r2
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	4798      	blx	r3
  }

  return USBD_OK;
 800d908:	2300      	movs	r3, #0
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	3708      	adds	r7, #8
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}

0800d912 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d912:	b480      	push	{r7}
 800d914:	b083      	sub	sp, #12
 800d916:	af00      	add	r7, sp, #0
 800d918:	6078      	str	r0, [r7, #4]
 800d91a:	460b      	mov	r3, r1
 800d91c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	78fa      	ldrb	r2, [r7, #3]
 800d922:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d924:	2300      	movs	r3, #0
}
 800d926:	4618      	mov	r0, r3
 800d928:	370c      	adds	r7, #12
 800d92a:	46bd      	mov	sp, r7
 800d92c:	bc80      	pop	{r7}
 800d92e:	4770      	bx	lr

0800d930 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d930:	b480      	push	{r7}
 800d932:	b083      	sub	sp, #12
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2204      	movs	r2, #4
 800d948:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d94c:	2300      	movs	r3, #0
}
 800d94e:	4618      	mov	r0, r3
 800d950:	370c      	adds	r7, #12
 800d952:	46bd      	mov	sp, r7
 800d954:	bc80      	pop	{r7}
 800d956:	4770      	bx	lr

0800d958 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d958:	b480      	push	{r7}
 800d95a:	b083      	sub	sp, #12
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d966:	2b04      	cmp	r3, #4
 800d968:	d105      	bne.n	800d976 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d976:	2300      	movs	r3, #0
}
 800d978:	4618      	mov	r0, r3
 800d97a:	370c      	adds	r7, #12
 800d97c:	46bd      	mov	sp, r7
 800d97e:	bc80      	pop	{r7}
 800d980:	4770      	bx	lr

0800d982 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d982:	b580      	push	{r7, lr}
 800d984:	b082      	sub	sp, #8
 800d986:	af00      	add	r7, sp, #0
 800d988:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d990:	2b03      	cmp	r3, #3
 800d992:	d10b      	bne.n	800d9ac <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d99a:	69db      	ldr	r3, [r3, #28]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d005      	beq.n	800d9ac <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9a6:	69db      	ldr	r3, [r3, #28]
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d9ac:	2300      	movs	r3, #0
}
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	3708      	adds	r7, #8
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}

0800d9b6 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d9b6:	b480      	push	{r7}
 800d9b8:	b083      	sub	sp, #12
 800d9ba:	af00      	add	r7, sp, #0
 800d9bc:	6078      	str	r0, [r7, #4]
 800d9be:	460b      	mov	r3, r1
 800d9c0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d9c2:	2300      	movs	r3, #0
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	370c      	adds	r7, #12
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bc80      	pop	{r7}
 800d9cc:	4770      	bx	lr

0800d9ce <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d9ce:	b480      	push	{r7}
 800d9d0:	b083      	sub	sp, #12
 800d9d2:	af00      	add	r7, sp, #0
 800d9d4:	6078      	str	r0, [r7, #4]
 800d9d6:	460b      	mov	r3, r1
 800d9d8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800d9da:	2300      	movs	r3, #0
}
 800d9dc:	4618      	mov	r0, r3
 800d9de:	370c      	adds	r7, #12
 800d9e0:	46bd      	mov	sp, r7
 800d9e2:	bc80      	pop	{r7}
 800d9e4:	4770      	bx	lr

0800d9e6 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d9e6:	b480      	push	{r7}
 800d9e8:	b083      	sub	sp, #12
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d9ee:	2300      	movs	r3, #0
}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	370c      	adds	r7, #12
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	bc80      	pop	{r7}
 800d9f8:	4770      	bx	lr

0800d9fa <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d9fa:	b580      	push	{r7, lr}
 800d9fc:	b082      	sub	sp, #8
 800d9fe:	af00      	add	r7, sp, #0
 800da00:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2201      	movs	r2, #1
 800da06:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da10:	685b      	ldr	r3, [r3, #4]
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	6852      	ldr	r2, [r2, #4]
 800da16:	b2d2      	uxtb	r2, r2
 800da18:	4611      	mov	r1, r2
 800da1a:	6878      	ldr	r0, [r7, #4]
 800da1c:	4798      	blx	r3

  return USBD_OK;
 800da1e:	2300      	movs	r3, #0
}
 800da20:	4618      	mov	r0, r3
 800da22:	3708      	adds	r7, #8
 800da24:	46bd      	mov	sp, r7
 800da26:	bd80      	pop	{r7, pc}

0800da28 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b084      	sub	sp, #16
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
 800da30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800da32:	2300      	movs	r3, #0
 800da34:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	781b      	ldrb	r3, [r3, #0]
 800da3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800da3e:	2b20      	cmp	r3, #32
 800da40:	d004      	beq.n	800da4c <USBD_StdDevReq+0x24>
 800da42:	2b40      	cmp	r3, #64	; 0x40
 800da44:	d002      	beq.n	800da4c <USBD_StdDevReq+0x24>
 800da46:	2b00      	cmp	r3, #0
 800da48:	d008      	beq.n	800da5c <USBD_StdDevReq+0x34>
 800da4a:	e04c      	b.n	800dae6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da52:	689b      	ldr	r3, [r3, #8]
 800da54:	6839      	ldr	r1, [r7, #0]
 800da56:	6878      	ldr	r0, [r7, #4]
 800da58:	4798      	blx	r3
      break;
 800da5a:	e049      	b.n	800daf0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	785b      	ldrb	r3, [r3, #1]
 800da60:	2b09      	cmp	r3, #9
 800da62:	d83a      	bhi.n	800dada <USBD_StdDevReq+0xb2>
 800da64:	a201      	add	r2, pc, #4	; (adr r2, 800da6c <USBD_StdDevReq+0x44>)
 800da66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da6a:	bf00      	nop
 800da6c:	0800dabd 	.word	0x0800dabd
 800da70:	0800dad1 	.word	0x0800dad1
 800da74:	0800dadb 	.word	0x0800dadb
 800da78:	0800dac7 	.word	0x0800dac7
 800da7c:	0800dadb 	.word	0x0800dadb
 800da80:	0800da9f 	.word	0x0800da9f
 800da84:	0800da95 	.word	0x0800da95
 800da88:	0800dadb 	.word	0x0800dadb
 800da8c:	0800dab3 	.word	0x0800dab3
 800da90:	0800daa9 	.word	0x0800daa9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800da94:	6839      	ldr	r1, [r7, #0]
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f000 f9d4 	bl	800de44 <USBD_GetDescriptor>
          break;
 800da9c:	e022      	b.n	800dae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800da9e:	6839      	ldr	r1, [r7, #0]
 800daa0:	6878      	ldr	r0, [r7, #4]
 800daa2:	f000 fb37 	bl	800e114 <USBD_SetAddress>
          break;
 800daa6:	e01d      	b.n	800dae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800daa8:	6839      	ldr	r1, [r7, #0]
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fb74 	bl	800e198 <USBD_SetConfig>
          break;
 800dab0:	e018      	b.n	800dae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dab2:	6839      	ldr	r1, [r7, #0]
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f000 fbfd 	bl	800e2b4 <USBD_GetConfig>
          break;
 800daba:	e013      	b.n	800dae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dabc:	6839      	ldr	r1, [r7, #0]
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	f000 fc2c 	bl	800e31c <USBD_GetStatus>
          break;
 800dac4:	e00e      	b.n	800dae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dac6:	6839      	ldr	r1, [r7, #0]
 800dac8:	6878      	ldr	r0, [r7, #4]
 800daca:	f000 fc5a 	bl	800e382 <USBD_SetFeature>
          break;
 800dace:	e009      	b.n	800dae4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dad0:	6839      	ldr	r1, [r7, #0]
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f000 fc69 	bl	800e3aa <USBD_ClrFeature>
          break;
 800dad8:	e004      	b.n	800dae4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800dada:	6839      	ldr	r1, [r7, #0]
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 fcc1 	bl	800e464 <USBD_CtlError>
          break;
 800dae2:	bf00      	nop
      }
      break;
 800dae4:	e004      	b.n	800daf0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800dae6:	6839      	ldr	r1, [r7, #0]
 800dae8:	6878      	ldr	r0, [r7, #4]
 800daea:	f000 fcbb 	bl	800e464 <USBD_CtlError>
      break;
 800daee:	bf00      	nop
  }

  return ret;
 800daf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3710      	adds	r7, #16
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}
 800dafa:	bf00      	nop

0800dafc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b084      	sub	sp, #16
 800db00:	af00      	add	r7, sp, #0
 800db02:	6078      	str	r0, [r7, #4]
 800db04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800db06:	2300      	movs	r3, #0
 800db08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	781b      	ldrb	r3, [r3, #0]
 800db0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800db12:	2b20      	cmp	r3, #32
 800db14:	d003      	beq.n	800db1e <USBD_StdItfReq+0x22>
 800db16:	2b40      	cmp	r3, #64	; 0x40
 800db18:	d001      	beq.n	800db1e <USBD_StdItfReq+0x22>
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d12a      	bne.n	800db74 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db24:	3b01      	subs	r3, #1
 800db26:	2b02      	cmp	r3, #2
 800db28:	d81d      	bhi.n	800db66 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	889b      	ldrh	r3, [r3, #4]
 800db2e:	b2db      	uxtb	r3, r3
 800db30:	2b01      	cmp	r3, #1
 800db32:	d813      	bhi.n	800db5c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800db3a:	689b      	ldr	r3, [r3, #8]
 800db3c:	6839      	ldr	r1, [r7, #0]
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	4798      	blx	r3
 800db42:	4603      	mov	r3, r0
 800db44:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	88db      	ldrh	r3, [r3, #6]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d110      	bne.n	800db70 <USBD_StdItfReq+0x74>
 800db4e:	7bfb      	ldrb	r3, [r7, #15]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d10d      	bne.n	800db70 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800db54:	6878      	ldr	r0, [r7, #4]
 800db56:	f000 fd4d 	bl	800e5f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800db5a:	e009      	b.n	800db70 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800db5c:	6839      	ldr	r1, [r7, #0]
 800db5e:	6878      	ldr	r0, [r7, #4]
 800db60:	f000 fc80 	bl	800e464 <USBD_CtlError>
          break;
 800db64:	e004      	b.n	800db70 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800db66:	6839      	ldr	r1, [r7, #0]
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f000 fc7b 	bl	800e464 <USBD_CtlError>
          break;
 800db6e:	e000      	b.n	800db72 <USBD_StdItfReq+0x76>
          break;
 800db70:	bf00      	nop
      }
      break;
 800db72:	e004      	b.n	800db7e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800db74:	6839      	ldr	r1, [r7, #0]
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f000 fc74 	bl	800e464 <USBD_CtlError>
      break;
 800db7c:	bf00      	nop
  }

  return USBD_OK;
 800db7e:	2300      	movs	r3, #0
}
 800db80:	4618      	mov	r0, r3
 800db82:	3710      	adds	r7, #16
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}

0800db88 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b084      	sub	sp, #16
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
 800db90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800db92:	2300      	movs	r3, #0
 800db94:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	889b      	ldrh	r3, [r3, #4]
 800db9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db9c:	683b      	ldr	r3, [r7, #0]
 800db9e:	781b      	ldrb	r3, [r3, #0]
 800dba0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dba4:	2b20      	cmp	r3, #32
 800dba6:	d004      	beq.n	800dbb2 <USBD_StdEPReq+0x2a>
 800dba8:	2b40      	cmp	r3, #64	; 0x40
 800dbaa:	d002      	beq.n	800dbb2 <USBD_StdEPReq+0x2a>
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d008      	beq.n	800dbc2 <USBD_StdEPReq+0x3a>
 800dbb0:	e13d      	b.n	800de2e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbb8:	689b      	ldr	r3, [r3, #8]
 800dbba:	6839      	ldr	r1, [r7, #0]
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	4798      	blx	r3
      break;
 800dbc0:	e13a      	b.n	800de38 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dbca:	2b20      	cmp	r3, #32
 800dbcc:	d10a      	bne.n	800dbe4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbd4:	689b      	ldr	r3, [r3, #8]
 800dbd6:	6839      	ldr	r1, [r7, #0]
 800dbd8:	6878      	ldr	r0, [r7, #4]
 800dbda:	4798      	blx	r3
 800dbdc:	4603      	mov	r3, r0
 800dbde:	73fb      	strb	r3, [r7, #15]

        return ret;
 800dbe0:	7bfb      	ldrb	r3, [r7, #15]
 800dbe2:	e12a      	b.n	800de3a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	785b      	ldrb	r3, [r3, #1]
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	d03e      	beq.n	800dc6a <USBD_StdEPReq+0xe2>
 800dbec:	2b03      	cmp	r3, #3
 800dbee:	d002      	beq.n	800dbf6 <USBD_StdEPReq+0x6e>
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d070      	beq.n	800dcd6 <USBD_StdEPReq+0x14e>
 800dbf4:	e115      	b.n	800de22 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dbfc:	2b02      	cmp	r3, #2
 800dbfe:	d002      	beq.n	800dc06 <USBD_StdEPReq+0x7e>
 800dc00:	2b03      	cmp	r3, #3
 800dc02:	d015      	beq.n	800dc30 <USBD_StdEPReq+0xa8>
 800dc04:	e02b      	b.n	800dc5e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dc06:	7bbb      	ldrb	r3, [r7, #14]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d00c      	beq.n	800dc26 <USBD_StdEPReq+0x9e>
 800dc0c:	7bbb      	ldrb	r3, [r7, #14]
 800dc0e:	2b80      	cmp	r3, #128	; 0x80
 800dc10:	d009      	beq.n	800dc26 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800dc12:	7bbb      	ldrb	r3, [r7, #14]
 800dc14:	4619      	mov	r1, r3
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f005 fad6 	bl	80131c8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800dc1c:	2180      	movs	r1, #128	; 0x80
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f005 fad2 	bl	80131c8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dc24:	e020      	b.n	800dc68 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800dc26:	6839      	ldr	r1, [r7, #0]
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	f000 fc1b 	bl	800e464 <USBD_CtlError>
              break;
 800dc2e:	e01b      	b.n	800dc68 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	885b      	ldrh	r3, [r3, #2]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d10e      	bne.n	800dc56 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800dc38:	7bbb      	ldrb	r3, [r7, #14]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d00b      	beq.n	800dc56 <USBD_StdEPReq+0xce>
 800dc3e:	7bbb      	ldrb	r3, [r7, #14]
 800dc40:	2b80      	cmp	r3, #128	; 0x80
 800dc42:	d008      	beq.n	800dc56 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	88db      	ldrh	r3, [r3, #6]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d104      	bne.n	800dc56 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800dc4c:	7bbb      	ldrb	r3, [r7, #14]
 800dc4e:	4619      	mov	r1, r3
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f005 fab9 	bl	80131c8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f000 fccc 	bl	800e5f4 <USBD_CtlSendStatus>

              break;
 800dc5c:	e004      	b.n	800dc68 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800dc5e:	6839      	ldr	r1, [r7, #0]
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 fbff 	bl	800e464 <USBD_CtlError>
              break;
 800dc66:	bf00      	nop
          }
          break;
 800dc68:	e0e0      	b.n	800de2c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc70:	2b02      	cmp	r3, #2
 800dc72:	d002      	beq.n	800dc7a <USBD_StdEPReq+0xf2>
 800dc74:	2b03      	cmp	r3, #3
 800dc76:	d015      	beq.n	800dca4 <USBD_StdEPReq+0x11c>
 800dc78:	e026      	b.n	800dcc8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dc7a:	7bbb      	ldrb	r3, [r7, #14]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d00c      	beq.n	800dc9a <USBD_StdEPReq+0x112>
 800dc80:	7bbb      	ldrb	r3, [r7, #14]
 800dc82:	2b80      	cmp	r3, #128	; 0x80
 800dc84:	d009      	beq.n	800dc9a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800dc86:	7bbb      	ldrb	r3, [r7, #14]
 800dc88:	4619      	mov	r1, r3
 800dc8a:	6878      	ldr	r0, [r7, #4]
 800dc8c:	f005 fa9c 	bl	80131c8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800dc90:	2180      	movs	r1, #128	; 0x80
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f005 fa98 	bl	80131c8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dc98:	e01c      	b.n	800dcd4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800dc9a:	6839      	ldr	r1, [r7, #0]
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f000 fbe1 	bl	800e464 <USBD_CtlError>
              break;
 800dca2:	e017      	b.n	800dcd4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	885b      	ldrh	r3, [r3, #2]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d112      	bne.n	800dcd2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800dcac:	7bbb      	ldrb	r3, [r7, #14]
 800dcae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d004      	beq.n	800dcc0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800dcb6:	7bbb      	ldrb	r3, [r7, #14]
 800dcb8:	4619      	mov	r1, r3
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f005 faa3 	bl	8013206 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800dcc0:	6878      	ldr	r0, [r7, #4]
 800dcc2:	f000 fc97 	bl	800e5f4 <USBD_CtlSendStatus>
              }
              break;
 800dcc6:	e004      	b.n	800dcd2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800dcc8:	6839      	ldr	r1, [r7, #0]
 800dcca:	6878      	ldr	r0, [r7, #4]
 800dccc:	f000 fbca 	bl	800e464 <USBD_CtlError>
              break;
 800dcd0:	e000      	b.n	800dcd4 <USBD_StdEPReq+0x14c>
              break;
 800dcd2:	bf00      	nop
          }
          break;
 800dcd4:	e0aa      	b.n	800de2c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dcdc:	2b02      	cmp	r3, #2
 800dcde:	d002      	beq.n	800dce6 <USBD_StdEPReq+0x15e>
 800dce0:	2b03      	cmp	r3, #3
 800dce2:	d032      	beq.n	800dd4a <USBD_StdEPReq+0x1c2>
 800dce4:	e097      	b.n	800de16 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dce6:	7bbb      	ldrb	r3, [r7, #14]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d007      	beq.n	800dcfc <USBD_StdEPReq+0x174>
 800dcec:	7bbb      	ldrb	r3, [r7, #14]
 800dcee:	2b80      	cmp	r3, #128	; 0x80
 800dcf0:	d004      	beq.n	800dcfc <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800dcf2:	6839      	ldr	r1, [r7, #0]
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f000 fbb5 	bl	800e464 <USBD_CtlError>
                break;
 800dcfa:	e091      	b.n	800de20 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dcfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	da0b      	bge.n	800dd1c <USBD_StdEPReq+0x194>
 800dd04:	7bbb      	ldrb	r3, [r7, #14]
 800dd06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dd0a:	4613      	mov	r3, r2
 800dd0c:	009b      	lsls	r3, r3, #2
 800dd0e:	4413      	add	r3, r2
 800dd10:	009b      	lsls	r3, r3, #2
 800dd12:	3310      	adds	r3, #16
 800dd14:	687a      	ldr	r2, [r7, #4]
 800dd16:	4413      	add	r3, r2
 800dd18:	3304      	adds	r3, #4
 800dd1a:	e00b      	b.n	800dd34 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dd1c:	7bbb      	ldrb	r3, [r7, #14]
 800dd1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd22:	4613      	mov	r3, r2
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	4413      	add	r3, r2
 800dd28:	009b      	lsls	r3, r3, #2
 800dd2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dd2e:	687a      	ldr	r2, [r7, #4]
 800dd30:	4413      	add	r3, r2
 800dd32:	3304      	adds	r3, #4
 800dd34:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	2202      	movs	r2, #2
 800dd40:	4619      	mov	r1, r3
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f000 fbf8 	bl	800e538 <USBD_CtlSendData>
              break;
 800dd48:	e06a      	b.n	800de20 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dd4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	da11      	bge.n	800dd76 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dd52:	7bbb      	ldrb	r3, [r7, #14]
 800dd54:	f003 020f 	and.w	r2, r3, #15
 800dd58:	6879      	ldr	r1, [r7, #4]
 800dd5a:	4613      	mov	r3, r2
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	4413      	add	r3, r2
 800dd60:	009b      	lsls	r3, r3, #2
 800dd62:	440b      	add	r3, r1
 800dd64:	3318      	adds	r3, #24
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d117      	bne.n	800dd9c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800dd6c:	6839      	ldr	r1, [r7, #0]
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f000 fb78 	bl	800e464 <USBD_CtlError>
                  break;
 800dd74:	e054      	b.n	800de20 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dd76:	7bbb      	ldrb	r3, [r7, #14]
 800dd78:	f003 020f 	and.w	r2, r3, #15
 800dd7c:	6879      	ldr	r1, [r7, #4]
 800dd7e:	4613      	mov	r3, r2
 800dd80:	009b      	lsls	r3, r3, #2
 800dd82:	4413      	add	r3, r2
 800dd84:	009b      	lsls	r3, r3, #2
 800dd86:	440b      	add	r3, r1
 800dd88:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d104      	bne.n	800dd9c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800dd92:	6839      	ldr	r1, [r7, #0]
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f000 fb65 	bl	800e464 <USBD_CtlError>
                  break;
 800dd9a:	e041      	b.n	800de20 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	da0b      	bge.n	800ddbc <USBD_StdEPReq+0x234>
 800dda4:	7bbb      	ldrb	r3, [r7, #14]
 800dda6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ddaa:	4613      	mov	r3, r2
 800ddac:	009b      	lsls	r3, r3, #2
 800ddae:	4413      	add	r3, r2
 800ddb0:	009b      	lsls	r3, r3, #2
 800ddb2:	3310      	adds	r3, #16
 800ddb4:	687a      	ldr	r2, [r7, #4]
 800ddb6:	4413      	add	r3, r2
 800ddb8:	3304      	adds	r3, #4
 800ddba:	e00b      	b.n	800ddd4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ddbc:	7bbb      	ldrb	r3, [r7, #14]
 800ddbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ddc2:	4613      	mov	r3, r2
 800ddc4:	009b      	lsls	r3, r3, #2
 800ddc6:	4413      	add	r3, r2
 800ddc8:	009b      	lsls	r3, r3, #2
 800ddca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ddce:	687a      	ldr	r2, [r7, #4]
 800ddd0:	4413      	add	r3, r2
 800ddd2:	3304      	adds	r3, #4
 800ddd4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ddd6:	7bbb      	ldrb	r3, [r7, #14]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d002      	beq.n	800dde2 <USBD_StdEPReq+0x25a>
 800dddc:	7bbb      	ldrb	r3, [r7, #14]
 800ddde:	2b80      	cmp	r3, #128	; 0x80
 800dde0:	d103      	bne.n	800ddea <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800dde2:	68bb      	ldr	r3, [r7, #8]
 800dde4:	2200      	movs	r2, #0
 800dde6:	601a      	str	r2, [r3, #0]
 800dde8:	e00e      	b.n	800de08 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ddea:	7bbb      	ldrb	r3, [r7, #14]
 800ddec:	4619      	mov	r1, r3
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f005 fa28 	bl	8013244 <USBD_LL_IsStallEP>
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d003      	beq.n	800de02 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800ddfa:	68bb      	ldr	r3, [r7, #8]
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	601a      	str	r2, [r3, #0]
 800de00:	e002      	b.n	800de08 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	2200      	movs	r2, #0
 800de06:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	2202      	movs	r2, #2
 800de0c:	4619      	mov	r1, r3
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 fb92 	bl	800e538 <USBD_CtlSendData>
              break;
 800de14:	e004      	b.n	800de20 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800de16:	6839      	ldr	r1, [r7, #0]
 800de18:	6878      	ldr	r0, [r7, #4]
 800de1a:	f000 fb23 	bl	800e464 <USBD_CtlError>
              break;
 800de1e:	bf00      	nop
          }
          break;
 800de20:	e004      	b.n	800de2c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800de22:	6839      	ldr	r1, [r7, #0]
 800de24:	6878      	ldr	r0, [r7, #4]
 800de26:	f000 fb1d 	bl	800e464 <USBD_CtlError>
          break;
 800de2a:	bf00      	nop
      }
      break;
 800de2c:	e004      	b.n	800de38 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800de2e:	6839      	ldr	r1, [r7, #0]
 800de30:	6878      	ldr	r0, [r7, #4]
 800de32:	f000 fb17 	bl	800e464 <USBD_CtlError>
      break;
 800de36:	bf00      	nop
  }

  return ret;
 800de38:	7bfb      	ldrb	r3, [r7, #15]
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3710      	adds	r7, #16
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}
	...

0800de44 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b084      	sub	sp, #16
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
 800de4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800de4e:	2300      	movs	r3, #0
 800de50:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800de52:	2300      	movs	r3, #0
 800de54:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800de56:	2300      	movs	r3, #0
 800de58:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	885b      	ldrh	r3, [r3, #2]
 800de5e:	0a1b      	lsrs	r3, r3, #8
 800de60:	b29b      	uxth	r3, r3
 800de62:	3b01      	subs	r3, #1
 800de64:	2b06      	cmp	r3, #6
 800de66:	f200 8128 	bhi.w	800e0ba <USBD_GetDescriptor+0x276>
 800de6a:	a201      	add	r2, pc, #4	; (adr r2, 800de70 <USBD_GetDescriptor+0x2c>)
 800de6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de70:	0800de8d 	.word	0x0800de8d
 800de74:	0800dea5 	.word	0x0800dea5
 800de78:	0800dee5 	.word	0x0800dee5
 800de7c:	0800e0bb 	.word	0x0800e0bb
 800de80:	0800e0bb 	.word	0x0800e0bb
 800de84:	0800e05b 	.word	0x0800e05b
 800de88:	0800e087 	.word	0x0800e087
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	687a      	ldr	r2, [r7, #4]
 800de96:	7c12      	ldrb	r2, [r2, #16]
 800de98:	f107 0108 	add.w	r1, r7, #8
 800de9c:	4610      	mov	r0, r2
 800de9e:	4798      	blx	r3
 800dea0:	60f8      	str	r0, [r7, #12]
      break;
 800dea2:	e112      	b.n	800e0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	7c1b      	ldrb	r3, [r3, #16]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d10d      	bne.n	800dec8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800deb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800deb4:	f107 0208 	add.w	r2, r7, #8
 800deb8:	4610      	mov	r0, r2
 800deba:	4798      	blx	r3
 800debc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	3301      	adds	r3, #1
 800dec2:	2202      	movs	r2, #2
 800dec4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dec6:	e100      	b.n	800e0ca <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ded0:	f107 0208 	add.w	r2, r7, #8
 800ded4:	4610      	mov	r0, r2
 800ded6:	4798      	blx	r3
 800ded8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	3301      	adds	r3, #1
 800dede:	2202      	movs	r2, #2
 800dee0:	701a      	strb	r2, [r3, #0]
      break;
 800dee2:	e0f2      	b.n	800e0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	885b      	ldrh	r3, [r3, #2]
 800dee8:	b2db      	uxtb	r3, r3
 800deea:	2b05      	cmp	r3, #5
 800deec:	f200 80ac 	bhi.w	800e048 <USBD_GetDescriptor+0x204>
 800def0:	a201      	add	r2, pc, #4	; (adr r2, 800def8 <USBD_GetDescriptor+0xb4>)
 800def2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800def6:	bf00      	nop
 800def8:	0800df11 	.word	0x0800df11
 800defc:	0800df45 	.word	0x0800df45
 800df00:	0800df79 	.word	0x0800df79
 800df04:	0800dfad 	.word	0x0800dfad
 800df08:	0800dfe1 	.word	0x0800dfe1
 800df0c:	0800e015 	.word	0x0800e015
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800df16:	685b      	ldr	r3, [r3, #4]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d00b      	beq.n	800df34 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800df22:	685b      	ldr	r3, [r3, #4]
 800df24:	687a      	ldr	r2, [r7, #4]
 800df26:	7c12      	ldrb	r2, [r2, #16]
 800df28:	f107 0108 	add.w	r1, r7, #8
 800df2c:	4610      	mov	r0, r2
 800df2e:	4798      	blx	r3
 800df30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df32:	e091      	b.n	800e058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800df34:	6839      	ldr	r1, [r7, #0]
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f000 fa94 	bl	800e464 <USBD_CtlError>
            err++;
 800df3c:	7afb      	ldrb	r3, [r7, #11]
 800df3e:	3301      	adds	r3, #1
 800df40:	72fb      	strb	r3, [r7, #11]
          break;
 800df42:	e089      	b.n	800e058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800df4a:	689b      	ldr	r3, [r3, #8]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d00b      	beq.n	800df68 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800df56:	689b      	ldr	r3, [r3, #8]
 800df58:	687a      	ldr	r2, [r7, #4]
 800df5a:	7c12      	ldrb	r2, [r2, #16]
 800df5c:	f107 0108 	add.w	r1, r7, #8
 800df60:	4610      	mov	r0, r2
 800df62:	4798      	blx	r3
 800df64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df66:	e077      	b.n	800e058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800df68:	6839      	ldr	r1, [r7, #0]
 800df6a:	6878      	ldr	r0, [r7, #4]
 800df6c:	f000 fa7a 	bl	800e464 <USBD_CtlError>
            err++;
 800df70:	7afb      	ldrb	r3, [r7, #11]
 800df72:	3301      	adds	r3, #1
 800df74:	72fb      	strb	r3, [r7, #11]
          break;
 800df76:	e06f      	b.n	800e058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800df7e:	68db      	ldr	r3, [r3, #12]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d00b      	beq.n	800df9c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800df8a:	68db      	ldr	r3, [r3, #12]
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	7c12      	ldrb	r2, [r2, #16]
 800df90:	f107 0108 	add.w	r1, r7, #8
 800df94:	4610      	mov	r0, r2
 800df96:	4798      	blx	r3
 800df98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df9a:	e05d      	b.n	800e058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800df9c:	6839      	ldr	r1, [r7, #0]
 800df9e:	6878      	ldr	r0, [r7, #4]
 800dfa0:	f000 fa60 	bl	800e464 <USBD_CtlError>
            err++;
 800dfa4:	7afb      	ldrb	r3, [r7, #11]
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	72fb      	strb	r3, [r7, #11]
          break;
 800dfaa:	e055      	b.n	800e058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800dfb2:	691b      	ldr	r3, [r3, #16]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d00b      	beq.n	800dfd0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800dfbe:	691b      	ldr	r3, [r3, #16]
 800dfc0:	687a      	ldr	r2, [r7, #4]
 800dfc2:	7c12      	ldrb	r2, [r2, #16]
 800dfc4:	f107 0108 	add.w	r1, r7, #8
 800dfc8:	4610      	mov	r0, r2
 800dfca:	4798      	blx	r3
 800dfcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dfce:	e043      	b.n	800e058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800dfd0:	6839      	ldr	r1, [r7, #0]
 800dfd2:	6878      	ldr	r0, [r7, #4]
 800dfd4:	f000 fa46 	bl	800e464 <USBD_CtlError>
            err++;
 800dfd8:	7afb      	ldrb	r3, [r7, #11]
 800dfda:	3301      	adds	r3, #1
 800dfdc:	72fb      	strb	r3, [r7, #11]
          break;
 800dfde:	e03b      	b.n	800e058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800dfe6:	695b      	ldr	r3, [r3, #20]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d00b      	beq.n	800e004 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800dff2:	695b      	ldr	r3, [r3, #20]
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	7c12      	ldrb	r2, [r2, #16]
 800dff8:	f107 0108 	add.w	r1, r7, #8
 800dffc:	4610      	mov	r0, r2
 800dffe:	4798      	blx	r3
 800e000:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e002:	e029      	b.n	800e058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e004:	6839      	ldr	r1, [r7, #0]
 800e006:	6878      	ldr	r0, [r7, #4]
 800e008:	f000 fa2c 	bl	800e464 <USBD_CtlError>
            err++;
 800e00c:	7afb      	ldrb	r3, [r7, #11]
 800e00e:	3301      	adds	r3, #1
 800e010:	72fb      	strb	r3, [r7, #11]
          break;
 800e012:	e021      	b.n	800e058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e01a:	699b      	ldr	r3, [r3, #24]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d00b      	beq.n	800e038 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e026:	699b      	ldr	r3, [r3, #24]
 800e028:	687a      	ldr	r2, [r7, #4]
 800e02a:	7c12      	ldrb	r2, [r2, #16]
 800e02c:	f107 0108 	add.w	r1, r7, #8
 800e030:	4610      	mov	r0, r2
 800e032:	4798      	blx	r3
 800e034:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e036:	e00f      	b.n	800e058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e038:	6839      	ldr	r1, [r7, #0]
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f000 fa12 	bl	800e464 <USBD_CtlError>
            err++;
 800e040:	7afb      	ldrb	r3, [r7, #11]
 800e042:	3301      	adds	r3, #1
 800e044:	72fb      	strb	r3, [r7, #11]
          break;
 800e046:	e007      	b.n	800e058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800e048:	6839      	ldr	r1, [r7, #0]
 800e04a:	6878      	ldr	r0, [r7, #4]
 800e04c:	f000 fa0a 	bl	800e464 <USBD_CtlError>
          err++;
 800e050:	7afb      	ldrb	r3, [r7, #11]
 800e052:	3301      	adds	r3, #1
 800e054:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800e056:	e038      	b.n	800e0ca <USBD_GetDescriptor+0x286>
 800e058:	e037      	b.n	800e0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	7c1b      	ldrb	r3, [r3, #16]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d109      	bne.n	800e076 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e06a:	f107 0208 	add.w	r2, r7, #8
 800e06e:	4610      	mov	r0, r2
 800e070:	4798      	blx	r3
 800e072:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e074:	e029      	b.n	800e0ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e076:	6839      	ldr	r1, [r7, #0]
 800e078:	6878      	ldr	r0, [r7, #4]
 800e07a:	f000 f9f3 	bl	800e464 <USBD_CtlError>
        err++;
 800e07e:	7afb      	ldrb	r3, [r7, #11]
 800e080:	3301      	adds	r3, #1
 800e082:	72fb      	strb	r3, [r7, #11]
      break;
 800e084:	e021      	b.n	800e0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	7c1b      	ldrb	r3, [r3, #16]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d10d      	bne.n	800e0aa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e096:	f107 0208 	add.w	r2, r7, #8
 800e09a:	4610      	mov	r0, r2
 800e09c:	4798      	blx	r3
 800e09e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	3301      	adds	r3, #1
 800e0a4:	2207      	movs	r2, #7
 800e0a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e0a8:	e00f      	b.n	800e0ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e0aa:	6839      	ldr	r1, [r7, #0]
 800e0ac:	6878      	ldr	r0, [r7, #4]
 800e0ae:	f000 f9d9 	bl	800e464 <USBD_CtlError>
        err++;
 800e0b2:	7afb      	ldrb	r3, [r7, #11]
 800e0b4:	3301      	adds	r3, #1
 800e0b6:	72fb      	strb	r3, [r7, #11]
      break;
 800e0b8:	e007      	b.n	800e0ca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e0ba:	6839      	ldr	r1, [r7, #0]
 800e0bc:	6878      	ldr	r0, [r7, #4]
 800e0be:	f000 f9d1 	bl	800e464 <USBD_CtlError>
      err++;
 800e0c2:	7afb      	ldrb	r3, [r7, #11]
 800e0c4:	3301      	adds	r3, #1
 800e0c6:	72fb      	strb	r3, [r7, #11]
      break;
 800e0c8:	bf00      	nop
  }

  if (err != 0U)
 800e0ca:	7afb      	ldrb	r3, [r7, #11]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d11c      	bne.n	800e10a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800e0d0:	893b      	ldrh	r3, [r7, #8]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d011      	beq.n	800e0fa <USBD_GetDescriptor+0x2b6>
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	88db      	ldrh	r3, [r3, #6]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d00d      	beq.n	800e0fa <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	88da      	ldrh	r2, [r3, #6]
 800e0e2:	893b      	ldrh	r3, [r7, #8]
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	bf28      	it	cs
 800e0e8:	4613      	movcs	r3, r2
 800e0ea:	b29b      	uxth	r3, r3
 800e0ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e0ee:	893b      	ldrh	r3, [r7, #8]
 800e0f0:	461a      	mov	r2, r3
 800e0f2:	68f9      	ldr	r1, [r7, #12]
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f000 fa1f 	bl	800e538 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	88db      	ldrh	r3, [r3, #6]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d104      	bne.n	800e10c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	f000 fa76 	bl	800e5f4 <USBD_CtlSendStatus>
 800e108:	e000      	b.n	800e10c <USBD_GetDescriptor+0x2c8>
    return;
 800e10a:	bf00      	nop
    }
  }
}
 800e10c:	3710      	adds	r7, #16
 800e10e:	46bd      	mov	sp, r7
 800e110:	bd80      	pop	{r7, pc}
 800e112:	bf00      	nop

0800e114 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b084      	sub	sp, #16
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	889b      	ldrh	r3, [r3, #4]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d130      	bne.n	800e188 <USBD_SetAddress+0x74>
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	88db      	ldrh	r3, [r3, #6]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d12c      	bne.n	800e188 <USBD_SetAddress+0x74>
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	885b      	ldrh	r3, [r3, #2]
 800e132:	2b7f      	cmp	r3, #127	; 0x7f
 800e134:	d828      	bhi.n	800e188 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	885b      	ldrh	r3, [r3, #2]
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e140:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e148:	2b03      	cmp	r3, #3
 800e14a:	d104      	bne.n	800e156 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800e14c:	6839      	ldr	r1, [r7, #0]
 800e14e:	6878      	ldr	r0, [r7, #4]
 800e150:	f000 f988 	bl	800e464 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e154:	e01c      	b.n	800e190 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	7bfa      	ldrb	r2, [r7, #15]
 800e15a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e15e:	7bfb      	ldrb	r3, [r7, #15]
 800e160:	4619      	mov	r1, r3
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f005 f899 	bl	801329a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e168:	6878      	ldr	r0, [r7, #4]
 800e16a:	f000 fa43 	bl	800e5f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e16e:	7bfb      	ldrb	r3, [r7, #15]
 800e170:	2b00      	cmp	r3, #0
 800e172:	d004      	beq.n	800e17e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	2202      	movs	r2, #2
 800e178:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e17c:	e008      	b.n	800e190 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2201      	movs	r2, #1
 800e182:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e186:	e003      	b.n	800e190 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e188:	6839      	ldr	r1, [r7, #0]
 800e18a:	6878      	ldr	r0, [r7, #4]
 800e18c:	f000 f96a 	bl	800e464 <USBD_CtlError>
  }
}
 800e190:	bf00      	nop
 800e192:	3710      	adds	r7, #16
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}

0800e198 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	b082      	sub	sp, #8
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
 800e1a0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	885b      	ldrh	r3, [r3, #2]
 800e1a6:	b2da      	uxtb	r2, r3
 800e1a8:	4b41      	ldr	r3, [pc, #260]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e1aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e1ac:	4b40      	ldr	r3, [pc, #256]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e1ae:	781b      	ldrb	r3, [r3, #0]
 800e1b0:	2b01      	cmp	r3, #1
 800e1b2:	d904      	bls.n	800e1be <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e1b4:	6839      	ldr	r1, [r7, #0]
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f000 f954 	bl	800e464 <USBD_CtlError>
 800e1bc:	e075      	b.n	800e2aa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e1c4:	2b02      	cmp	r3, #2
 800e1c6:	d002      	beq.n	800e1ce <USBD_SetConfig+0x36>
 800e1c8:	2b03      	cmp	r3, #3
 800e1ca:	d023      	beq.n	800e214 <USBD_SetConfig+0x7c>
 800e1cc:	e062      	b.n	800e294 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800e1ce:	4b38      	ldr	r3, [pc, #224]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e1d0:	781b      	ldrb	r3, [r3, #0]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d01a      	beq.n	800e20c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800e1d6:	4b36      	ldr	r3, [pc, #216]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	461a      	mov	r2, r3
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2203      	movs	r2, #3
 800e1e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e1e8:	4b31      	ldr	r3, [pc, #196]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e1ea:	781b      	ldrb	r3, [r3, #0]
 800e1ec:	4619      	mov	r1, r3
 800e1ee:	6878      	ldr	r0, [r7, #4]
 800e1f0:	f7ff f9bb 	bl	800d56a <USBD_SetClassConfig>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	2b02      	cmp	r3, #2
 800e1f8:	d104      	bne.n	800e204 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800e1fa:	6839      	ldr	r1, [r7, #0]
 800e1fc:	6878      	ldr	r0, [r7, #4]
 800e1fe:	f000 f931 	bl	800e464 <USBD_CtlError>
            return;
 800e202:	e052      	b.n	800e2aa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800e204:	6878      	ldr	r0, [r7, #4]
 800e206:	f000 f9f5 	bl	800e5f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e20a:	e04e      	b.n	800e2aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f000 f9f1 	bl	800e5f4 <USBD_CtlSendStatus>
        break;
 800e212:	e04a      	b.n	800e2aa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800e214:	4b26      	ldr	r3, [pc, #152]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d112      	bne.n	800e242 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	2202      	movs	r2, #2
 800e220:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800e224:	4b22      	ldr	r3, [pc, #136]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e226:	781b      	ldrb	r3, [r3, #0]
 800e228:	461a      	mov	r2, r3
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800e22e:	4b20      	ldr	r3, [pc, #128]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	4619      	mov	r1, r3
 800e234:	6878      	ldr	r0, [r7, #4]
 800e236:	f7ff f9b7 	bl	800d5a8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 f9da 	bl	800e5f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e240:	e033      	b.n	800e2aa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800e242:	4b1b      	ldr	r3, [pc, #108]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	461a      	mov	r2, r3
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	685b      	ldr	r3, [r3, #4]
 800e24c:	429a      	cmp	r2, r3
 800e24e:	d01d      	beq.n	800e28c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	685b      	ldr	r3, [r3, #4]
 800e254:	b2db      	uxtb	r3, r3
 800e256:	4619      	mov	r1, r3
 800e258:	6878      	ldr	r0, [r7, #4]
 800e25a:	f7ff f9a5 	bl	800d5a8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800e25e:	4b14      	ldr	r3, [pc, #80]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	461a      	mov	r2, r3
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e268:	4b11      	ldr	r3, [pc, #68]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e26a:	781b      	ldrb	r3, [r3, #0]
 800e26c:	4619      	mov	r1, r3
 800e26e:	6878      	ldr	r0, [r7, #4]
 800e270:	f7ff f97b 	bl	800d56a <USBD_SetClassConfig>
 800e274:	4603      	mov	r3, r0
 800e276:	2b02      	cmp	r3, #2
 800e278:	d104      	bne.n	800e284 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800e27a:	6839      	ldr	r1, [r7, #0]
 800e27c:	6878      	ldr	r0, [r7, #4]
 800e27e:	f000 f8f1 	bl	800e464 <USBD_CtlError>
            return;
 800e282:	e012      	b.n	800e2aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f000 f9b5 	bl	800e5f4 <USBD_CtlSendStatus>
        break;
 800e28a:	e00e      	b.n	800e2aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e28c:	6878      	ldr	r0, [r7, #4]
 800e28e:	f000 f9b1 	bl	800e5f4 <USBD_CtlSendStatus>
        break;
 800e292:	e00a      	b.n	800e2aa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800e294:	6839      	ldr	r1, [r7, #0]
 800e296:	6878      	ldr	r0, [r7, #4]
 800e298:	f000 f8e4 	bl	800e464 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800e29c:	4b04      	ldr	r3, [pc, #16]	; (800e2b0 <USBD_SetConfig+0x118>)
 800e29e:	781b      	ldrb	r3, [r3, #0]
 800e2a0:	4619      	mov	r1, r3
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f7ff f980 	bl	800d5a8 <USBD_ClrClassConfig>
        break;
 800e2a8:	bf00      	nop
    }
  }
}
 800e2aa:	3708      	adds	r7, #8
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	bd80      	pop	{r7, pc}
 800e2b0:	20000464 	.word	0x20000464

0800e2b4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b082      	sub	sp, #8
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	88db      	ldrh	r3, [r3, #6]
 800e2c2:	2b01      	cmp	r3, #1
 800e2c4:	d004      	beq.n	800e2d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e2c6:	6839      	ldr	r1, [r7, #0]
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	f000 f8cb 	bl	800e464 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e2ce:	e021      	b.n	800e314 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2d6:	2b01      	cmp	r3, #1
 800e2d8:	db17      	blt.n	800e30a <USBD_GetConfig+0x56>
 800e2da:	2b02      	cmp	r3, #2
 800e2dc:	dd02      	ble.n	800e2e4 <USBD_GetConfig+0x30>
 800e2de:	2b03      	cmp	r3, #3
 800e2e0:	d00b      	beq.n	800e2fa <USBD_GetConfig+0x46>
 800e2e2:	e012      	b.n	800e30a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	3308      	adds	r3, #8
 800e2ee:	2201      	movs	r2, #1
 800e2f0:	4619      	mov	r1, r3
 800e2f2:	6878      	ldr	r0, [r7, #4]
 800e2f4:	f000 f920 	bl	800e538 <USBD_CtlSendData>
        break;
 800e2f8:	e00c      	b.n	800e314 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	3304      	adds	r3, #4
 800e2fe:	2201      	movs	r2, #1
 800e300:	4619      	mov	r1, r3
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f000 f918 	bl	800e538 <USBD_CtlSendData>
        break;
 800e308:	e004      	b.n	800e314 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800e30a:	6839      	ldr	r1, [r7, #0]
 800e30c:	6878      	ldr	r0, [r7, #4]
 800e30e:	f000 f8a9 	bl	800e464 <USBD_CtlError>
        break;
 800e312:	bf00      	nop
}
 800e314:	bf00      	nop
 800e316:	3708      	adds	r7, #8
 800e318:	46bd      	mov	sp, r7
 800e31a:	bd80      	pop	{r7, pc}

0800e31c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b082      	sub	sp, #8
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
 800e324:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e32c:	3b01      	subs	r3, #1
 800e32e:	2b02      	cmp	r3, #2
 800e330:	d81e      	bhi.n	800e370 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	88db      	ldrh	r3, [r3, #6]
 800e336:	2b02      	cmp	r3, #2
 800e338:	d004      	beq.n	800e344 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800e33a:	6839      	ldr	r1, [r7, #0]
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f000 f891 	bl	800e464 <USBD_CtlError>
        break;
 800e342:	e01a      	b.n	800e37a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	2201      	movs	r2, #1
 800e348:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e350:	2b00      	cmp	r3, #0
 800e352:	d005      	beq.n	800e360 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	68db      	ldr	r3, [r3, #12]
 800e358:	f043 0202 	orr.w	r2, r3, #2
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	330c      	adds	r3, #12
 800e364:	2202      	movs	r2, #2
 800e366:	4619      	mov	r1, r3
 800e368:	6878      	ldr	r0, [r7, #4]
 800e36a:	f000 f8e5 	bl	800e538 <USBD_CtlSendData>
      break;
 800e36e:	e004      	b.n	800e37a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800e370:	6839      	ldr	r1, [r7, #0]
 800e372:	6878      	ldr	r0, [r7, #4]
 800e374:	f000 f876 	bl	800e464 <USBD_CtlError>
      break;
 800e378:	bf00      	nop
  }
}
 800e37a:	bf00      	nop
 800e37c:	3708      	adds	r7, #8
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}

0800e382 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e382:	b580      	push	{r7, lr}
 800e384:	b082      	sub	sp, #8
 800e386:	af00      	add	r7, sp, #0
 800e388:	6078      	str	r0, [r7, #4]
 800e38a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	885b      	ldrh	r3, [r3, #2]
 800e390:	2b01      	cmp	r3, #1
 800e392:	d106      	bne.n	800e3a2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	2201      	movs	r2, #1
 800e398:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800e39c:	6878      	ldr	r0, [r7, #4]
 800e39e:	f000 f929 	bl	800e5f4 <USBD_CtlSendStatus>
  }
}
 800e3a2:	bf00      	nop
 800e3a4:	3708      	adds	r7, #8
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	bd80      	pop	{r7, pc}

0800e3aa <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e3aa:	b580      	push	{r7, lr}
 800e3ac:	b082      	sub	sp, #8
 800e3ae:	af00      	add	r7, sp, #0
 800e3b0:	6078      	str	r0, [r7, #4]
 800e3b2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e3ba:	3b01      	subs	r3, #1
 800e3bc:	2b02      	cmp	r3, #2
 800e3be:	d80b      	bhi.n	800e3d8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e3c0:	683b      	ldr	r3, [r7, #0]
 800e3c2:	885b      	ldrh	r3, [r3, #2]
 800e3c4:	2b01      	cmp	r3, #1
 800e3c6:	d10c      	bne.n	800e3e2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800e3d0:	6878      	ldr	r0, [r7, #4]
 800e3d2:	f000 f90f 	bl	800e5f4 <USBD_CtlSendStatus>
      }
      break;
 800e3d6:	e004      	b.n	800e3e2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800e3d8:	6839      	ldr	r1, [r7, #0]
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f000 f842 	bl	800e464 <USBD_CtlError>
      break;
 800e3e0:	e000      	b.n	800e3e4 <USBD_ClrFeature+0x3a>
      break;
 800e3e2:	bf00      	nop
  }
}
 800e3e4:	bf00      	nop
 800e3e6:	3708      	adds	r7, #8
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	bd80      	pop	{r7, pc}

0800e3ec <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e3ec:	b480      	push	{r7}
 800e3ee:	b083      	sub	sp, #12
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	6078      	str	r0, [r7, #4]
 800e3f4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800e3f6:	683b      	ldr	r3, [r7, #0]
 800e3f8:	781a      	ldrb	r2, [r3, #0]
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	785a      	ldrb	r2, [r3, #1]
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	3302      	adds	r3, #2
 800e40a:	781b      	ldrb	r3, [r3, #0]
 800e40c:	b29a      	uxth	r2, r3
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	3303      	adds	r3, #3
 800e412:	781b      	ldrb	r3, [r3, #0]
 800e414:	b29b      	uxth	r3, r3
 800e416:	021b      	lsls	r3, r3, #8
 800e418:	b29b      	uxth	r3, r3
 800e41a:	4413      	add	r3, r2
 800e41c:	b29a      	uxth	r2, r3
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	3304      	adds	r3, #4
 800e426:	781b      	ldrb	r3, [r3, #0]
 800e428:	b29a      	uxth	r2, r3
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	3305      	adds	r3, #5
 800e42e:	781b      	ldrb	r3, [r3, #0]
 800e430:	b29b      	uxth	r3, r3
 800e432:	021b      	lsls	r3, r3, #8
 800e434:	b29b      	uxth	r3, r3
 800e436:	4413      	add	r3, r2
 800e438:	b29a      	uxth	r2, r3
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	3306      	adds	r3, #6
 800e442:	781b      	ldrb	r3, [r3, #0]
 800e444:	b29a      	uxth	r2, r3
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	3307      	adds	r3, #7
 800e44a:	781b      	ldrb	r3, [r3, #0]
 800e44c:	b29b      	uxth	r3, r3
 800e44e:	021b      	lsls	r3, r3, #8
 800e450:	b29b      	uxth	r3, r3
 800e452:	4413      	add	r3, r2
 800e454:	b29a      	uxth	r2, r3
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	80da      	strh	r2, [r3, #6]

}
 800e45a:	bf00      	nop
 800e45c:	370c      	adds	r7, #12
 800e45e:	46bd      	mov	sp, r7
 800e460:	bc80      	pop	{r7}
 800e462:	4770      	bx	lr

0800e464 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
 800e46c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800e46e:	2180      	movs	r1, #128	; 0x80
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	f004 fea9 	bl	80131c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800e476:	2100      	movs	r1, #0
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f004 fea5 	bl	80131c8 <USBD_LL_StallEP>
}
 800e47e:	bf00      	nop
 800e480:	3708      	adds	r7, #8
 800e482:	46bd      	mov	sp, r7
 800e484:	bd80      	pop	{r7, pc}

0800e486 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e486:	b580      	push	{r7, lr}
 800e488:	b086      	sub	sp, #24
 800e48a:	af00      	add	r7, sp, #0
 800e48c:	60f8      	str	r0, [r7, #12]
 800e48e:	60b9      	str	r1, [r7, #8]
 800e490:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e492:	2300      	movs	r3, #0
 800e494:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d032      	beq.n	800e502 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e49c:	68f8      	ldr	r0, [r7, #12]
 800e49e:	f000 f834 	bl	800e50a <USBD_GetLen>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	3301      	adds	r3, #1
 800e4a6:	b29b      	uxth	r3, r3
 800e4a8:	005b      	lsls	r3, r3, #1
 800e4aa:	b29a      	uxth	r2, r3
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e4b0:	7dfb      	ldrb	r3, [r7, #23]
 800e4b2:	1c5a      	adds	r2, r3, #1
 800e4b4:	75fa      	strb	r2, [r7, #23]
 800e4b6:	461a      	mov	r2, r3
 800e4b8:	68bb      	ldr	r3, [r7, #8]
 800e4ba:	4413      	add	r3, r2
 800e4bc:	687a      	ldr	r2, [r7, #4]
 800e4be:	7812      	ldrb	r2, [r2, #0]
 800e4c0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e4c2:	7dfb      	ldrb	r3, [r7, #23]
 800e4c4:	1c5a      	adds	r2, r3, #1
 800e4c6:	75fa      	strb	r2, [r7, #23]
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	4413      	add	r3, r2
 800e4ce:	2203      	movs	r2, #3
 800e4d0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e4d2:	e012      	b.n	800e4fa <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	1c5a      	adds	r2, r3, #1
 800e4d8:	60fa      	str	r2, [r7, #12]
 800e4da:	7dfa      	ldrb	r2, [r7, #23]
 800e4dc:	1c51      	adds	r1, r2, #1
 800e4de:	75f9      	strb	r1, [r7, #23]
 800e4e0:	4611      	mov	r1, r2
 800e4e2:	68ba      	ldr	r2, [r7, #8]
 800e4e4:	440a      	add	r2, r1
 800e4e6:	781b      	ldrb	r3, [r3, #0]
 800e4e8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e4ea:	7dfb      	ldrb	r3, [r7, #23]
 800e4ec:	1c5a      	adds	r2, r3, #1
 800e4ee:	75fa      	strb	r2, [r7, #23]
 800e4f0:	461a      	mov	r2, r3
 800e4f2:	68bb      	ldr	r3, [r7, #8]
 800e4f4:	4413      	add	r3, r2
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	781b      	ldrb	r3, [r3, #0]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d1e8      	bne.n	800e4d4 <USBD_GetString+0x4e>
    }
  }
}
 800e502:	bf00      	nop
 800e504:	3718      	adds	r7, #24
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}

0800e50a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e50a:	b480      	push	{r7}
 800e50c:	b085      	sub	sp, #20
 800e50e:	af00      	add	r7, sp, #0
 800e510:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e512:	2300      	movs	r3, #0
 800e514:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800e516:	e005      	b.n	800e524 <USBD_GetLen+0x1a>
  {
    len++;
 800e518:	7bfb      	ldrb	r3, [r7, #15]
 800e51a:	3301      	adds	r3, #1
 800e51c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	3301      	adds	r3, #1
 800e522:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	781b      	ldrb	r3, [r3, #0]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d1f5      	bne.n	800e518 <USBD_GetLen+0xe>
  }

  return len;
 800e52c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e52e:	4618      	mov	r0, r3
 800e530:	3714      	adds	r7, #20
 800e532:	46bd      	mov	sp, r7
 800e534:	bc80      	pop	{r7}
 800e536:	4770      	bx	lr

0800e538 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b084      	sub	sp, #16
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	60f8      	str	r0, [r7, #12]
 800e540:	60b9      	str	r1, [r7, #8]
 800e542:	4613      	mov	r3, r2
 800e544:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	2202      	movs	r2, #2
 800e54a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e54e:	88fa      	ldrh	r2, [r7, #6]
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e554:	88fa      	ldrh	r2, [r7, #6]
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e55a:	88fb      	ldrh	r3, [r7, #6]
 800e55c:	68ba      	ldr	r2, [r7, #8]
 800e55e:	2100      	movs	r1, #0
 800e560:	68f8      	ldr	r0, [r7, #12]
 800e562:	f004 feb9 	bl	80132d8 <USBD_LL_Transmit>

  return USBD_OK;
 800e566:	2300      	movs	r3, #0
}
 800e568:	4618      	mov	r0, r3
 800e56a:	3710      	adds	r7, #16
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bd80      	pop	{r7, pc}

0800e570 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b084      	sub	sp, #16
 800e574:	af00      	add	r7, sp, #0
 800e576:	60f8      	str	r0, [r7, #12]
 800e578:	60b9      	str	r1, [r7, #8]
 800e57a:	4613      	mov	r3, r2
 800e57c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e57e:	88fb      	ldrh	r3, [r7, #6]
 800e580:	68ba      	ldr	r2, [r7, #8]
 800e582:	2100      	movs	r1, #0
 800e584:	68f8      	ldr	r0, [r7, #12]
 800e586:	f004 fea7 	bl	80132d8 <USBD_LL_Transmit>

  return USBD_OK;
 800e58a:	2300      	movs	r3, #0
}
 800e58c:	4618      	mov	r0, r3
 800e58e:	3710      	adds	r7, #16
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}

0800e594 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b084      	sub	sp, #16
 800e598:	af00      	add	r7, sp, #0
 800e59a:	60f8      	str	r0, [r7, #12]
 800e59c:	60b9      	str	r1, [r7, #8]
 800e59e:	4613      	mov	r3, r2
 800e5a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	2203      	movs	r2, #3
 800e5a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e5aa:	88fa      	ldrh	r2, [r7, #6]
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800e5b2:	88fa      	ldrh	r2, [r7, #6]
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e5ba:	88fb      	ldrh	r3, [r7, #6]
 800e5bc:	68ba      	ldr	r2, [r7, #8]
 800e5be:	2100      	movs	r1, #0
 800e5c0:	68f8      	ldr	r0, [r7, #12]
 800e5c2:	f004 feac 	bl	801331e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e5c6:	2300      	movs	r3, #0
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3710      	adds	r7, #16
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}

0800e5d0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b084      	sub	sp, #16
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	60f8      	str	r0, [r7, #12]
 800e5d8:	60b9      	str	r1, [r7, #8]
 800e5da:	4613      	mov	r3, r2
 800e5dc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e5de:	88fb      	ldrh	r3, [r7, #6]
 800e5e0:	68ba      	ldr	r2, [r7, #8]
 800e5e2:	2100      	movs	r1, #0
 800e5e4:	68f8      	ldr	r0, [r7, #12]
 800e5e6:	f004 fe9a 	bl	801331e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e5ea:	2300      	movs	r3, #0
}
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	3710      	adds	r7, #16
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}

0800e5f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b082      	sub	sp, #8
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	2204      	movs	r2, #4
 800e600:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e604:	2300      	movs	r3, #0
 800e606:	2200      	movs	r2, #0
 800e608:	2100      	movs	r1, #0
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	f004 fe64 	bl	80132d8 <USBD_LL_Transmit>

  return USBD_OK;
 800e610:	2300      	movs	r3, #0
}
 800e612:	4618      	mov	r0, r3
 800e614:	3708      	adds	r7, #8
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}

0800e61a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e61a:	b580      	push	{r7, lr}
 800e61c:	b082      	sub	sp, #8
 800e61e:	af00      	add	r7, sp, #0
 800e620:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	2205      	movs	r2, #5
 800e626:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e62a:	2300      	movs	r3, #0
 800e62c:	2200      	movs	r2, #0
 800e62e:	2100      	movs	r1, #0
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f004 fe74 	bl	801331e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e636:	2300      	movs	r3, #0
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3708      	adds	r7, #8
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}

0800e640 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e640:	b480      	push	{r7}
 800e642:	b087      	sub	sp, #28
 800e644:	af00      	add	r7, sp, #0
 800e646:	60f8      	str	r0, [r7, #12]
 800e648:	60b9      	str	r1, [r7, #8]
 800e64a:	4613      	mov	r3, r2
 800e64c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e64e:	2301      	movs	r3, #1
 800e650:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e652:	2300      	movs	r3, #0
 800e654:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800e656:	4b1e      	ldr	r3, [pc, #120]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e658:	7a5b      	ldrb	r3, [r3, #9]
 800e65a:	b2db      	uxtb	r3, r3
 800e65c:	2b01      	cmp	r3, #1
 800e65e:	d831      	bhi.n	800e6c4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e660:	4b1b      	ldr	r3, [pc, #108]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e662:	7a5b      	ldrb	r3, [r3, #9]
 800e664:	b2db      	uxtb	r3, r3
 800e666:	461a      	mov	r2, r3
 800e668:	4b19      	ldr	r3, [pc, #100]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e66a:	2100      	movs	r1, #0
 800e66c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800e66e:	4b18      	ldr	r3, [pc, #96]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e670:	7a5b      	ldrb	r3, [r3, #9]
 800e672:	b2db      	uxtb	r3, r3
 800e674:	4a16      	ldr	r2, [pc, #88]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e676:	009b      	lsls	r3, r3, #2
 800e678:	4413      	add	r3, r2
 800e67a:	68fa      	ldr	r2, [r7, #12]
 800e67c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800e67e:	4b14      	ldr	r3, [pc, #80]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e680:	7a5b      	ldrb	r3, [r3, #9]
 800e682:	b2db      	uxtb	r3, r3
 800e684:	461a      	mov	r2, r3
 800e686:	4b12      	ldr	r3, [pc, #72]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e688:	4413      	add	r3, r2
 800e68a:	79fa      	ldrb	r2, [r7, #7]
 800e68c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e68e:	4b10      	ldr	r3, [pc, #64]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e690:	7a5b      	ldrb	r3, [r3, #9]
 800e692:	b2db      	uxtb	r3, r3
 800e694:	1c5a      	adds	r2, r3, #1
 800e696:	b2d1      	uxtb	r1, r2
 800e698:	4a0d      	ldr	r2, [pc, #52]	; (800e6d0 <FATFS_LinkDriverEx+0x90>)
 800e69a:	7251      	strb	r1, [r2, #9]
 800e69c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e69e:	7dbb      	ldrb	r3, [r7, #22]
 800e6a0:	3330      	adds	r3, #48	; 0x30
 800e6a2:	b2da      	uxtb	r2, r3
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e6a8:	68bb      	ldr	r3, [r7, #8]
 800e6aa:	3301      	adds	r3, #1
 800e6ac:	223a      	movs	r2, #58	; 0x3a
 800e6ae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	3302      	adds	r3, #2
 800e6b4:	222f      	movs	r2, #47	; 0x2f
 800e6b6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	3303      	adds	r3, #3
 800e6bc:	2200      	movs	r2, #0
 800e6be:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800e6c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	371c      	adds	r7, #28
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	bc80      	pop	{r7}
 800e6ce:	4770      	bx	lr
 800e6d0:	20000468 	.word	0x20000468

0800e6d4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b082      	sub	sp, #8
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
 800e6dc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e6de:	2200      	movs	r2, #0
 800e6e0:	6839      	ldr	r1, [r7, #0]
 800e6e2:	6878      	ldr	r0, [r7, #4]
 800e6e4:	f7ff ffac 	bl	800e640 <FATFS_LinkDriverEx>
 800e6e8:	4603      	mov	r3, r0
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3708      	adds	r7, #8
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	bd80      	pop	{r7, pc}
	...

0800e6f4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800e6f4:	b580      	push	{r7, lr}
 800e6f6:	b082      	sub	sp, #8
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	4603      	mov	r3, r0
 800e6fc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800e6fe:	4b0b      	ldr	r3, [pc, #44]	; (800e72c <SD_initialize+0x38>)
 800e700:	2201      	movs	r2, #1
 800e702:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800e704:	f7fd ff1c 	bl	800c540 <BSP_SD_Init>
 800e708:	4603      	mov	r3, r0
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d107      	bne.n	800e71e <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800e70e:	4b07      	ldr	r3, [pc, #28]	; (800e72c <SD_initialize+0x38>)
 800e710:	781b      	ldrb	r3, [r3, #0]
 800e712:	b2db      	uxtb	r3, r3
 800e714:	f023 0301 	bic.w	r3, r3, #1
 800e718:	b2da      	uxtb	r2, r3
 800e71a:	4b04      	ldr	r3, [pc, #16]	; (800e72c <SD_initialize+0x38>)
 800e71c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800e71e:	4b03      	ldr	r3, [pc, #12]	; (800e72c <SD_initialize+0x38>)
 800e720:	781b      	ldrb	r3, [r3, #0]
 800e722:	b2db      	uxtb	r3, r3
}
 800e724:	4618      	mov	r0, r3
 800e726:	3708      	adds	r7, #8
 800e728:	46bd      	mov	sp, r7
 800e72a:	bd80      	pop	{r7, pc}
 800e72c:	2000011f 	.word	0x2000011f

0800e730 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b082      	sub	sp, #8
 800e734:	af00      	add	r7, sp, #0
 800e736:	4603      	mov	r3, r0
 800e738:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800e73a:	4b0b      	ldr	r3, [pc, #44]	; (800e768 <SD_status+0x38>)
 800e73c:	2201      	movs	r2, #1
 800e73e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800e740:	f7fd ff60 	bl	800c604 <BSP_SD_GetCardState>
 800e744:	4603      	mov	r3, r0
 800e746:	2b00      	cmp	r3, #0
 800e748:	d107      	bne.n	800e75a <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800e74a:	4b07      	ldr	r3, [pc, #28]	; (800e768 <SD_status+0x38>)
 800e74c:	781b      	ldrb	r3, [r3, #0]
 800e74e:	b2db      	uxtb	r3, r3
 800e750:	f023 0301 	bic.w	r3, r3, #1
 800e754:	b2da      	uxtb	r2, r3
 800e756:	4b04      	ldr	r3, [pc, #16]	; (800e768 <SD_status+0x38>)
 800e758:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800e75a:	4b03      	ldr	r3, [pc, #12]	; (800e768 <SD_status+0x38>)
 800e75c:	781b      	ldrb	r3, [r3, #0]
 800e75e:	b2db      	uxtb	r3, r3
}
 800e760:	4618      	mov	r0, r3
 800e762:	3708      	adds	r7, #8
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}
 800e768:	2000011f 	.word	0x2000011f

0800e76c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b086      	sub	sp, #24
 800e770:	af00      	add	r7, sp, #0
 800e772:	60b9      	str	r1, [r7, #8]
 800e774:	607a      	str	r2, [r7, #4]
 800e776:	603b      	str	r3, [r7, #0]
 800e778:	4603      	mov	r3, r0
 800e77a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e77c:	2301      	movs	r3, #1
 800e77e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800e780:	4b0f      	ldr	r3, [pc, #60]	; (800e7c0 <SD_read+0x54>)
 800e782:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800e784:	4b0f      	ldr	r3, [pc, #60]	; (800e7c4 <SD_read+0x58>)
 800e786:	683a      	ldr	r2, [r7, #0]
 800e788:	6879      	ldr	r1, [r7, #4]
 800e78a:	68b8      	ldr	r0, [r7, #8]
 800e78c:	f7fd fefe 	bl	800c58c <BSP_SD_ReadBlocks>
 800e790:	4603      	mov	r3, r0
 800e792:	2b00      	cmp	r3, #0
 800e794:	d10e      	bne.n	800e7b4 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800e796:	e006      	b.n	800e7a6 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800e798:	693b      	ldr	r3, [r7, #16]
 800e79a:	1e5a      	subs	r2, r3, #1
 800e79c:	613a      	str	r2, [r7, #16]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d101      	bne.n	800e7a6 <SD_read+0x3a>
      {
        return RES_ERROR;
 800e7a2:	2301      	movs	r3, #1
 800e7a4:	e007      	b.n	800e7b6 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800e7a6:	f7fd ff2d 	bl	800c604 <BSP_SD_GetCardState>
 800e7aa:	4603      	mov	r3, r0
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d1f3      	bne.n	800e798 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800e7b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	3718      	adds	r7, #24
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	bd80      	pop	{r7, pc}
 800e7be:	bf00      	nop
 800e7c0:	000186a0 	.word	0x000186a0
 800e7c4:	05f5e100 	.word	0x05f5e100

0800e7c8 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b086      	sub	sp, #24
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	60b9      	str	r1, [r7, #8]
 800e7d0:	607a      	str	r2, [r7, #4]
 800e7d2:	603b      	str	r3, [r7, #0]
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800e7d8:	2301      	movs	r3, #1
 800e7da:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800e7dc:	4b0f      	ldr	r3, [pc, #60]	; (800e81c <SD_write+0x54>)
 800e7de:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800e7e0:	4b0f      	ldr	r3, [pc, #60]	; (800e820 <SD_write+0x58>)
 800e7e2:	683a      	ldr	r2, [r7, #0]
 800e7e4:	6879      	ldr	r1, [r7, #4]
 800e7e6:	68b8      	ldr	r0, [r7, #8]
 800e7e8:	f7fd feee 	bl	800c5c8 <BSP_SD_WriteBlocks>
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d10e      	bne.n	800e810 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800e7f2:	e006      	b.n	800e802 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800e7f4:	693b      	ldr	r3, [r7, #16]
 800e7f6:	1e5a      	subs	r2, r3, #1
 800e7f8:	613a      	str	r2, [r7, #16]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d101      	bne.n	800e802 <SD_write+0x3a>
      {
        return RES_ERROR;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e007      	b.n	800e812 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800e802:	f7fd feff 	bl	800c604 <BSP_SD_GetCardState>
 800e806:	4603      	mov	r3, r0
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d1f3      	bne.n	800e7f4 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800e80c:	2300      	movs	r3, #0
 800e80e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800e810:	7dfb      	ldrb	r3, [r7, #23]
}
 800e812:	4618      	mov	r0, r3
 800e814:	3718      	adds	r7, #24
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}
 800e81a:	bf00      	nop
 800e81c:	000186a0 	.word	0x000186a0
 800e820:	05f5e100 	.word	0x05f5e100

0800e824 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b08c      	sub	sp, #48	; 0x30
 800e828:	af00      	add	r7, sp, #0
 800e82a:	4603      	mov	r3, r0
 800e82c:	603a      	str	r2, [r7, #0]
 800e82e:	71fb      	strb	r3, [r7, #7]
 800e830:	460b      	mov	r3, r1
 800e832:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800e834:	2301      	movs	r3, #1
 800e836:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800e83a:	4b24      	ldr	r3, [pc, #144]	; (800e8cc <SD_ioctl+0xa8>)
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	b2db      	uxtb	r3, r3
 800e840:	f003 0301 	and.w	r3, r3, #1
 800e844:	2b00      	cmp	r3, #0
 800e846:	d001      	beq.n	800e84c <SD_ioctl+0x28>
 800e848:	2303      	movs	r3, #3
 800e84a:	e03b      	b.n	800e8c4 <SD_ioctl+0xa0>
  
  switch (cmd)
 800e84c:	79bb      	ldrb	r3, [r7, #6]
 800e84e:	2b03      	cmp	r3, #3
 800e850:	d833      	bhi.n	800e8ba <SD_ioctl+0x96>
 800e852:	a201      	add	r2, pc, #4	; (adr r2, 800e858 <SD_ioctl+0x34>)
 800e854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e858:	0800e869 	.word	0x0800e869
 800e85c:	0800e871 	.word	0x0800e871
 800e860:	0800e889 	.word	0x0800e889
 800e864:	0800e8a3 	.word	0x0800e8a3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800e868:	2300      	movs	r3, #0
 800e86a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e86e:	e027      	b.n	800e8c0 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800e870:	f107 030c 	add.w	r3, r7, #12
 800e874:	4618      	mov	r0, r3
 800e876:	f7fd fed5 	bl	800c624 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800e87a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e880:	2300      	movs	r3, #0
 800e882:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e886:	e01b      	b.n	800e8c0 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e888:	f107 030c 	add.w	r3, r7, #12
 800e88c:	4618      	mov	r0, r3
 800e88e:	f7fd fec9 	bl	800c624 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800e892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e894:	b29a      	uxth	r2, r3
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800e89a:	2300      	movs	r3, #0
 800e89c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e8a0:	e00e      	b.n	800e8c0 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800e8a2:	f107 030c 	add.w	r3, r7, #12
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f7fd febc 	bl	800c624 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800e8ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800e8b8:	e002      	b.n	800e8c0 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800e8ba:	2304      	movs	r3, #4
 800e8bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800e8c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	3730      	adds	r7, #48	; 0x30
 800e8c8:	46bd      	mov	sp, r7
 800e8ca:	bd80      	pop	{r7, pc}
 800e8cc:	2000011f 	.word	0x2000011f

0800e8d0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800e8d0:	b480      	push	{r7}
 800e8d2:	b083      	sub	sp, #12
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	4603      	mov	r3, r0
 800e8d8:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800e8da:	88fb      	ldrh	r3, [r7, #6]
 800e8dc:	ba5b      	rev16	r3, r3
 800e8de:	b29b      	uxth	r3, r3
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	370c      	adds	r7, #12
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bc80      	pop	{r7}
 800e8e8:	4770      	bx	lr

0800e8ea <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800e8ea:	b580      	push	{r7, lr}
 800e8ec:	b082      	sub	sp, #8
 800e8ee:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800e8f4:	f000 f8a4 	bl	800ea40 <mem_init>
  memp_init();
 800e8f8:	f000 fb34 	bl	800ef64 <memp_init>
  pbuf_init();
  netif_init();
 800e8fc:	f000 fbec 	bl	800f0d8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800e900:	f001 fb8c 	bl	801001c <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800e904:	f001 fabe 	bl	800fe84 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800e908:	bf00      	nop
 800e90a:	3708      	adds	r7, #8
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b084      	sub	sp, #16
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800e918:	4b40      	ldr	r3, [pc, #256]	; (800ea1c <plug_holes+0x10c>)
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	687a      	ldr	r2, [r7, #4]
 800e91e:	429a      	cmp	r2, r3
 800e920:	d206      	bcs.n	800e930 <plug_holes+0x20>
 800e922:	4b3f      	ldr	r3, [pc, #252]	; (800ea20 <plug_holes+0x110>)
 800e924:	f240 125d 	movw	r2, #349	; 0x15d
 800e928:	493e      	ldr	r1, [pc, #248]	; (800ea24 <plug_holes+0x114>)
 800e92a:	483f      	ldr	r0, [pc, #252]	; (800ea28 <plug_holes+0x118>)
 800e92c:	f005 faaa 	bl	8013e84 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800e930:	4b3e      	ldr	r3, [pc, #248]	; (800ea2c <plug_holes+0x11c>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	687a      	ldr	r2, [r7, #4]
 800e936:	429a      	cmp	r2, r3
 800e938:	d306      	bcc.n	800e948 <plug_holes+0x38>
 800e93a:	4b39      	ldr	r3, [pc, #228]	; (800ea20 <plug_holes+0x110>)
 800e93c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800e940:	493b      	ldr	r1, [pc, #236]	; (800ea30 <plug_holes+0x120>)
 800e942:	4839      	ldr	r0, [pc, #228]	; (800ea28 <plug_holes+0x118>)
 800e944:	f005 fa9e 	bl	8013e84 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	791b      	ldrb	r3, [r3, #4]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d006      	beq.n	800e95e <plug_holes+0x4e>
 800e950:	4b33      	ldr	r3, [pc, #204]	; (800ea20 <plug_holes+0x110>)
 800e952:	f240 125f 	movw	r2, #351	; 0x15f
 800e956:	4937      	ldr	r1, [pc, #220]	; (800ea34 <plug_holes+0x124>)
 800e958:	4833      	ldr	r0, [pc, #204]	; (800ea28 <plug_holes+0x118>)
 800e95a:	f005 fa93 	bl	8013e84 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	881b      	ldrh	r3, [r3, #0]
 800e962:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800e966:	d906      	bls.n	800e976 <plug_holes+0x66>
 800e968:	4b2d      	ldr	r3, [pc, #180]	; (800ea20 <plug_holes+0x110>)
 800e96a:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800e96e:	4932      	ldr	r1, [pc, #200]	; (800ea38 <plug_holes+0x128>)
 800e970:	482d      	ldr	r0, [pc, #180]	; (800ea28 <plug_holes+0x118>)
 800e972:	f005 fa87 	bl	8013e84 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800e976:	4b29      	ldr	r3, [pc, #164]	; (800ea1c <plug_holes+0x10c>)
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	687a      	ldr	r2, [r7, #4]
 800e97c:	8812      	ldrh	r2, [r2, #0]
 800e97e:	4413      	add	r3, r2
 800e980:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800e982:	687a      	ldr	r2, [r7, #4]
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	429a      	cmp	r2, r3
 800e988:	d01f      	beq.n	800e9ca <plug_holes+0xba>
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	791b      	ldrb	r3, [r3, #4]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d11b      	bne.n	800e9ca <plug_holes+0xba>
 800e992:	4b26      	ldr	r3, [pc, #152]	; (800ea2c <plug_holes+0x11c>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	68fa      	ldr	r2, [r7, #12]
 800e998:	429a      	cmp	r2, r3
 800e99a:	d016      	beq.n	800e9ca <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800e99c:	4b27      	ldr	r3, [pc, #156]	; (800ea3c <plug_holes+0x12c>)
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	68fa      	ldr	r2, [r7, #12]
 800e9a2:	429a      	cmp	r2, r3
 800e9a4:	d102      	bne.n	800e9ac <plug_holes+0x9c>
      lfree = mem;
 800e9a6:	4a25      	ldr	r2, [pc, #148]	; (800ea3c <plug_holes+0x12c>)
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	881a      	ldrh	r2, [r3, #0]
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	4a19      	ldr	r2, [pc, #100]	; (800ea1c <plug_holes+0x10c>)
 800e9b8:	6812      	ldr	r2, [r2, #0]
 800e9ba:	1a99      	subs	r1, r3, r2
 800e9bc:	4b17      	ldr	r3, [pc, #92]	; (800ea1c <plug_holes+0x10c>)
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	68fa      	ldr	r2, [r7, #12]
 800e9c2:	8812      	ldrh	r2, [r2, #0]
 800e9c4:	4413      	add	r3, r2
 800e9c6:	b28a      	uxth	r2, r1
 800e9c8:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800e9ca:	4b14      	ldr	r3, [pc, #80]	; (800ea1c <plug_holes+0x10c>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	687a      	ldr	r2, [r7, #4]
 800e9d0:	8852      	ldrh	r2, [r2, #2]
 800e9d2:	4413      	add	r3, r2
 800e9d4:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800e9d6:	68ba      	ldr	r2, [r7, #8]
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	429a      	cmp	r2, r3
 800e9dc:	d01a      	beq.n	800ea14 <plug_holes+0x104>
 800e9de:	68bb      	ldr	r3, [r7, #8]
 800e9e0:	791b      	ldrb	r3, [r3, #4]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d116      	bne.n	800ea14 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800e9e6:	4b15      	ldr	r3, [pc, #84]	; (800ea3c <plug_holes+0x12c>)
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	687a      	ldr	r2, [r7, #4]
 800e9ec:	429a      	cmp	r2, r3
 800e9ee:	d102      	bne.n	800e9f6 <plug_holes+0xe6>
      lfree = pmem;
 800e9f0:	4a12      	ldr	r2, [pc, #72]	; (800ea3c <plug_holes+0x12c>)
 800e9f2:	68bb      	ldr	r3, [r7, #8]
 800e9f4:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	881a      	ldrh	r2, [r3, #0]
 800e9fa:	68bb      	ldr	r3, [r7, #8]
 800e9fc:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800e9fe:	68bb      	ldr	r3, [r7, #8]
 800ea00:	4a06      	ldr	r2, [pc, #24]	; (800ea1c <plug_holes+0x10c>)
 800ea02:	6812      	ldr	r2, [r2, #0]
 800ea04:	1a99      	subs	r1, r3, r2
 800ea06:	4b05      	ldr	r3, [pc, #20]	; (800ea1c <plug_holes+0x10c>)
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	687a      	ldr	r2, [r7, #4]
 800ea0c:	8812      	ldrh	r2, [r2, #0]
 800ea0e:	4413      	add	r3, r2
 800ea10:	b28a      	uxth	r2, r1
 800ea12:	805a      	strh	r2, [r3, #2]
  }
}
 800ea14:	bf00      	nop
 800ea16:	3710      	adds	r7, #16
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	bd80      	pop	{r7, pc}
 800ea1c:	20000474 	.word	0x20000474
 800ea20:	08016078 	.word	0x08016078
 800ea24:	080160a8 	.word	0x080160a8
 800ea28:	080160c0 	.word	0x080160c0
 800ea2c:	20000478 	.word	0x20000478
 800ea30:	080160e8 	.word	0x080160e8
 800ea34:	08016104 	.word	0x08016104
 800ea38:	08016120 	.word	0x08016120
 800ea3c:	2000047c 	.word	0x2000047c

0800ea40 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b083      	sub	sp, #12
 800ea44:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ea46:	4b18      	ldr	r3, [pc, #96]	; (800eaa8 <mem_init+0x68>)
 800ea48:	3303      	adds	r3, #3
 800ea4a:	f023 0303 	bic.w	r3, r3, #3
 800ea4e:	461a      	mov	r2, r3
 800ea50:	4b16      	ldr	r3, [pc, #88]	; (800eaac <mem_init+0x6c>)
 800ea52:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ea54:	4b15      	ldr	r3, [pc, #84]	; (800eaac <mem_init+0x6c>)
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ea60:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800ea6e:	4b0f      	ldr	r3, [pc, #60]	; (800eaac <mem_init+0x6c>)
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800ea76:	4a0e      	ldr	r2, [pc, #56]	; (800eab0 <mem_init+0x70>)
 800ea78:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800ea7a:	4b0d      	ldr	r3, [pc, #52]	; (800eab0 <mem_init+0x70>)
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	2201      	movs	r2, #1
 800ea80:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ea82:	4b0b      	ldr	r3, [pc, #44]	; (800eab0 <mem_init+0x70>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ea8a:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ea8c:	4b08      	ldr	r3, [pc, #32]	; (800eab0 <mem_init+0x70>)
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ea94:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ea96:	4b05      	ldr	r3, [pc, #20]	; (800eaac <mem_init+0x6c>)
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	4a06      	ldr	r2, [pc, #24]	; (800eab4 <mem_init+0x74>)
 800ea9c:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800ea9e:	bf00      	nop
 800eaa0:	370c      	adds	r7, #12
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bc80      	pop	{r7}
 800eaa6:	4770      	bx	lr
 800eaa8:	200046d8 	.word	0x200046d8
 800eaac:	20000474 	.word	0x20000474
 800eab0:	20000478 	.word	0x20000478
 800eab4:	2000047c 	.word	0x2000047c

0800eab8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b084      	sub	sp, #16
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d043      	beq.n	800eb4e <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	f003 0303 	and.w	r3, r3, #3
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d006      	beq.n	800eade <mem_free+0x26>
 800ead0:	4b22      	ldr	r3, [pc, #136]	; (800eb5c <mem_free+0xa4>)
 800ead2:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800ead6:	4922      	ldr	r1, [pc, #136]	; (800eb60 <mem_free+0xa8>)
 800ead8:	4822      	ldr	r0, [pc, #136]	; (800eb64 <mem_free+0xac>)
 800eada:	f005 f9d3 	bl	8013e84 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800eade:	4b22      	ldr	r3, [pc, #136]	; (800eb68 <mem_free+0xb0>)
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	687a      	ldr	r2, [r7, #4]
 800eae4:	429a      	cmp	r2, r3
 800eae6:	d304      	bcc.n	800eaf2 <mem_free+0x3a>
 800eae8:	4b20      	ldr	r3, [pc, #128]	; (800eb6c <mem_free+0xb4>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	687a      	ldr	r2, [r7, #4]
 800eaee:	429a      	cmp	r2, r3
 800eaf0:	d306      	bcc.n	800eb00 <mem_free+0x48>
 800eaf2:	4b1a      	ldr	r3, [pc, #104]	; (800eb5c <mem_free+0xa4>)
 800eaf4:	f240 12af 	movw	r2, #431	; 0x1af
 800eaf8:	491d      	ldr	r1, [pc, #116]	; (800eb70 <mem_free+0xb8>)
 800eafa:	481a      	ldr	r0, [pc, #104]	; (800eb64 <mem_free+0xac>)
 800eafc:	f005 f9c2 	bl	8013e84 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800eb00:	4b19      	ldr	r3, [pc, #100]	; (800eb68 <mem_free+0xb0>)
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	687a      	ldr	r2, [r7, #4]
 800eb06:	429a      	cmp	r2, r3
 800eb08:	d323      	bcc.n	800eb52 <mem_free+0x9a>
 800eb0a:	4b18      	ldr	r3, [pc, #96]	; (800eb6c <mem_free+0xb4>)
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	687a      	ldr	r2, [r7, #4]
 800eb10:	429a      	cmp	r2, r3
 800eb12:	d21e      	bcs.n	800eb52 <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	3b08      	subs	r3, #8
 800eb18:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	791b      	ldrb	r3, [r3, #4]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d106      	bne.n	800eb30 <mem_free+0x78>
 800eb22:	4b0e      	ldr	r3, [pc, #56]	; (800eb5c <mem_free+0xa4>)
 800eb24:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800eb28:	4912      	ldr	r1, [pc, #72]	; (800eb74 <mem_free+0xbc>)
 800eb2a:	480e      	ldr	r0, [pc, #56]	; (800eb64 <mem_free+0xac>)
 800eb2c:	f005 f9aa 	bl	8013e84 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	2200      	movs	r2, #0
 800eb34:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800eb36:	4b10      	ldr	r3, [pc, #64]	; (800eb78 <mem_free+0xc0>)
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	68fa      	ldr	r2, [r7, #12]
 800eb3c:	429a      	cmp	r2, r3
 800eb3e:	d202      	bcs.n	800eb46 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800eb40:	4a0d      	ldr	r2, [pc, #52]	; (800eb78 <mem_free+0xc0>)
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800eb46:	68f8      	ldr	r0, [r7, #12]
 800eb48:	f7ff fee2 	bl	800e910 <plug_holes>
 800eb4c:	e002      	b.n	800eb54 <mem_free+0x9c>
    return;
 800eb4e:	bf00      	nop
 800eb50:	e000      	b.n	800eb54 <mem_free+0x9c>
    return;
 800eb52:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800eb54:	3710      	adds	r7, #16
 800eb56:	46bd      	mov	sp, r7
 800eb58:	bd80      	pop	{r7, pc}
 800eb5a:	bf00      	nop
 800eb5c:	08016078 	.word	0x08016078
 800eb60:	0801614c 	.word	0x0801614c
 800eb64:	080160c0 	.word	0x080160c0
 800eb68:	20000474 	.word	0x20000474
 800eb6c:	20000478 	.word	0x20000478
 800eb70:	08016170 	.word	0x08016170
 800eb74:	08016188 	.word	0x08016188
 800eb78:	2000047c 	.word	0x2000047c

0800eb7c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b086      	sub	sp, #24
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
 800eb84:	460b      	mov	r3, r1
 800eb86:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800eb88:	887b      	ldrh	r3, [r7, #2]
 800eb8a:	3303      	adds	r3, #3
 800eb8c:	b29b      	uxth	r3, r3
 800eb8e:	f023 0303 	bic.w	r3, r3, #3
 800eb92:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800eb94:	887b      	ldrh	r3, [r7, #2]
 800eb96:	2b0b      	cmp	r3, #11
 800eb98:	d801      	bhi.n	800eb9e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800eb9a:	230c      	movs	r3, #12
 800eb9c:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800eb9e:	887b      	ldrh	r3, [r7, #2]
 800eba0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800eba4:	d901      	bls.n	800ebaa <mem_trim+0x2e>
    return NULL;
 800eba6:	2300      	movs	r3, #0
 800eba8:	e0b1      	b.n	800ed0e <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ebaa:	4b5b      	ldr	r3, [pc, #364]	; (800ed18 <mem_trim+0x19c>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	687a      	ldr	r2, [r7, #4]
 800ebb0:	429a      	cmp	r2, r3
 800ebb2:	d304      	bcc.n	800ebbe <mem_trim+0x42>
 800ebb4:	4b59      	ldr	r3, [pc, #356]	; (800ed1c <mem_trim+0x1a0>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	687a      	ldr	r2, [r7, #4]
 800ebba:	429a      	cmp	r2, r3
 800ebbc:	d306      	bcc.n	800ebcc <mem_trim+0x50>
 800ebbe:	4b58      	ldr	r3, [pc, #352]	; (800ed20 <mem_trim+0x1a4>)
 800ebc0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800ebc4:	4957      	ldr	r1, [pc, #348]	; (800ed24 <mem_trim+0x1a8>)
 800ebc6:	4858      	ldr	r0, [pc, #352]	; (800ed28 <mem_trim+0x1ac>)
 800ebc8:	f005 f95c 	bl	8013e84 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ebcc:	4b52      	ldr	r3, [pc, #328]	; (800ed18 <mem_trim+0x19c>)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	687a      	ldr	r2, [r7, #4]
 800ebd2:	429a      	cmp	r2, r3
 800ebd4:	d304      	bcc.n	800ebe0 <mem_trim+0x64>
 800ebd6:	4b51      	ldr	r3, [pc, #324]	; (800ed1c <mem_trim+0x1a0>)
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	687a      	ldr	r2, [r7, #4]
 800ebdc:	429a      	cmp	r2, r3
 800ebde:	d301      	bcc.n	800ebe4 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	e094      	b.n	800ed0e <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	3b08      	subs	r3, #8
 800ebe8:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	4a4a      	ldr	r2, [pc, #296]	; (800ed18 <mem_trim+0x19c>)
 800ebee:	6812      	ldr	r2, [r2, #0]
 800ebf0:	1a9b      	subs	r3, r3, r2
 800ebf2:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800ebf4:	697b      	ldr	r3, [r7, #20]
 800ebf6:	881a      	ldrh	r2, [r3, #0]
 800ebf8:	8a7b      	ldrh	r3, [r7, #18]
 800ebfa:	1ad3      	subs	r3, r2, r3
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	3b08      	subs	r3, #8
 800ec00:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800ec02:	887a      	ldrh	r2, [r7, #2]
 800ec04:	8a3b      	ldrh	r3, [r7, #16]
 800ec06:	429a      	cmp	r2, r3
 800ec08:	d906      	bls.n	800ec18 <mem_trim+0x9c>
 800ec0a:	4b45      	ldr	r3, [pc, #276]	; (800ed20 <mem_trim+0x1a4>)
 800ec0c:	f240 2206 	movw	r2, #518	; 0x206
 800ec10:	4946      	ldr	r1, [pc, #280]	; (800ed2c <mem_trim+0x1b0>)
 800ec12:	4845      	ldr	r0, [pc, #276]	; (800ed28 <mem_trim+0x1ac>)
 800ec14:	f005 f936 	bl	8013e84 <iprintf>
  if (newsize > size) {
 800ec18:	887a      	ldrh	r2, [r7, #2]
 800ec1a:	8a3b      	ldrh	r3, [r7, #16]
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d901      	bls.n	800ec24 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800ec20:	2300      	movs	r3, #0
 800ec22:	e074      	b.n	800ed0e <mem_trim+0x192>
  }
  if (newsize == size) {
 800ec24:	887a      	ldrh	r2, [r7, #2]
 800ec26:	8a3b      	ldrh	r3, [r7, #16]
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	d101      	bne.n	800ec30 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	e06e      	b.n	800ed0e <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800ec30:	4b39      	ldr	r3, [pc, #228]	; (800ed18 <mem_trim+0x19c>)
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	697a      	ldr	r2, [r7, #20]
 800ec36:	8812      	ldrh	r2, [r2, #0]
 800ec38:	4413      	add	r3, r2
 800ec3a:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	791b      	ldrb	r3, [r3, #4]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d131      	bne.n	800eca8 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	881b      	ldrh	r3, [r3, #0]
 800ec48:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ec4a:	8a7a      	ldrh	r2, [r7, #18]
 800ec4c:	887b      	ldrh	r3, [r7, #2]
 800ec4e:	4413      	add	r3, r2
 800ec50:	b29b      	uxth	r3, r3
 800ec52:	3308      	adds	r3, #8
 800ec54:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800ec56:	4b36      	ldr	r3, [pc, #216]	; (800ed30 <mem_trim+0x1b4>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	68fa      	ldr	r2, [r7, #12]
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	d105      	bne.n	800ec6c <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800ec60:	4b2d      	ldr	r3, [pc, #180]	; (800ed18 <mem_trim+0x19c>)
 800ec62:	681a      	ldr	r2, [r3, #0]
 800ec64:	897b      	ldrh	r3, [r7, #10]
 800ec66:	4413      	add	r3, r2
 800ec68:	4a31      	ldr	r2, [pc, #196]	; (800ed30 <mem_trim+0x1b4>)
 800ec6a:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800ec6c:	4b2a      	ldr	r3, [pc, #168]	; (800ed18 <mem_trim+0x19c>)
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	897b      	ldrh	r3, [r7, #10]
 800ec72:	4413      	add	r3, r2
 800ec74:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2200      	movs	r2, #0
 800ec7a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	893a      	ldrh	r2, [r7, #8]
 800ec80:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	8a7a      	ldrh	r2, [r7, #18]
 800ec86:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800ec88:	697b      	ldr	r3, [r7, #20]
 800ec8a:	897a      	ldrh	r2, [r7, #10]
 800ec8c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	881b      	ldrh	r3, [r3, #0]
 800ec92:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ec96:	d039      	beq.n	800ed0c <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800ec98:	4b1f      	ldr	r3, [pc, #124]	; (800ed18 <mem_trim+0x19c>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	68fa      	ldr	r2, [r7, #12]
 800ec9e:	8812      	ldrh	r2, [r2, #0]
 800eca0:	4413      	add	r3, r2
 800eca2:	897a      	ldrh	r2, [r7, #10]
 800eca4:	805a      	strh	r2, [r3, #2]
 800eca6:	e031      	b.n	800ed0c <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800eca8:	887b      	ldrh	r3, [r7, #2]
 800ecaa:	f103 0214 	add.w	r2, r3, #20
 800ecae:	8a3b      	ldrh	r3, [r7, #16]
 800ecb0:	429a      	cmp	r2, r3
 800ecb2:	d82b      	bhi.n	800ed0c <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800ecb4:	8a7a      	ldrh	r2, [r7, #18]
 800ecb6:	887b      	ldrh	r3, [r7, #2]
 800ecb8:	4413      	add	r3, r2
 800ecba:	b29b      	uxth	r3, r3
 800ecbc:	3308      	adds	r3, #8
 800ecbe:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800ecc0:	4b15      	ldr	r3, [pc, #84]	; (800ed18 <mem_trim+0x19c>)
 800ecc2:	681a      	ldr	r2, [r3, #0]
 800ecc4:	897b      	ldrh	r3, [r7, #10]
 800ecc6:	4413      	add	r3, r2
 800ecc8:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800ecca:	4b19      	ldr	r3, [pc, #100]	; (800ed30 <mem_trim+0x1b4>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	68fa      	ldr	r2, [r7, #12]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d202      	bcs.n	800ecda <mem_trim+0x15e>
      lfree = mem2;
 800ecd4:	4a16      	ldr	r2, [pc, #88]	; (800ed30 <mem_trim+0x1b4>)
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	2200      	movs	r2, #0
 800ecde:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	881a      	ldrh	r2, [r3, #0]
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	8a7a      	ldrh	r2, [r7, #18]
 800ecec:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	897a      	ldrh	r2, [r7, #10]
 800ecf2:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	881b      	ldrh	r3, [r3, #0]
 800ecf8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ecfc:	d006      	beq.n	800ed0c <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800ecfe:	4b06      	ldr	r3, [pc, #24]	; (800ed18 <mem_trim+0x19c>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	68fa      	ldr	r2, [r7, #12]
 800ed04:	8812      	ldrh	r2, [r2, #0]
 800ed06:	4413      	add	r3, r2
 800ed08:	897a      	ldrh	r2, [r7, #10]
 800ed0a:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800ed0c:	687b      	ldr	r3, [r7, #4]
}
 800ed0e:	4618      	mov	r0, r3
 800ed10:	3718      	adds	r7, #24
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}
 800ed16:	bf00      	nop
 800ed18:	20000474 	.word	0x20000474
 800ed1c:	20000478 	.word	0x20000478
 800ed20:	08016078 	.word	0x08016078
 800ed24:	0801619c 	.word	0x0801619c
 800ed28:	080160c0 	.word	0x080160c0
 800ed2c:	080161b4 	.word	0x080161b4
 800ed30:	2000047c 	.word	0x2000047c

0800ed34 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800ed34:	b580      	push	{r7, lr}
 800ed36:	b088      	sub	sp, #32
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800ed3e:	88fb      	ldrh	r3, [r7, #6]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d101      	bne.n	800ed48 <mem_malloc+0x14>
    return NULL;
 800ed44:	2300      	movs	r3, #0
 800ed46:	e0c8      	b.n	800eeda <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800ed48:	88fb      	ldrh	r3, [r7, #6]
 800ed4a:	3303      	adds	r3, #3
 800ed4c:	b29b      	uxth	r3, r3
 800ed4e:	f023 0303 	bic.w	r3, r3, #3
 800ed52:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800ed54:	88fb      	ldrh	r3, [r7, #6]
 800ed56:	2b0b      	cmp	r3, #11
 800ed58:	d801      	bhi.n	800ed5e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800ed5a:	230c      	movs	r3, #12
 800ed5c:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800ed5e:	88fb      	ldrh	r3, [r7, #6]
 800ed60:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ed64:	d901      	bls.n	800ed6a <mem_malloc+0x36>
    return NULL;
 800ed66:	2300      	movs	r3, #0
 800ed68:	e0b7      	b.n	800eeda <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800ed6a:	4b5e      	ldr	r3, [pc, #376]	; (800eee4 <mem_malloc+0x1b0>)
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	461a      	mov	r2, r3
 800ed70:	4b5d      	ldr	r3, [pc, #372]	; (800eee8 <mem_malloc+0x1b4>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	1ad3      	subs	r3, r2, r3
 800ed76:	83fb      	strh	r3, [r7, #30]
 800ed78:	e0a7      	b.n	800eeca <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800ed7a:	4b5b      	ldr	r3, [pc, #364]	; (800eee8 <mem_malloc+0x1b4>)
 800ed7c:	681a      	ldr	r2, [r3, #0]
 800ed7e:	8bfb      	ldrh	r3, [r7, #30]
 800ed80:	4413      	add	r3, r2
 800ed82:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800ed84:	697b      	ldr	r3, [r7, #20]
 800ed86:	791b      	ldrb	r3, [r3, #4]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	f040 8098 	bne.w	800eebe <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	881b      	ldrh	r3, [r3, #0]
 800ed92:	461a      	mov	r2, r3
 800ed94:	8bfb      	ldrh	r3, [r7, #30]
 800ed96:	1ad3      	subs	r3, r2, r3
 800ed98:	f1a3 0208 	sub.w	r2, r3, #8
 800ed9c:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	f0c0 808d 	bcc.w	800eebe <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	881b      	ldrh	r3, [r3, #0]
 800eda8:	461a      	mov	r2, r3
 800edaa:	8bfb      	ldrh	r3, [r7, #30]
 800edac:	1ad3      	subs	r3, r2, r3
 800edae:	f1a3 0208 	sub.w	r2, r3, #8
 800edb2:	88fb      	ldrh	r3, [r7, #6]
 800edb4:	3314      	adds	r3, #20
 800edb6:	429a      	cmp	r2, r3
 800edb8:	d327      	bcc.n	800ee0a <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800edba:	8bfa      	ldrh	r2, [r7, #30]
 800edbc:	88fb      	ldrh	r3, [r7, #6]
 800edbe:	4413      	add	r3, r2
 800edc0:	b29b      	uxth	r3, r3
 800edc2:	3308      	adds	r3, #8
 800edc4:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800edc6:	4b48      	ldr	r3, [pc, #288]	; (800eee8 <mem_malloc+0x1b4>)
 800edc8:	681a      	ldr	r2, [r3, #0]
 800edca:	8a7b      	ldrh	r3, [r7, #18]
 800edcc:	4413      	add	r3, r2
 800edce:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	2200      	movs	r2, #0
 800edd4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	881a      	ldrh	r2, [r3, #0]
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	8bfa      	ldrh	r2, [r7, #30]
 800ede2:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800ede4:	697b      	ldr	r3, [r7, #20]
 800ede6:	8a7a      	ldrh	r2, [r7, #18]
 800ede8:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800edea:	697b      	ldr	r3, [r7, #20]
 800edec:	2201      	movs	r2, #1
 800edee:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	881b      	ldrh	r3, [r3, #0]
 800edf4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800edf8:	d00a      	beq.n	800ee10 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800edfa:	4b3b      	ldr	r3, [pc, #236]	; (800eee8 <mem_malloc+0x1b4>)
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	68fa      	ldr	r2, [r7, #12]
 800ee00:	8812      	ldrh	r2, [r2, #0]
 800ee02:	4413      	add	r3, r2
 800ee04:	8a7a      	ldrh	r2, [r7, #18]
 800ee06:	805a      	strh	r2, [r3, #2]
 800ee08:	e002      	b.n	800ee10 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	2201      	movs	r2, #1
 800ee0e:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800ee10:	4b34      	ldr	r3, [pc, #208]	; (800eee4 <mem_malloc+0x1b0>)
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	697a      	ldr	r2, [r7, #20]
 800ee16:	429a      	cmp	r2, r3
 800ee18:	d127      	bne.n	800ee6a <mem_malloc+0x136>
          struct mem *cur = lfree;
 800ee1a:	4b32      	ldr	r3, [pc, #200]	; (800eee4 <mem_malloc+0x1b0>)
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800ee20:	e005      	b.n	800ee2e <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800ee22:	4b31      	ldr	r3, [pc, #196]	; (800eee8 <mem_malloc+0x1b4>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	69ba      	ldr	r2, [r7, #24]
 800ee28:	8812      	ldrh	r2, [r2, #0]
 800ee2a:	4413      	add	r3, r2
 800ee2c:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800ee2e:	69bb      	ldr	r3, [r7, #24]
 800ee30:	791b      	ldrb	r3, [r3, #4]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d004      	beq.n	800ee40 <mem_malloc+0x10c>
 800ee36:	4b2d      	ldr	r3, [pc, #180]	; (800eeec <mem_malloc+0x1b8>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	69ba      	ldr	r2, [r7, #24]
 800ee3c:	429a      	cmp	r2, r3
 800ee3e:	d1f0      	bne.n	800ee22 <mem_malloc+0xee>
          }
          lfree = cur;
 800ee40:	4a28      	ldr	r2, [pc, #160]	; (800eee4 <mem_malloc+0x1b0>)
 800ee42:	69bb      	ldr	r3, [r7, #24]
 800ee44:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ee46:	4b27      	ldr	r3, [pc, #156]	; (800eee4 <mem_malloc+0x1b0>)
 800ee48:	681a      	ldr	r2, [r3, #0]
 800ee4a:	4b28      	ldr	r3, [pc, #160]	; (800eeec <mem_malloc+0x1b8>)
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	d00b      	beq.n	800ee6a <mem_malloc+0x136>
 800ee52:	4b24      	ldr	r3, [pc, #144]	; (800eee4 <mem_malloc+0x1b0>)
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	791b      	ldrb	r3, [r3, #4]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d006      	beq.n	800ee6a <mem_malloc+0x136>
 800ee5c:	4b24      	ldr	r3, [pc, #144]	; (800eef0 <mem_malloc+0x1bc>)
 800ee5e:	f240 22cf 	movw	r2, #719	; 0x2cf
 800ee62:	4924      	ldr	r1, [pc, #144]	; (800eef4 <mem_malloc+0x1c0>)
 800ee64:	4824      	ldr	r0, [pc, #144]	; (800eef8 <mem_malloc+0x1c4>)
 800ee66:	f005 f80d 	bl	8013e84 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ee6a:	88fa      	ldrh	r2, [r7, #6]
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	4413      	add	r3, r2
 800ee70:	3308      	adds	r3, #8
 800ee72:	4a1e      	ldr	r2, [pc, #120]	; (800eeec <mem_malloc+0x1b8>)
 800ee74:	6812      	ldr	r2, [r2, #0]
 800ee76:	4293      	cmp	r3, r2
 800ee78:	d906      	bls.n	800ee88 <mem_malloc+0x154>
 800ee7a:	4b1d      	ldr	r3, [pc, #116]	; (800eef0 <mem_malloc+0x1bc>)
 800ee7c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800ee80:	491e      	ldr	r1, [pc, #120]	; (800eefc <mem_malloc+0x1c8>)
 800ee82:	481d      	ldr	r0, [pc, #116]	; (800eef8 <mem_malloc+0x1c4>)
 800ee84:	f004 fffe 	bl	8013e84 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	f003 0303 	and.w	r3, r3, #3
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d006      	beq.n	800eea0 <mem_malloc+0x16c>
 800ee92:	4b17      	ldr	r3, [pc, #92]	; (800eef0 <mem_malloc+0x1bc>)
 800ee94:	f240 22d6 	movw	r2, #726	; 0x2d6
 800ee98:	4919      	ldr	r1, [pc, #100]	; (800ef00 <mem_malloc+0x1cc>)
 800ee9a:	4817      	ldr	r0, [pc, #92]	; (800eef8 <mem_malloc+0x1c4>)
 800ee9c:	f004 fff2 	bl	8013e84 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800eea0:	697b      	ldr	r3, [r7, #20]
 800eea2:	f003 0303 	and.w	r3, r3, #3
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d006      	beq.n	800eeb8 <mem_malloc+0x184>
 800eeaa:	4b11      	ldr	r3, [pc, #68]	; (800eef0 <mem_malloc+0x1bc>)
 800eeac:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800eeb0:	4914      	ldr	r1, [pc, #80]	; (800ef04 <mem_malloc+0x1d0>)
 800eeb2:	4811      	ldr	r0, [pc, #68]	; (800eef8 <mem_malloc+0x1c4>)
 800eeb4:	f004 ffe6 	bl	8013e84 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800eeb8:	697b      	ldr	r3, [r7, #20]
 800eeba:	3308      	adds	r3, #8
 800eebc:	e00d      	b.n	800eeda <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800eebe:	4b0a      	ldr	r3, [pc, #40]	; (800eee8 <mem_malloc+0x1b4>)
 800eec0:	681a      	ldr	r2, [r3, #0]
 800eec2:	8bfb      	ldrh	r3, [r7, #30]
 800eec4:	4413      	add	r3, r2
 800eec6:	881b      	ldrh	r3, [r3, #0]
 800eec8:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800eeca:	8bfa      	ldrh	r2, [r7, #30]
 800eecc:	88fb      	ldrh	r3, [r7, #6]
 800eece:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800eed2:	429a      	cmp	r2, r3
 800eed4:	f4ff af51 	bcc.w	800ed7a <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800eed8:	2300      	movs	r3, #0
}
 800eeda:	4618      	mov	r0, r3
 800eedc:	3720      	adds	r7, #32
 800eede:	46bd      	mov	sp, r7
 800eee0:	bd80      	pop	{r7, pc}
 800eee2:	bf00      	nop
 800eee4:	2000047c 	.word	0x2000047c
 800eee8:	20000474 	.word	0x20000474
 800eeec:	20000478 	.word	0x20000478
 800eef0:	08016078 	.word	0x08016078
 800eef4:	080161d4 	.word	0x080161d4
 800eef8:	080160c0 	.word	0x080160c0
 800eefc:	080161f0 	.word	0x080161f0
 800ef00:	08016220 	.word	0x08016220
 800ef04:	08016250 	.word	0x08016250

0800ef08 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800ef08:	b480      	push	{r7}
 800ef0a:	b085      	sub	sp, #20
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	689b      	ldr	r3, [r3, #8]
 800ef14:	2200      	movs	r2, #0
 800ef16:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	685b      	ldr	r3, [r3, #4]
 800ef1c:	3303      	adds	r3, #3
 800ef1e:	f023 0303 	bic.w	r3, r3, #3
 800ef22:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800ef24:	2300      	movs	r3, #0
 800ef26:	60fb      	str	r3, [r7, #12]
 800ef28:	e011      	b.n	800ef4e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	689b      	ldr	r3, [r3, #8]
 800ef2e:	681a      	ldr	r2, [r3, #0]
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	689b      	ldr	r3, [r3, #8]
 800ef38:	68ba      	ldr	r2, [r7, #8]
 800ef3a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	881b      	ldrh	r3, [r3, #0]
 800ef40:	461a      	mov	r2, r3
 800ef42:	68bb      	ldr	r3, [r7, #8]
 800ef44:	4413      	add	r3, r2
 800ef46:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	3301      	adds	r3, #1
 800ef4c:	60fb      	str	r3, [r7, #12]
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	885b      	ldrh	r3, [r3, #2]
 800ef52:	461a      	mov	r2, r3
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	4293      	cmp	r3, r2
 800ef58:	dbe7      	blt.n	800ef2a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ef5a:	bf00      	nop
 800ef5c:	3714      	adds	r7, #20
 800ef5e:	46bd      	mov	sp, r7
 800ef60:	bc80      	pop	{r7}
 800ef62:	4770      	bx	lr

0800ef64 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b082      	sub	sp, #8
 800ef68:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	80fb      	strh	r3, [r7, #6]
 800ef6e:	e009      	b.n	800ef84 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ef70:	88fb      	ldrh	r3, [r7, #6]
 800ef72:	4a08      	ldr	r2, [pc, #32]	; (800ef94 <memp_init+0x30>)
 800ef74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ef78:	4618      	mov	r0, r3
 800ef7a:	f7ff ffc5 	bl	800ef08 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ef7e:	88fb      	ldrh	r3, [r7, #6]
 800ef80:	3301      	adds	r3, #1
 800ef82:	80fb      	strh	r3, [r7, #6]
 800ef84:	88fb      	ldrh	r3, [r7, #6]
 800ef86:	2b05      	cmp	r3, #5
 800ef88:	d9f2      	bls.n	800ef70 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ef8a:	bf00      	nop
 800ef8c:	3708      	adds	r7, #8
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	bd80      	pop	{r7, pc}
 800ef92:	bf00      	nop
 800ef94:	08017190 	.word	0x08017190

0800ef98 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b084      	sub	sp, #16
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	689b      	ldr	r3, [r3, #8]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d012      	beq.n	800efd4 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	689b      	ldr	r3, [r3, #8]
 800efb2:	68fa      	ldr	r2, [r7, #12]
 800efb4:	6812      	ldr	r2, [r2, #0]
 800efb6:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	f003 0303 	and.w	r3, r3, #3
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d006      	beq.n	800efd0 <do_memp_malloc_pool+0x38>
 800efc2:	4b07      	ldr	r3, [pc, #28]	; (800efe0 <do_memp_malloc_pool+0x48>)
 800efc4:	f240 1249 	movw	r2, #329	; 0x149
 800efc8:	4906      	ldr	r1, [pc, #24]	; (800efe4 <do_memp_malloc_pool+0x4c>)
 800efca:	4807      	ldr	r0, [pc, #28]	; (800efe8 <do_memp_malloc_pool+0x50>)
 800efcc:	f004 ff5a 	bl	8013e84 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	e000      	b.n	800efd6 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800efd4:	2300      	movs	r3, #0
}
 800efd6:	4618      	mov	r0, r3
 800efd8:	3710      	adds	r7, #16
 800efda:	46bd      	mov	sp, r7
 800efdc:	bd80      	pop	{r7, pc}
 800efde:	bf00      	nop
 800efe0:	08016274 	.word	0x08016274
 800efe4:	080162a4 	.word	0x080162a4
 800efe8:	080162c8 	.word	0x080162c8

0800efec <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800efec:	b580      	push	{r7, lr}
 800efee:	b084      	sub	sp, #16
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	4603      	mov	r3, r0
 800eff4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800eff6:	79fb      	ldrb	r3, [r7, #7]
 800eff8:	2b05      	cmp	r3, #5
 800effa:	d908      	bls.n	800f00e <memp_malloc+0x22>
 800effc:	4b0a      	ldr	r3, [pc, #40]	; (800f028 <memp_malloc+0x3c>)
 800effe:	f240 1287 	movw	r2, #391	; 0x187
 800f002:	490a      	ldr	r1, [pc, #40]	; (800f02c <memp_malloc+0x40>)
 800f004:	480a      	ldr	r0, [pc, #40]	; (800f030 <memp_malloc+0x44>)
 800f006:	f004 ff3d 	bl	8013e84 <iprintf>
 800f00a:	2300      	movs	r3, #0
 800f00c:	e008      	b.n	800f020 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f00e:	79fb      	ldrb	r3, [r7, #7]
 800f010:	4a08      	ldr	r2, [pc, #32]	; (800f034 <memp_malloc+0x48>)
 800f012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f016:	4618      	mov	r0, r3
 800f018:	f7ff ffbe 	bl	800ef98 <do_memp_malloc_pool>
 800f01c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f01e:	68fb      	ldr	r3, [r7, #12]
}
 800f020:	4618      	mov	r0, r3
 800f022:	3710      	adds	r7, #16
 800f024:	46bd      	mov	sp, r7
 800f026:	bd80      	pop	{r7, pc}
 800f028:	08016274 	.word	0x08016274
 800f02c:	08016304 	.word	0x08016304
 800f030:	080162c8 	.word	0x080162c8
 800f034:	08017190 	.word	0x08017190

0800f038 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b084      	sub	sp, #16
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
 800f040:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	f003 0303 	and.w	r3, r3, #3
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d006      	beq.n	800f05a <do_memp_free_pool+0x22>
 800f04c:	4b0a      	ldr	r3, [pc, #40]	; (800f078 <do_memp_free_pool+0x40>)
 800f04e:	f240 129d 	movw	r2, #413	; 0x19d
 800f052:	490a      	ldr	r1, [pc, #40]	; (800f07c <do_memp_free_pool+0x44>)
 800f054:	480a      	ldr	r0, [pc, #40]	; (800f080 <do_memp_free_pool+0x48>)
 800f056:	f004 ff15 	bl	8013e84 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	689b      	ldr	r3, [r3, #8]
 800f062:	681a      	ldr	r2, [r3, #0]
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	689b      	ldr	r3, [r3, #8]
 800f06c:	68fa      	ldr	r2, [r7, #12]
 800f06e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800f070:	bf00      	nop
 800f072:	3710      	adds	r7, #16
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}
 800f078:	08016274 	.word	0x08016274
 800f07c:	08016324 	.word	0x08016324
 800f080:	080162c8 	.word	0x080162c8

0800f084 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b082      	sub	sp, #8
 800f088:	af00      	add	r7, sp, #0
 800f08a:	4603      	mov	r3, r0
 800f08c:	6039      	str	r1, [r7, #0]
 800f08e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f090:	79fb      	ldrb	r3, [r7, #7]
 800f092:	2b05      	cmp	r3, #5
 800f094:	d907      	bls.n	800f0a6 <memp_free+0x22>
 800f096:	4b0c      	ldr	r3, [pc, #48]	; (800f0c8 <memp_free+0x44>)
 800f098:	f240 12db 	movw	r2, #475	; 0x1db
 800f09c:	490b      	ldr	r1, [pc, #44]	; (800f0cc <memp_free+0x48>)
 800f09e:	480c      	ldr	r0, [pc, #48]	; (800f0d0 <memp_free+0x4c>)
 800f0a0:	f004 fef0 	bl	8013e84 <iprintf>
 800f0a4:	e00c      	b.n	800f0c0 <memp_free+0x3c>

  if (mem == NULL) {
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d008      	beq.n	800f0be <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f0ac:	79fb      	ldrb	r3, [r7, #7]
 800f0ae:	4a09      	ldr	r2, [pc, #36]	; (800f0d4 <memp_free+0x50>)
 800f0b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f0b4:	6839      	ldr	r1, [r7, #0]
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f7ff ffbe 	bl	800f038 <do_memp_free_pool>
 800f0bc:	e000      	b.n	800f0c0 <memp_free+0x3c>
    return;
 800f0be:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f0c0:	3708      	adds	r7, #8
 800f0c2:	46bd      	mov	sp, r7
 800f0c4:	bd80      	pop	{r7, pc}
 800f0c6:	bf00      	nop
 800f0c8:	08016274 	.word	0x08016274
 800f0cc:	08016344 	.word	0x08016344
 800f0d0:	080162c8 	.word	0x080162c8
 800f0d4:	08017190 	.word	0x08017190

0800f0d8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f0d8:	b480      	push	{r7}
 800f0da:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f0dc:	bf00      	nop
 800f0de:	46bd      	mov	sp, r7
 800f0e0:	bc80      	pop	{r7}
 800f0e2:	4770      	bx	lr

0800f0e4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b084      	sub	sp, #16
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	60f8      	str	r0, [r7, #12]
 800f0ec:	60b9      	str	r1, [r7, #8]
 800f0ee:	607a      	str	r2, [r7, #4]
 800f0f0:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800f0f2:	69fb      	ldr	r3, [r7, #28]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d105      	bne.n	800f104 <netif_add+0x20>
 800f0f8:	4b21      	ldr	r3, [pc, #132]	; (800f180 <netif_add+0x9c>)
 800f0fa:	22fb      	movs	r2, #251	; 0xfb
 800f0fc:	4921      	ldr	r1, [pc, #132]	; (800f184 <netif_add+0xa0>)
 800f0fe:	4822      	ldr	r0, [pc, #136]	; (800f188 <netif_add+0xa4>)
 800f100:	f004 fec0 	bl	8013e84 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	2200      	movs	r2, #0
 800f108:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	2200      	movs	r2, #0
 800f10e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	2200      	movs	r2, #0
 800f114:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	2200      	movs	r2, #0
 800f11a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	2203      	movs	r2, #3
 800f122:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	2200      	movs	r2, #0
 800f12a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	69ba      	ldr	r2, [r7, #24]
 800f130:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800f132:	4b16      	ldr	r3, [pc, #88]	; (800f18c <netif_add+0xa8>)
 800f134:	781b      	ldrb	r3, [r3, #0]
 800f136:	1c5a      	adds	r2, r3, #1
 800f138:	b2d1      	uxtb	r1, r2
 800f13a:	4a14      	ldr	r2, [pc, #80]	; (800f18c <netif_add+0xa8>)
 800f13c:	7011      	strb	r1, [r2, #0]
 800f13e:	68fa      	ldr	r2, [r7, #12]
 800f140:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	6a3a      	ldr	r2, [r7, #32]
 800f148:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f14a:	683b      	ldr	r3, [r7, #0]
 800f14c:	687a      	ldr	r2, [r7, #4]
 800f14e:	68b9      	ldr	r1, [r7, #8]
 800f150:	68f8      	ldr	r0, [r7, #12]
 800f152:	f000 f81f 	bl	800f194 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800f156:	69fb      	ldr	r3, [r7, #28]
 800f158:	68f8      	ldr	r0, [r7, #12]
 800f15a:	4798      	blx	r3
 800f15c:	4603      	mov	r3, r0
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d001      	beq.n	800f166 <netif_add+0x82>
    return NULL;
 800f162:	2300      	movs	r3, #0
 800f164:	e007      	b.n	800f176 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800f166:	4b0a      	ldr	r3, [pc, #40]	; (800f190 <netif_add+0xac>)
 800f168:	681a      	ldr	r2, [r3, #0]
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800f16e:	4a08      	ldr	r2, [pc, #32]	; (800f190 <netif_add+0xac>)
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800f174:	68fb      	ldr	r3, [r7, #12]
}
 800f176:	4618      	mov	r0, r3
 800f178:	3710      	adds	r7, #16
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}
 800f17e:	bf00      	nop
 800f180:	08016360 	.word	0x08016360
 800f184:	08016394 	.word	0x08016394
 800f188:	080163ac 	.word	0x080163ac
 800f18c:	20000498 	.word	0x20000498
 800f190:	200076ec 	.word	0x200076ec

0800f194 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b084      	sub	sp, #16
 800f198:	af00      	add	r7, sp, #0
 800f19a:	60f8      	str	r0, [r7, #12]
 800f19c:	60b9      	str	r1, [r7, #8]
 800f19e:	607a      	str	r2, [r7, #4]
 800f1a0:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d003      	beq.n	800f1b0 <netif_set_addr+0x1c>
 800f1a8:	68bb      	ldr	r3, [r7, #8]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d10c      	bne.n	800f1ca <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800f1b0:	68b9      	ldr	r1, [r7, #8]
 800f1b2:	68f8      	ldr	r0, [r7, #12]
 800f1b4:	f000 f81a 	bl	800f1ec <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800f1b8:	6879      	ldr	r1, [r7, #4]
 800f1ba:	68f8      	ldr	r0, [r7, #12]
 800f1bc:	f000 f859 	bl	800f272 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800f1c0:	6839      	ldr	r1, [r7, #0]
 800f1c2:	68f8      	ldr	r0, [r7, #12]
 800f1c4:	f000 f842 	bl	800f24c <netif_set_gw>
 800f1c8:	e00b      	b.n	800f1e2 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800f1ca:	6879      	ldr	r1, [r7, #4]
 800f1cc:	68f8      	ldr	r0, [r7, #12]
 800f1ce:	f000 f850 	bl	800f272 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800f1d2:	6839      	ldr	r1, [r7, #0]
 800f1d4:	68f8      	ldr	r0, [r7, #12]
 800f1d6:	f000 f839 	bl	800f24c <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800f1da:	68b9      	ldr	r1, [r7, #8]
 800f1dc:	68f8      	ldr	r0, [r7, #12]
 800f1de:	f000 f805 	bl	800f1ec <netif_set_ipaddr>
  }
}
 800f1e2:	bf00      	nop
 800f1e4:	3710      	adds	r7, #16
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	bd80      	pop	{r7, pc}
	...

0800f1ec <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b084      	sub	sp, #16
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
 800f1f4:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d003      	beq.n	800f204 <netif_set_ipaddr+0x18>
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	60fb      	str	r3, [r7, #12]
 800f202:	e002      	b.n	800f20a <netif_set_ipaddr+0x1e>
 800f204:	4b10      	ldr	r3, [pc, #64]	; (800f248 <netif_set_ipaddr+0x5c>)
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800f20a:	68fa      	ldr	r2, [r7, #12]
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	3304      	adds	r3, #4
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	429a      	cmp	r2, r3
 800f214:	d014      	beq.n	800f240 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	3304      	adds	r3, #4
 800f21a:	f107 020c 	add.w	r2, r7, #12
 800f21e:	4611      	mov	r1, r2
 800f220:	4618      	mov	r0, r3
 800f222:	f001 f821 	bl	8010268 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d002      	beq.n	800f232 <netif_set_ipaddr+0x46>
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	e000      	b.n	800f234 <netif_set_ipaddr+0x48>
 800f232:	2300      	movs	r3, #0
 800f234:	687a      	ldr	r2, [r7, #4]
 800f236:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800f238:	2101      	movs	r1, #1
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f000 f85d 	bl	800f2fa <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800f240:	bf00      	nop
 800f242:	3710      	adds	r7, #16
 800f244:	46bd      	mov	sp, r7
 800f246:	bd80      	pop	{r7, pc}
 800f248:	080171b8 	.word	0x080171b8

0800f24c <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800f24c:	b480      	push	{r7}
 800f24e:	b083      	sub	sp, #12
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
 800f254:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d002      	beq.n	800f262 <netif_set_gw+0x16>
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	e000      	b.n	800f264 <netif_set_gw+0x18>
 800f262:	2300      	movs	r3, #0
 800f264:	687a      	ldr	r2, [r7, #4]
 800f266:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800f268:	bf00      	nop
 800f26a:	370c      	adds	r7, #12
 800f26c:	46bd      	mov	sp, r7
 800f26e:	bc80      	pop	{r7}
 800f270:	4770      	bx	lr

0800f272 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800f272:	b480      	push	{r7}
 800f274:	b083      	sub	sp, #12
 800f276:	af00      	add	r7, sp, #0
 800f278:	6078      	str	r0, [r7, #4]
 800f27a:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d002      	beq.n	800f288 <netif_set_netmask+0x16>
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	e000      	b.n	800f28a <netif_set_netmask+0x18>
 800f288:	2300      	movs	r3, #0
 800f28a:	687a      	ldr	r2, [r7, #4]
 800f28c:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800f28e:	bf00      	nop
 800f290:	370c      	adds	r7, #12
 800f292:	46bd      	mov	sp, r7
 800f294:	bc80      	pop	{r7}
 800f296:	4770      	bx	lr

0800f298 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800f298:	b480      	push	{r7}
 800f29a:	b083      	sub	sp, #12
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800f2a0:	4a03      	ldr	r2, [pc, #12]	; (800f2b0 <netif_set_default+0x18>)
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800f2a6:	bf00      	nop
 800f2a8:	370c      	adds	r7, #12
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bc80      	pop	{r7}
 800f2ae:	4770      	bx	lr
 800f2b0:	200076f0 	.word	0x200076f0

0800f2b4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b082      	sub	sp, #8
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f2c2:	f003 0301 	and.w	r3, r3, #1
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d113      	bne.n	800f2f2 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f2d0:	f043 0301 	orr.w	r3, r3, #1
 800f2d4:	b2da      	uxtb	r2, r3
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f2e2:	f003 0304 	and.w	r3, r3, #4
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d003      	beq.n	800f2f2 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800f2ea:	2103      	movs	r1, #3
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f000 f804 	bl	800f2fa <netif_issue_reports>
    }
  }
}
 800f2f2:	bf00      	nop
 800f2f4:	3708      	adds	r7, #8
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	bd80      	pop	{r7, pc}

0800f2fa <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800f2fa:	b580      	push	{r7, lr}
 800f2fc:	b082      	sub	sp, #8
 800f2fe:	af00      	add	r7, sp, #0
 800f300:	6078      	str	r0, [r7, #4]
 800f302:	460b      	mov	r3, r1
 800f304:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f306:	78fb      	ldrb	r3, [r7, #3]
 800f308:	f003 0301 	and.w	r3, r3, #1
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d011      	beq.n	800f334 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	3304      	adds	r3, #4
 800f314:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f316:	2b00      	cmp	r3, #0
 800f318:	d00c      	beq.n	800f334 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f320:	f003 0308 	and.w	r3, r3, #8
 800f324:	2b00      	cmp	r3, #0
 800f326:	d005      	beq.n	800f334 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	3304      	adds	r3, #4
 800f32c:	4619      	mov	r1, r3
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f001 fecc 	bl	80110cc <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800f334:	bf00      	nop
 800f336:	3708      	adds	r7, #8
 800f338:	46bd      	mov	sp, r7
 800f33a:	bd80      	pop	{r7, pc}

0800f33c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b082      	sub	sp, #8
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f34a:	f003 0301 	and.w	r3, r3, #1
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d012      	beq.n	800f378 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f358:	f023 0301 	bic.w	r3, r3, #1
 800f35c:	b2da      	uxtb	r2, r3
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f36a:	f003 0308 	and.w	r3, r3, #8
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d002      	beq.n	800f378 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f001 fa70 	bl	8010858 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f378:	bf00      	nop
 800f37a:	3708      	adds	r7, #8
 800f37c:	46bd      	mov	sp, r7
 800f37e:	bd80      	pop	{r7, pc}

0800f380 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800f380:	b480      	push	{r7}
 800f382:	b083      	sub	sp, #12
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
 800f388:	6039      	str	r1, [r7, #0]
  if (netif) {
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d002      	beq.n	800f396 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	683a      	ldr	r2, [r7, #0]
 800f394:	61da      	str	r2, [r3, #28]
  }
}
 800f396:	bf00      	nop
 800f398:	370c      	adds	r7, #12
 800f39a:	46bd      	mov	sp, r7
 800f39c:	bc80      	pop	{r7}
 800f39e:	4770      	bx	lr

0800f3a0 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b088      	sub	sp, #32
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	71fb      	strb	r3, [r7, #7]
 800f3aa:	460b      	mov	r3, r1
 800f3ac:	80bb      	strh	r3, [r7, #4]
 800f3ae:	4613      	mov	r3, r2
 800f3b0:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800f3b2:	79fb      	ldrb	r3, [r7, #7]
 800f3b4:	2b04      	cmp	r3, #4
 800f3b6:	d81c      	bhi.n	800f3f2 <pbuf_alloc+0x52>
 800f3b8:	a201      	add	r2, pc, #4	; (adr r2, 800f3c0 <pbuf_alloc+0x20>)
 800f3ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3be:	bf00      	nop
 800f3c0:	0800f3d5 	.word	0x0800f3d5
 800f3c4:	0800f3db 	.word	0x0800f3db
 800f3c8:	0800f3e1 	.word	0x0800f3e1
 800f3cc:	0800f3e7 	.word	0x0800f3e7
 800f3d0:	0800f3ed 	.word	0x0800f3ed
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800f3d4:	2336      	movs	r3, #54	; 0x36
 800f3d6:	82fb      	strh	r3, [r7, #22]
    break;
 800f3d8:	e014      	b.n	800f404 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800f3da:	2322      	movs	r3, #34	; 0x22
 800f3dc:	82fb      	strh	r3, [r7, #22]
    break;
 800f3de:	e011      	b.n	800f404 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800f3e0:	230e      	movs	r3, #14
 800f3e2:	82fb      	strh	r3, [r7, #22]
    break;
 800f3e4:	e00e      	b.n	800f404 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	82fb      	strh	r3, [r7, #22]
    break;
 800f3ea:	e00b      	b.n	800f404 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	82fb      	strh	r3, [r7, #22]
    break;
 800f3f0:	e008      	b.n	800f404 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800f3f2:	4ba3      	ldr	r3, [pc, #652]	; (800f680 <pbuf_alloc+0x2e0>)
 800f3f4:	f44f 728b 	mov.w	r2, #278	; 0x116
 800f3f8:	49a2      	ldr	r1, [pc, #648]	; (800f684 <pbuf_alloc+0x2e4>)
 800f3fa:	48a3      	ldr	r0, [pc, #652]	; (800f688 <pbuf_alloc+0x2e8>)
 800f3fc:	f004 fd42 	bl	8013e84 <iprintf>
    return NULL;
 800f400:	2300      	movs	r3, #0
 800f402:	e159      	b.n	800f6b8 <pbuf_alloc+0x318>
  }

  switch (type) {
 800f404:	79bb      	ldrb	r3, [r7, #6]
 800f406:	2b03      	cmp	r3, #3
 800f408:	f200 8130 	bhi.w	800f66c <pbuf_alloc+0x2cc>
 800f40c:	a201      	add	r2, pc, #4	; (adr r2, 800f414 <pbuf_alloc+0x74>)
 800f40e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f412:	bf00      	nop
 800f414:	0800f5ad 	.word	0x0800f5ad
 800f418:	0800f639 	.word	0x0800f639
 800f41c:	0800f639 	.word	0x0800f639
 800f420:	0800f425 	.word	0x0800f425
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800f424:	2005      	movs	r0, #5
 800f426:	f7ff fde1 	bl	800efec <memp_malloc>
 800f42a:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800f42c:	69fb      	ldr	r3, [r7, #28]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d101      	bne.n	800f436 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800f432:	2300      	movs	r3, #0
 800f434:	e140      	b.n	800f6b8 <pbuf_alloc+0x318>
    }
    p->type = type;
 800f436:	69fb      	ldr	r3, [r7, #28]
 800f438:	79ba      	ldrb	r2, [r7, #6]
 800f43a:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800f43c:	69fb      	ldr	r3, [r7, #28]
 800f43e:	2200      	movs	r2, #0
 800f440:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800f442:	8afb      	ldrh	r3, [r7, #22]
 800f444:	3310      	adds	r3, #16
 800f446:	69fa      	ldr	r2, [r7, #28]
 800f448:	4413      	add	r3, r2
 800f44a:	3303      	adds	r3, #3
 800f44c:	f023 0303 	bic.w	r3, r3, #3
 800f450:	461a      	mov	r2, r3
 800f452:	69fb      	ldr	r3, [r7, #28]
 800f454:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800f456:	69fb      	ldr	r3, [r7, #28]
 800f458:	685b      	ldr	r3, [r3, #4]
 800f45a:	f003 0303 	and.w	r3, r3, #3
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d006      	beq.n	800f470 <pbuf_alloc+0xd0>
 800f462:	4b87      	ldr	r3, [pc, #540]	; (800f680 <pbuf_alloc+0x2e0>)
 800f464:	f240 1229 	movw	r2, #297	; 0x129
 800f468:	4988      	ldr	r1, [pc, #544]	; (800f68c <pbuf_alloc+0x2ec>)
 800f46a:	4887      	ldr	r0, [pc, #540]	; (800f688 <pbuf_alloc+0x2e8>)
 800f46c:	f004 fd0a 	bl	8013e84 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800f470:	69fb      	ldr	r3, [r7, #28]
 800f472:	88ba      	ldrh	r2, [r7, #4]
 800f474:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800f476:	8afb      	ldrh	r3, [r7, #22]
 800f478:	3303      	adds	r3, #3
 800f47a:	f023 0303 	bic.w	r3, r3, #3
 800f47e:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800f482:	88bb      	ldrh	r3, [r7, #4]
 800f484:	4293      	cmp	r3, r2
 800f486:	bf28      	it	cs
 800f488:	4613      	movcs	r3, r2
 800f48a:	b29a      	uxth	r2, r3
 800f48c:	69fb      	ldr	r3, [r7, #28]
 800f48e:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800f490:	69fb      	ldr	r3, [r7, #28]
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	69fa      	ldr	r2, [r7, #28]
 800f496:	8952      	ldrh	r2, [r2, #10]
 800f498:	441a      	add	r2, r3
 800f49a:	69fb      	ldr	r3, [r7, #28]
 800f49c:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800f4a0:	429a      	cmp	r2, r3
 800f4a2:	d906      	bls.n	800f4b2 <pbuf_alloc+0x112>
 800f4a4:	4b76      	ldr	r3, [pc, #472]	; (800f680 <pbuf_alloc+0x2e0>)
 800f4a6:	f44f 7298 	mov.w	r2, #304	; 0x130
 800f4aa:	4979      	ldr	r1, [pc, #484]	; (800f690 <pbuf_alloc+0x2f0>)
 800f4ac:	4876      	ldr	r0, [pc, #472]	; (800f688 <pbuf_alloc+0x2e8>)
 800f4ae:	f004 fce9 	bl	8013e84 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800f4b2:	8afb      	ldrh	r3, [r7, #22]
 800f4b4:	3303      	adds	r3, #3
 800f4b6:	f023 0303 	bic.w	r3, r3, #3
 800f4ba:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800f4be:	d106      	bne.n	800f4ce <pbuf_alloc+0x12e>
 800f4c0:	4b6f      	ldr	r3, [pc, #444]	; (800f680 <pbuf_alloc+0x2e0>)
 800f4c2:	f44f 7299 	mov.w	r2, #306	; 0x132
 800f4c6:	4973      	ldr	r1, [pc, #460]	; (800f694 <pbuf_alloc+0x2f4>)
 800f4c8:	486f      	ldr	r0, [pc, #444]	; (800f688 <pbuf_alloc+0x2e8>)
 800f4ca:	f004 fcdb 	bl	8013e84 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800f4ce:	69fb      	ldr	r3, [r7, #28]
 800f4d0:	2201      	movs	r2, #1
 800f4d2:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800f4d4:	69fb      	ldr	r3, [r7, #28]
 800f4d6:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800f4d8:	88bb      	ldrh	r3, [r7, #4]
 800f4da:	69fa      	ldr	r2, [r7, #28]
 800f4dc:	8952      	ldrh	r2, [r2, #10]
 800f4de:	1a9b      	subs	r3, r3, r2
 800f4e0:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800f4e2:	e05f      	b.n	800f5a4 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800f4e4:	2005      	movs	r0, #5
 800f4e6:	f7ff fd81 	bl	800efec <memp_malloc>
 800f4ea:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d104      	bne.n	800f4fc <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800f4f2:	69f8      	ldr	r0, [r7, #28]
 800f4f4:	f000 fac2 	bl	800fa7c <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	e0dd      	b.n	800f6b8 <pbuf_alloc+0x318>
      }
      q->type = type;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	79ba      	ldrb	r2, [r7, #6]
 800f500:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	2200      	movs	r2, #0
 800f506:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	2200      	movs	r2, #0
 800f50c:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800f50e:	69bb      	ldr	r3, [r7, #24]
 800f510:	68fa      	ldr	r2, [r7, #12]
 800f512:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800f514:	693b      	ldr	r3, [r7, #16]
 800f516:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f51a:	4293      	cmp	r3, r2
 800f51c:	dd06      	ble.n	800f52c <pbuf_alloc+0x18c>
 800f51e:	4b58      	ldr	r3, [pc, #352]	; (800f680 <pbuf_alloc+0x2e0>)
 800f520:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800f524:	495c      	ldr	r1, [pc, #368]	; (800f698 <pbuf_alloc+0x2f8>)
 800f526:	4858      	ldr	r0, [pc, #352]	; (800f688 <pbuf_alloc+0x2e8>)
 800f528:	f004 fcac 	bl	8013e84 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800f52c:	693b      	ldr	r3, [r7, #16]
 800f52e:	b29a      	uxth	r2, r3
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	b29b      	uxth	r3, r3
 800f538:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800f53c:	bf28      	it	cs
 800f53e:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800f542:	b29a      	uxth	r2, r3
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	f103 0210 	add.w	r2, r3, #16
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	685b      	ldr	r3, [r3, #4]
 800f556:	f003 0303 	and.w	r3, r3, #3
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d006      	beq.n	800f56c <pbuf_alloc+0x1cc>
 800f55e:	4b48      	ldr	r3, [pc, #288]	; (800f680 <pbuf_alloc+0x2e0>)
 800f560:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800f564:	494d      	ldr	r1, [pc, #308]	; (800f69c <pbuf_alloc+0x2fc>)
 800f566:	4848      	ldr	r0, [pc, #288]	; (800f688 <pbuf_alloc+0x2e8>)
 800f568:	f004 fc8c 	bl	8013e84 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800f56c:	69fb      	ldr	r3, [r7, #28]
 800f56e:	685b      	ldr	r3, [r3, #4]
 800f570:	69fa      	ldr	r2, [r7, #28]
 800f572:	8952      	ldrh	r2, [r2, #10]
 800f574:	441a      	add	r2, r3
 800f576:	69fb      	ldr	r3, [r7, #28]
 800f578:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800f57c:	429a      	cmp	r2, r3
 800f57e:	d906      	bls.n	800f58e <pbuf_alloc+0x1ee>
 800f580:	4b3f      	ldr	r3, [pc, #252]	; (800f680 <pbuf_alloc+0x2e0>)
 800f582:	f240 1255 	movw	r2, #341	; 0x155
 800f586:	4942      	ldr	r1, [pc, #264]	; (800f690 <pbuf_alloc+0x2f0>)
 800f588:	483f      	ldr	r0, [pc, #252]	; (800f688 <pbuf_alloc+0x2e8>)
 800f58a:	f004 fc7b 	bl	8013e84 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	2201      	movs	r2, #1
 800f592:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	895b      	ldrh	r3, [r3, #10]
 800f598:	461a      	mov	r2, r3
 800f59a:	693b      	ldr	r3, [r7, #16]
 800f59c:	1a9b      	subs	r3, r3, r2
 800f59e:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800f5a4:	693b      	ldr	r3, [r7, #16]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	dc9c      	bgt.n	800f4e4 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800f5aa:	e07e      	b.n	800f6aa <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800f5ac:	8afb      	ldrh	r3, [r7, #22]
 800f5ae:	3313      	adds	r3, #19
 800f5b0:	b29b      	uxth	r3, r3
 800f5b2:	f023 0303 	bic.w	r3, r3, #3
 800f5b6:	b29a      	uxth	r2, r3
 800f5b8:	88bb      	ldrh	r3, [r7, #4]
 800f5ba:	3303      	adds	r3, #3
 800f5bc:	b29b      	uxth	r3, r3
 800f5be:	f023 0303 	bic.w	r3, r3, #3
 800f5c2:	b29b      	uxth	r3, r3
 800f5c4:	4413      	add	r3, r2
 800f5c6:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800f5c8:	897a      	ldrh	r2, [r7, #10]
 800f5ca:	88bb      	ldrh	r3, [r7, #4]
 800f5cc:	3303      	adds	r3, #3
 800f5ce:	f023 0303 	bic.w	r3, r3, #3
 800f5d2:	429a      	cmp	r2, r3
 800f5d4:	d201      	bcs.n	800f5da <pbuf_alloc+0x23a>
        return NULL;
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	e06e      	b.n	800f6b8 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800f5da:	897b      	ldrh	r3, [r7, #10]
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f7ff fba9 	bl	800ed34 <mem_malloc>
 800f5e2:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800f5e4:	69fb      	ldr	r3, [r7, #28]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d101      	bne.n	800f5ee <pbuf_alloc+0x24e>
      return NULL;
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	e064      	b.n	800f6b8 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800f5ee:	8afb      	ldrh	r3, [r7, #22]
 800f5f0:	3310      	adds	r3, #16
 800f5f2:	69fa      	ldr	r2, [r7, #28]
 800f5f4:	4413      	add	r3, r2
 800f5f6:	3303      	adds	r3, #3
 800f5f8:	f023 0303 	bic.w	r3, r3, #3
 800f5fc:	461a      	mov	r2, r3
 800f5fe:	69fb      	ldr	r3, [r7, #28]
 800f600:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800f602:	69fb      	ldr	r3, [r7, #28]
 800f604:	88ba      	ldrh	r2, [r7, #4]
 800f606:	811a      	strh	r2, [r3, #8]
 800f608:	69fb      	ldr	r3, [r7, #28]
 800f60a:	891a      	ldrh	r2, [r3, #8]
 800f60c:	69fb      	ldr	r3, [r7, #28]
 800f60e:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800f610:	69fb      	ldr	r3, [r7, #28]
 800f612:	2200      	movs	r2, #0
 800f614:	601a      	str	r2, [r3, #0]
    p->type = type;
 800f616:	69fb      	ldr	r3, [r7, #28]
 800f618:	79ba      	ldrb	r2, [r7, #6]
 800f61a:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800f61c:	69fb      	ldr	r3, [r7, #28]
 800f61e:	685b      	ldr	r3, [r3, #4]
 800f620:	f003 0303 	and.w	r3, r3, #3
 800f624:	2b00      	cmp	r3, #0
 800f626:	d03f      	beq.n	800f6a8 <pbuf_alloc+0x308>
 800f628:	4b15      	ldr	r3, [pc, #84]	; (800f680 <pbuf_alloc+0x2e0>)
 800f62a:	f240 1277 	movw	r2, #375	; 0x177
 800f62e:	491c      	ldr	r1, [pc, #112]	; (800f6a0 <pbuf_alloc+0x300>)
 800f630:	4815      	ldr	r0, [pc, #84]	; (800f688 <pbuf_alloc+0x2e8>)
 800f632:	f004 fc27 	bl	8013e84 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800f636:	e037      	b.n	800f6a8 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800f638:	2004      	movs	r0, #4
 800f63a:	f7ff fcd7 	bl	800efec <memp_malloc>
 800f63e:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800f640:	69fb      	ldr	r3, [r7, #28]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d101      	bne.n	800f64a <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800f646:	2300      	movs	r3, #0
 800f648:	e036      	b.n	800f6b8 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800f64a:	69fb      	ldr	r3, [r7, #28]
 800f64c:	2200      	movs	r2, #0
 800f64e:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800f650:	69fb      	ldr	r3, [r7, #28]
 800f652:	88ba      	ldrh	r2, [r7, #4]
 800f654:	811a      	strh	r2, [r3, #8]
 800f656:	69fb      	ldr	r3, [r7, #28]
 800f658:	891a      	ldrh	r2, [r3, #8]
 800f65a:	69fb      	ldr	r3, [r7, #28]
 800f65c:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800f65e:	69fb      	ldr	r3, [r7, #28]
 800f660:	2200      	movs	r2, #0
 800f662:	601a      	str	r2, [r3, #0]
    p->type = type;
 800f664:	69fb      	ldr	r3, [r7, #28]
 800f666:	79ba      	ldrb	r2, [r7, #6]
 800f668:	731a      	strb	r2, [r3, #12]
    break;
 800f66a:	e01e      	b.n	800f6aa <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800f66c:	4b04      	ldr	r3, [pc, #16]	; (800f680 <pbuf_alloc+0x2e0>)
 800f66e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800f672:	490c      	ldr	r1, [pc, #48]	; (800f6a4 <pbuf_alloc+0x304>)
 800f674:	4804      	ldr	r0, [pc, #16]	; (800f688 <pbuf_alloc+0x2e8>)
 800f676:	f004 fc05 	bl	8013e84 <iprintf>
    return NULL;
 800f67a:	2300      	movs	r3, #0
 800f67c:	e01c      	b.n	800f6b8 <pbuf_alloc+0x318>
 800f67e:	bf00      	nop
 800f680:	080163d4 	.word	0x080163d4
 800f684:	08016404 	.word	0x08016404
 800f688:	08016420 	.word	0x08016420
 800f68c:	08016448 	.word	0x08016448
 800f690:	08016478 	.word	0x08016478
 800f694:	080164ac 	.word	0x080164ac
 800f698:	080164e0 	.word	0x080164e0
 800f69c:	080164f4 	.word	0x080164f4
 800f6a0:	08016524 	.word	0x08016524
 800f6a4:	08016550 	.word	0x08016550
    break;
 800f6a8:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800f6aa:	69fb      	ldr	r3, [r7, #28]
 800f6ac:	2201      	movs	r2, #1
 800f6ae:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800f6b0:	69fb      	ldr	r3, [r7, #28]
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800f6b6:	69fb      	ldr	r3, [r7, #28]
}
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	3720      	adds	r7, #32
 800f6bc:	46bd      	mov	sp, r7
 800f6be:	bd80      	pop	{r7, pc}

0800f6c0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b084      	sub	sp, #16
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	603b      	str	r3, [r7, #0]
 800f6c8:	4603      	mov	r3, r0
 800f6ca:	71fb      	strb	r3, [r7, #7]
 800f6cc:	460b      	mov	r3, r1
 800f6ce:	80bb      	strh	r3, [r7, #4]
 800f6d0:	4613      	mov	r3, r2
 800f6d2:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800f6d4:	79fb      	ldrb	r3, [r7, #7]
 800f6d6:	2b04      	cmp	r3, #4
 800f6d8:	d81b      	bhi.n	800f712 <pbuf_alloced_custom+0x52>
 800f6da:	a201      	add	r2, pc, #4	; (adr r2, 800f6e0 <pbuf_alloced_custom+0x20>)
 800f6dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6e0:	0800f6f5 	.word	0x0800f6f5
 800f6e4:	0800f6fb 	.word	0x0800f6fb
 800f6e8:	0800f701 	.word	0x0800f701
 800f6ec:	0800f707 	.word	0x0800f707
 800f6f0:	0800f70d 	.word	0x0800f70d
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800f6f4:	2336      	movs	r3, #54	; 0x36
 800f6f6:	81fb      	strh	r3, [r7, #14]
    break;
 800f6f8:	e014      	b.n	800f724 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800f6fa:	2322      	movs	r3, #34	; 0x22
 800f6fc:	81fb      	strh	r3, [r7, #14]
    break;
 800f6fe:	e011      	b.n	800f724 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800f700:	230e      	movs	r3, #14
 800f702:	81fb      	strh	r3, [r7, #14]
    break;
 800f704:	e00e      	b.n	800f724 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800f706:	2300      	movs	r3, #0
 800f708:	81fb      	strh	r3, [r7, #14]
    break;
 800f70a:	e00b      	b.n	800f724 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800f70c:	2300      	movs	r3, #0
 800f70e:	81fb      	strh	r3, [r7, #14]
    break;
 800f710:	e008      	b.n	800f724 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800f712:	4b1d      	ldr	r3, [pc, #116]	; (800f788 <pbuf_alloced_custom+0xc8>)
 800f714:	f240 12c5 	movw	r2, #453	; 0x1c5
 800f718:	491c      	ldr	r1, [pc, #112]	; (800f78c <pbuf_alloced_custom+0xcc>)
 800f71a:	481d      	ldr	r0, [pc, #116]	; (800f790 <pbuf_alloced_custom+0xd0>)
 800f71c:	f004 fbb2 	bl	8013e84 <iprintf>
    return NULL;
 800f720:	2300      	movs	r3, #0
 800f722:	e02d      	b.n	800f780 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800f724:	89fb      	ldrh	r3, [r7, #14]
 800f726:	3303      	adds	r3, #3
 800f728:	f023 0203 	bic.w	r2, r3, #3
 800f72c:	88bb      	ldrh	r3, [r7, #4]
 800f72e:	441a      	add	r2, r3
 800f730:	8bbb      	ldrh	r3, [r7, #28]
 800f732:	429a      	cmp	r2, r3
 800f734:	d901      	bls.n	800f73a <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800f736:	2300      	movs	r3, #0
 800f738:	e022      	b.n	800f780 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	2200      	movs	r2, #0
 800f73e:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800f740:	69bb      	ldr	r3, [r7, #24]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d008      	beq.n	800f758 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800f746:	89fb      	ldrh	r3, [r7, #14]
 800f748:	3303      	adds	r3, #3
 800f74a:	f023 0303 	bic.w	r3, r3, #3
 800f74e:	69ba      	ldr	r2, [r7, #24]
 800f750:	441a      	add	r2, r3
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	605a      	str	r2, [r3, #4]
 800f756:	e002      	b.n	800f75e <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	2200      	movs	r2, #0
 800f75c:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	2202      	movs	r2, #2
 800f762:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	88ba      	ldrh	r2, [r7, #4]
 800f768:	811a      	strh	r2, [r3, #8]
 800f76a:	683b      	ldr	r3, [r7, #0]
 800f76c:	891a      	ldrh	r2, [r3, #8]
 800f76e:	683b      	ldr	r3, [r7, #0]
 800f770:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800f772:	683b      	ldr	r3, [r7, #0]
 800f774:	79ba      	ldrb	r2, [r7, #6]
 800f776:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	2201      	movs	r2, #1
 800f77c:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800f77e:	683b      	ldr	r3, [r7, #0]
}
 800f780:	4618      	mov	r0, r3
 800f782:	3710      	adds	r7, #16
 800f784:	46bd      	mov	sp, r7
 800f786:	bd80      	pop	{r7, pc}
 800f788:	080163d4 	.word	0x080163d4
 800f78c:	0801656c 	.word	0x0801656c
 800f790:	08016420 	.word	0x08016420

0800f794 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800f794:	b580      	push	{r7, lr}
 800f796:	b086      	sub	sp, #24
 800f798:	af00      	add	r7, sp, #0
 800f79a:	6078      	str	r0, [r7, #4]
 800f79c:	460b      	mov	r3, r1
 800f79e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d106      	bne.n	800f7b4 <pbuf_realloc+0x20>
 800f7a6:	4b4b      	ldr	r3, [pc, #300]	; (800f8d4 <pbuf_realloc+0x140>)
 800f7a8:	f240 12f3 	movw	r2, #499	; 0x1f3
 800f7ac:	494a      	ldr	r1, [pc, #296]	; (800f8d8 <pbuf_realloc+0x144>)
 800f7ae:	484b      	ldr	r0, [pc, #300]	; (800f8dc <pbuf_realloc+0x148>)
 800f7b0:	f004 fb68 	bl	8013e84 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	7b1b      	ldrb	r3, [r3, #12]
 800f7b8:	2b03      	cmp	r3, #3
 800f7ba:	d012      	beq.n	800f7e2 <pbuf_realloc+0x4e>
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	7b1b      	ldrb	r3, [r3, #12]
 800f7c0:	2b01      	cmp	r3, #1
 800f7c2:	d00e      	beq.n	800f7e2 <pbuf_realloc+0x4e>
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	7b1b      	ldrb	r3, [r3, #12]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d00a      	beq.n	800f7e2 <pbuf_realloc+0x4e>
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	7b1b      	ldrb	r3, [r3, #12]
 800f7d0:	2b02      	cmp	r3, #2
 800f7d2:	d006      	beq.n	800f7e2 <pbuf_realloc+0x4e>
 800f7d4:	4b3f      	ldr	r3, [pc, #252]	; (800f8d4 <pbuf_realloc+0x140>)
 800f7d6:	f240 12f7 	movw	r2, #503	; 0x1f7
 800f7da:	4941      	ldr	r1, [pc, #260]	; (800f8e0 <pbuf_realloc+0x14c>)
 800f7dc:	483f      	ldr	r0, [pc, #252]	; (800f8dc <pbuf_realloc+0x148>)
 800f7de:	f004 fb51 	bl	8013e84 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	891b      	ldrh	r3, [r3, #8]
 800f7e6:	887a      	ldrh	r2, [r7, #2]
 800f7e8:	429a      	cmp	r2, r3
 800f7ea:	d26f      	bcs.n	800f8cc <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800f7ec:	887b      	ldrh	r3, [r7, #2]
 800f7ee:	687a      	ldr	r2, [r7, #4]
 800f7f0:	8912      	ldrh	r2, [r2, #8]
 800f7f2:	1a9b      	subs	r3, r3, r2
 800f7f4:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800f7f6:	887b      	ldrh	r3, [r7, #2]
 800f7f8:	827b      	strh	r3, [r7, #18]
  q = p;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800f7fe:	e025      	b.n	800f84c <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800f800:	697b      	ldr	r3, [r7, #20]
 800f802:	895b      	ldrh	r3, [r3, #10]
 800f804:	8a7a      	ldrh	r2, [r7, #18]
 800f806:	1ad3      	subs	r3, r2, r3
 800f808:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f810:	4293      	cmp	r3, r2
 800f812:	dd06      	ble.n	800f822 <pbuf_realloc+0x8e>
 800f814:	4b2f      	ldr	r3, [pc, #188]	; (800f8d4 <pbuf_realloc+0x140>)
 800f816:	f240 220b 	movw	r2, #523	; 0x20b
 800f81a:	4932      	ldr	r1, [pc, #200]	; (800f8e4 <pbuf_realloc+0x150>)
 800f81c:	482f      	ldr	r0, [pc, #188]	; (800f8dc <pbuf_realloc+0x148>)
 800f81e:	f004 fb31 	bl	8013e84 <iprintf>
    q->tot_len += (u16_t)grow;
 800f822:	697b      	ldr	r3, [r7, #20]
 800f824:	891a      	ldrh	r2, [r3, #8]
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	b29b      	uxth	r3, r3
 800f82a:	4413      	add	r3, r2
 800f82c:	b29a      	uxth	r2, r3
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800f832:	697b      	ldr	r3, [r7, #20]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800f838:	697b      	ldr	r3, [r7, #20]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d106      	bne.n	800f84c <pbuf_realloc+0xb8>
 800f83e:	4b25      	ldr	r3, [pc, #148]	; (800f8d4 <pbuf_realloc+0x140>)
 800f840:	f240 220f 	movw	r2, #527	; 0x20f
 800f844:	4928      	ldr	r1, [pc, #160]	; (800f8e8 <pbuf_realloc+0x154>)
 800f846:	4825      	ldr	r0, [pc, #148]	; (800f8dc <pbuf_realloc+0x148>)
 800f848:	f004 fb1c 	bl	8013e84 <iprintf>
  while (rem_len > q->len) {
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	895b      	ldrh	r3, [r3, #10]
 800f850:	8a7a      	ldrh	r2, [r7, #18]
 800f852:	429a      	cmp	r2, r3
 800f854:	d8d4      	bhi.n	800f800 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	7b1b      	ldrb	r3, [r3, #12]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d122      	bne.n	800f8a4 <pbuf_realloc+0x110>
 800f85e:	697b      	ldr	r3, [r7, #20]
 800f860:	895b      	ldrh	r3, [r3, #10]
 800f862:	8a7a      	ldrh	r2, [r7, #18]
 800f864:	429a      	cmp	r2, r3
 800f866:	d01d      	beq.n	800f8a4 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	7b5b      	ldrb	r3, [r3, #13]
 800f86c:	f003 0302 	and.w	r3, r3, #2
 800f870:	2b00      	cmp	r3, #0
 800f872:	d117      	bne.n	800f8a4 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	685b      	ldr	r3, [r3, #4]
 800f878:	461a      	mov	r2, r3
 800f87a:	697b      	ldr	r3, [r7, #20]
 800f87c:	1ad3      	subs	r3, r2, r3
 800f87e:	b29a      	uxth	r2, r3
 800f880:	8a7b      	ldrh	r3, [r7, #18]
 800f882:	4413      	add	r3, r2
 800f884:	b29b      	uxth	r3, r3
 800f886:	4619      	mov	r1, r3
 800f888:	6978      	ldr	r0, [r7, #20]
 800f88a:	f7ff f977 	bl	800eb7c <mem_trim>
 800f88e:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800f890:	697b      	ldr	r3, [r7, #20]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d106      	bne.n	800f8a4 <pbuf_realloc+0x110>
 800f896:	4b0f      	ldr	r3, [pc, #60]	; (800f8d4 <pbuf_realloc+0x140>)
 800f898:	f240 221d 	movw	r2, #541	; 0x21d
 800f89c:	4913      	ldr	r1, [pc, #76]	; (800f8ec <pbuf_realloc+0x158>)
 800f89e:	480f      	ldr	r0, [pc, #60]	; (800f8dc <pbuf_realloc+0x148>)
 800f8a0:	f004 faf0 	bl	8013e84 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800f8a4:	697b      	ldr	r3, [r7, #20]
 800f8a6:	8a7a      	ldrh	r2, [r7, #18]
 800f8a8:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800f8aa:	697b      	ldr	r3, [r7, #20]
 800f8ac:	895a      	ldrh	r2, [r3, #10]
 800f8ae:	697b      	ldr	r3, [r7, #20]
 800f8b0:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800f8b2:	697b      	ldr	r3, [r7, #20]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d004      	beq.n	800f8c4 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800f8ba:	697b      	ldr	r3, [r7, #20]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f000 f8dc 	bl	800fa7c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800f8c4:	697b      	ldr	r3, [r7, #20]
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	601a      	str	r2, [r3, #0]
 800f8ca:	e000      	b.n	800f8ce <pbuf_realloc+0x13a>
    return;
 800f8cc:	bf00      	nop

}
 800f8ce:	3718      	adds	r7, #24
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	bd80      	pop	{r7, pc}
 800f8d4:	080163d4 	.word	0x080163d4
 800f8d8:	08016590 	.word	0x08016590
 800f8dc:	08016420 	.word	0x08016420
 800f8e0:	080165a8 	.word	0x080165a8
 800f8e4:	080165c4 	.word	0x080165c4
 800f8e8:	080165d8 	.word	0x080165d8
 800f8ec:	080165f0 	.word	0x080165f0

0800f8f0 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	460b      	mov	r3, r1
 800f8fa:	807b      	strh	r3, [r7, #2]
 800f8fc:	4613      	mov	r3, r2
 800f8fe:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d106      	bne.n	800f914 <pbuf_header_impl+0x24>
 800f906:	4b46      	ldr	r3, [pc, #280]	; (800fa20 <pbuf_header_impl+0x130>)
 800f908:	f240 223f 	movw	r2, #575	; 0x23f
 800f90c:	4945      	ldr	r1, [pc, #276]	; (800fa24 <pbuf_header_impl+0x134>)
 800f90e:	4846      	ldr	r0, [pc, #280]	; (800fa28 <pbuf_header_impl+0x138>)
 800f910:	f004 fab8 	bl	8013e84 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800f914:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d002      	beq.n	800f922 <pbuf_header_impl+0x32>
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d101      	bne.n	800f926 <pbuf_header_impl+0x36>
    return 0;
 800f922:	2300      	movs	r3, #0
 800f924:	e078      	b.n	800fa18 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800f926:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	da10      	bge.n	800f950 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800f92e:	887b      	ldrh	r3, [r7, #2]
 800f930:	425b      	negs	r3, r3
 800f932:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	895b      	ldrh	r3, [r3, #10]
 800f938:	89fa      	ldrh	r2, [r7, #14]
 800f93a:	429a      	cmp	r2, r3
 800f93c:	d90a      	bls.n	800f954 <pbuf_header_impl+0x64>
 800f93e:	4b38      	ldr	r3, [pc, #224]	; (800fa20 <pbuf_header_impl+0x130>)
 800f940:	f240 2247 	movw	r2, #583	; 0x247
 800f944:	4939      	ldr	r1, [pc, #228]	; (800fa2c <pbuf_header_impl+0x13c>)
 800f946:	4838      	ldr	r0, [pc, #224]	; (800fa28 <pbuf_header_impl+0x138>)
 800f948:	f004 fa9c 	bl	8013e84 <iprintf>
 800f94c:	2301      	movs	r3, #1
 800f94e:	e063      	b.n	800fa18 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800f950:	887b      	ldrh	r3, [r7, #2]
 800f952:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	7b1b      	ldrb	r3, [r3, #12]
 800f958:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	685b      	ldr	r3, [r3, #4]
 800f95e:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800f960:	89bb      	ldrh	r3, [r7, #12]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d002      	beq.n	800f96c <pbuf_header_impl+0x7c>
 800f966:	89bb      	ldrh	r3, [r7, #12]
 800f968:	2b03      	cmp	r3, #3
 800f96a:	d112      	bne.n	800f992 <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	685a      	ldr	r2, [r3, #4]
 800f970:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f974:	425b      	negs	r3, r3
 800f976:	441a      	add	r2, r3
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	685a      	ldr	r2, [r3, #4]
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	3310      	adds	r3, #16
 800f984:	429a      	cmp	r2, r3
 800f986:	d238      	bcs.n	800f9fa <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	68ba      	ldr	r2, [r7, #8]
 800f98c:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800f98e:	2301      	movs	r3, #1
 800f990:	e042      	b.n	800fa18 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800f992:	89bb      	ldrh	r3, [r7, #12]
 800f994:	2b02      	cmp	r3, #2
 800f996:	d002      	beq.n	800f99e <pbuf_header_impl+0xae>
 800f998:	89bb      	ldrh	r3, [r7, #12]
 800f99a:	2b01      	cmp	r3, #1
 800f99c:	d124      	bne.n	800f9e8 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800f99e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	da0d      	bge.n	800f9c2 <pbuf_header_impl+0xd2>
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	895b      	ldrh	r3, [r3, #10]
 800f9aa:	89fa      	ldrh	r2, [r7, #14]
 800f9ac:	429a      	cmp	r2, r3
 800f9ae:	d808      	bhi.n	800f9c2 <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	685a      	ldr	r2, [r3, #4]
 800f9b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f9b8:	425b      	negs	r3, r3
 800f9ba:	441a      	add	r2, r3
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	605a      	str	r2, [r3, #4]
 800f9c0:	e011      	b.n	800f9e6 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800f9c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	dd0b      	ble.n	800f9e2 <pbuf_header_impl+0xf2>
 800f9ca:	787b      	ldrb	r3, [r7, #1]
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d008      	beq.n	800f9e2 <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	685a      	ldr	r2, [r3, #4]
 800f9d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f9d8:	425b      	negs	r3, r3
 800f9da:	441a      	add	r2, r3
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	605a      	str	r2, [r3, #4]
 800f9e0:	e001      	b.n	800f9e6 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800f9e2:	2301      	movs	r3, #1
 800f9e4:	e018      	b.n	800fa18 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800f9e6:	e008      	b.n	800f9fa <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800f9e8:	4b0d      	ldr	r3, [pc, #52]	; (800fa20 <pbuf_header_impl+0x130>)
 800f9ea:	f240 2277 	movw	r2, #631	; 0x277
 800f9ee:	4910      	ldr	r1, [pc, #64]	; (800fa30 <pbuf_header_impl+0x140>)
 800f9f0:	480d      	ldr	r0, [pc, #52]	; (800fa28 <pbuf_header_impl+0x138>)
 800f9f2:	f004 fa47 	bl	8013e84 <iprintf>
    return 1;
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	e00e      	b.n	800fa18 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	895a      	ldrh	r2, [r3, #10]
 800f9fe:	887b      	ldrh	r3, [r7, #2]
 800fa00:	4413      	add	r3, r2
 800fa02:	b29a      	uxth	r2, r3
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	891a      	ldrh	r2, [r3, #8]
 800fa0c:	887b      	ldrh	r3, [r7, #2]
 800fa0e:	4413      	add	r3, r2
 800fa10:	b29a      	uxth	r2, r3
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800fa16:	2300      	movs	r3, #0
}
 800fa18:	4618      	mov	r0, r3
 800fa1a:	3710      	adds	r7, #16
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	bd80      	pop	{r7, pc}
 800fa20:	080163d4 	.word	0x080163d4
 800fa24:	0801660c 	.word	0x0801660c
 800fa28:	08016420 	.word	0x08016420
 800fa2c:	08016618 	.word	0x08016618
 800fa30:	08016638 	.word	0x08016638

0800fa34 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b082      	sub	sp, #8
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	6078      	str	r0, [r7, #4]
 800fa3c:	460b      	mov	r3, r1
 800fa3e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800fa40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800fa44:	2200      	movs	r2, #0
 800fa46:	4619      	mov	r1, r3
 800fa48:	6878      	ldr	r0, [r7, #4]
 800fa4a:	f7ff ff51 	bl	800f8f0 <pbuf_header_impl>
 800fa4e:	4603      	mov	r3, r0
}
 800fa50:	4618      	mov	r0, r3
 800fa52:	3708      	adds	r7, #8
 800fa54:	46bd      	mov	sp, r7
 800fa56:	bd80      	pop	{r7, pc}

0800fa58 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800fa58:	b580      	push	{r7, lr}
 800fa5a:	b082      	sub	sp, #8
 800fa5c:	af00      	add	r7, sp, #0
 800fa5e:	6078      	str	r0, [r7, #4]
 800fa60:	460b      	mov	r3, r1
 800fa62:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800fa64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800fa68:	2201      	movs	r2, #1
 800fa6a:	4619      	mov	r1, r3
 800fa6c:	6878      	ldr	r0, [r7, #4]
 800fa6e:	f7ff ff3f 	bl	800f8f0 <pbuf_header_impl>
 800fa72:	4603      	mov	r3, r0
}
 800fa74:	4618      	mov	r0, r3
 800fa76:	3708      	adds	r7, #8
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	bd80      	pop	{r7, pc}

0800fa7c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b086      	sub	sp, #24
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d10b      	bne.n	800faa2 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d106      	bne.n	800fa9e <pbuf_free+0x22>
 800fa90:	4b3e      	ldr	r3, [pc, #248]	; (800fb8c <pbuf_free+0x110>)
 800fa92:	f240 22d2 	movw	r2, #722	; 0x2d2
 800fa96:	493e      	ldr	r1, [pc, #248]	; (800fb90 <pbuf_free+0x114>)
 800fa98:	483e      	ldr	r0, [pc, #248]	; (800fb94 <pbuf_free+0x118>)
 800fa9a:	f004 f9f3 	bl	8013e84 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	e070      	b.n	800fb84 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	7b1b      	ldrb	r3, [r3, #12]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d012      	beq.n	800fad0 <pbuf_free+0x54>
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	7b1b      	ldrb	r3, [r3, #12]
 800faae:	2b01      	cmp	r3, #1
 800fab0:	d00e      	beq.n	800fad0 <pbuf_free+0x54>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	7b1b      	ldrb	r3, [r3, #12]
 800fab6:	2b02      	cmp	r3, #2
 800fab8:	d00a      	beq.n	800fad0 <pbuf_free+0x54>
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	7b1b      	ldrb	r3, [r3, #12]
 800fabe:	2b03      	cmp	r3, #3
 800fac0:	d006      	beq.n	800fad0 <pbuf_free+0x54>
 800fac2:	4b32      	ldr	r3, [pc, #200]	; (800fb8c <pbuf_free+0x110>)
 800fac4:	f240 22de 	movw	r2, #734	; 0x2de
 800fac8:	4933      	ldr	r1, [pc, #204]	; (800fb98 <pbuf_free+0x11c>)
 800faca:	4832      	ldr	r0, [pc, #200]	; (800fb94 <pbuf_free+0x118>)
 800facc:	f004 f9da 	bl	8013e84 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800fad0:	2300      	movs	r3, #0
 800fad2:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800fad4:	e052      	b.n	800fb7c <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	89db      	ldrh	r3, [r3, #14]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d106      	bne.n	800faec <pbuf_free+0x70>
 800fade:	4b2b      	ldr	r3, [pc, #172]	; (800fb8c <pbuf_free+0x110>)
 800fae0:	f240 22eb 	movw	r2, #747	; 0x2eb
 800fae4:	492d      	ldr	r1, [pc, #180]	; (800fb9c <pbuf_free+0x120>)
 800fae6:	482b      	ldr	r0, [pc, #172]	; (800fb94 <pbuf_free+0x118>)
 800fae8:	f004 f9cc 	bl	8013e84 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	89db      	ldrh	r3, [r3, #14]
 800faf0:	3b01      	subs	r3, #1
 800faf2:	b29a      	uxth	r2, r3
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	81da      	strh	r2, [r3, #14]
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	89db      	ldrh	r3, [r3, #14]
 800fafc:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800fafe:	8abb      	ldrh	r3, [r7, #20]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d139      	bne.n	800fb78 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	7b1b      	ldrb	r3, [r3, #12]
 800fb0e:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	7b5b      	ldrb	r3, [r3, #13]
 800fb14:	f003 0302 	and.w	r3, r3, #2
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d011      	beq.n	800fb40 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800fb20:	68bb      	ldr	r3, [r7, #8]
 800fb22:	691b      	ldr	r3, [r3, #16]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d106      	bne.n	800fb36 <pbuf_free+0xba>
 800fb28:	4b18      	ldr	r3, [pc, #96]	; (800fb8c <pbuf_free+0x110>)
 800fb2a:	f240 22f9 	movw	r2, #761	; 0x2f9
 800fb2e:	491c      	ldr	r1, [pc, #112]	; (800fba0 <pbuf_free+0x124>)
 800fb30:	4818      	ldr	r0, [pc, #96]	; (800fb94 <pbuf_free+0x118>)
 800fb32:	f004 f9a7 	bl	8013e84 <iprintf>
        pc->custom_free_function(p);
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	691b      	ldr	r3, [r3, #16]
 800fb3a:	6878      	ldr	r0, [r7, #4]
 800fb3c:	4798      	blx	r3
 800fb3e:	e015      	b.n	800fb6c <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800fb40:	89fb      	ldrh	r3, [r7, #14]
 800fb42:	2b03      	cmp	r3, #3
 800fb44:	d104      	bne.n	800fb50 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 800fb46:	6879      	ldr	r1, [r7, #4]
 800fb48:	2005      	movs	r0, #5
 800fb4a:	f7ff fa9b 	bl	800f084 <memp_free>
 800fb4e:	e00d      	b.n	800fb6c <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800fb50:	89fb      	ldrh	r3, [r7, #14]
 800fb52:	2b01      	cmp	r3, #1
 800fb54:	d002      	beq.n	800fb5c <pbuf_free+0xe0>
 800fb56:	89fb      	ldrh	r3, [r7, #14]
 800fb58:	2b02      	cmp	r3, #2
 800fb5a:	d104      	bne.n	800fb66 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 800fb5c:	6879      	ldr	r1, [r7, #4]
 800fb5e:	2004      	movs	r0, #4
 800fb60:	f7ff fa90 	bl	800f084 <memp_free>
 800fb64:	e002      	b.n	800fb6c <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f7fe ffa6 	bl	800eab8 <mem_free>
        }
      }
      count++;
 800fb6c:	7dfb      	ldrb	r3, [r7, #23]
 800fb6e:	3301      	adds	r3, #1
 800fb70:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800fb72:	693b      	ldr	r3, [r7, #16]
 800fb74:	607b      	str	r3, [r7, #4]
 800fb76:	e001      	b.n	800fb7c <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d1a9      	bne.n	800fad6 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800fb82:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb84:	4618      	mov	r0, r3
 800fb86:	3718      	adds	r7, #24
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bd80      	pop	{r7, pc}
 800fb8c:	080163d4 	.word	0x080163d4
 800fb90:	0801660c 	.word	0x0801660c
 800fb94:	08016420 	.word	0x08016420
 800fb98:	08016648 	.word	0x08016648
 800fb9c:	08016660 	.word	0x08016660
 800fba0:	08016678 	.word	0x08016678

0800fba4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800fba4:	b480      	push	{r7}
 800fba6:	b085      	sub	sp, #20
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800fbac:	2300      	movs	r3, #0
 800fbae:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800fbb0:	e005      	b.n	800fbbe <pbuf_clen+0x1a>
    ++len;
 800fbb2:	89fb      	ldrh	r3, [r7, #14]
 800fbb4:	3301      	adds	r3, #1
 800fbb6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d1f6      	bne.n	800fbb2 <pbuf_clen+0xe>
  }
  return len;
 800fbc4:	89fb      	ldrh	r3, [r7, #14]
}
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	3714      	adds	r7, #20
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bc80      	pop	{r7}
 800fbce:	4770      	bx	lr

0800fbd0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b082      	sub	sp, #8
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d010      	beq.n	800fc00 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	89db      	ldrh	r3, [r3, #14]
 800fbe2:	3301      	adds	r3, #1
 800fbe4:	b29a      	uxth	r2, r3
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	89db      	ldrh	r3, [r3, #14]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d106      	bne.n	800fc00 <pbuf_ref+0x30>
 800fbf2:	4b05      	ldr	r3, [pc, #20]	; (800fc08 <pbuf_ref+0x38>)
 800fbf4:	f240 3239 	movw	r2, #825	; 0x339
 800fbf8:	4904      	ldr	r1, [pc, #16]	; (800fc0c <pbuf_ref+0x3c>)
 800fbfa:	4805      	ldr	r0, [pc, #20]	; (800fc10 <pbuf_ref+0x40>)
 800fbfc:	f004 f942 	bl	8013e84 <iprintf>
  }
}
 800fc00:	bf00      	nop
 800fc02:	3708      	adds	r7, #8
 800fc04:	46bd      	mov	sp, r7
 800fc06:	bd80      	pop	{r7, pc}
 800fc08:	080163d4 	.word	0x080163d4
 800fc0c:	0801669c 	.word	0x0801669c
 800fc10:	08016420 	.word	0x08016420

0800fc14 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800fc14:	b580      	push	{r7, lr}
 800fc16:	b084      	sub	sp, #16
 800fc18:	af00      	add	r7, sp, #0
 800fc1a:	6078      	str	r0, [r7, #4]
 800fc1c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d002      	beq.n	800fc2a <pbuf_cat+0x16>
 800fc24:	683b      	ldr	r3, [r7, #0]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d107      	bne.n	800fc3a <pbuf_cat+0x26>
 800fc2a:	4b20      	ldr	r3, [pc, #128]	; (800fcac <pbuf_cat+0x98>)
 800fc2c:	f240 324d 	movw	r2, #845	; 0x34d
 800fc30:	491f      	ldr	r1, [pc, #124]	; (800fcb0 <pbuf_cat+0x9c>)
 800fc32:	4820      	ldr	r0, [pc, #128]	; (800fcb4 <pbuf_cat+0xa0>)
 800fc34:	f004 f926 	bl	8013e84 <iprintf>
 800fc38:	e034      	b.n	800fca4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	60fb      	str	r3, [r7, #12]
 800fc3e:	e00a      	b.n	800fc56 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	891a      	ldrh	r2, [r3, #8]
 800fc44:	683b      	ldr	r3, [r7, #0]
 800fc46:	891b      	ldrh	r3, [r3, #8]
 800fc48:	4413      	add	r3, r2
 800fc4a:	b29a      	uxth	r2, r3
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	60fb      	str	r3, [r7, #12]
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d1f0      	bne.n	800fc40 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	891a      	ldrh	r2, [r3, #8]
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	895b      	ldrh	r3, [r3, #10]
 800fc66:	429a      	cmp	r2, r3
 800fc68:	d006      	beq.n	800fc78 <pbuf_cat+0x64>
 800fc6a:	4b10      	ldr	r3, [pc, #64]	; (800fcac <pbuf_cat+0x98>)
 800fc6c:	f240 3255 	movw	r2, #853	; 0x355
 800fc70:	4911      	ldr	r1, [pc, #68]	; (800fcb8 <pbuf_cat+0xa4>)
 800fc72:	4810      	ldr	r0, [pc, #64]	; (800fcb4 <pbuf_cat+0xa0>)
 800fc74:	f004 f906 	bl	8013e84 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d006      	beq.n	800fc8e <pbuf_cat+0x7a>
 800fc80:	4b0a      	ldr	r3, [pc, #40]	; (800fcac <pbuf_cat+0x98>)
 800fc82:	f240 3256 	movw	r2, #854	; 0x356
 800fc86:	490d      	ldr	r1, [pc, #52]	; (800fcbc <pbuf_cat+0xa8>)
 800fc88:	480a      	ldr	r0, [pc, #40]	; (800fcb4 <pbuf_cat+0xa0>)
 800fc8a:	f004 f8fb 	bl	8013e84 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	891a      	ldrh	r2, [r3, #8]
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	891b      	ldrh	r3, [r3, #8]
 800fc96:	4413      	add	r3, r2
 800fc98:	b29a      	uxth	r2, r3
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	683a      	ldr	r2, [r7, #0]
 800fca2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800fca4:	3710      	adds	r7, #16
 800fca6:	46bd      	mov	sp, r7
 800fca8:	bd80      	pop	{r7, pc}
 800fcaa:	bf00      	nop
 800fcac:	080163d4 	.word	0x080163d4
 800fcb0:	080166b0 	.word	0x080166b0
 800fcb4:	08016420 	.word	0x08016420
 800fcb8:	080166e8 	.word	0x080166e8
 800fcbc:	08016718 	.word	0x08016718

0800fcc0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800fcc0:	b580      	push	{r7, lr}
 800fcc2:	b084      	sub	sp, #16
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	6078      	str	r0, [r7, #4]
 800fcc8:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800fcca:	2300      	movs	r3, #0
 800fccc:	81fb      	strh	r3, [r7, #14]
 800fcce:	2300      	movs	r3, #0
 800fcd0:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d008      	beq.n	800fcea <pbuf_copy+0x2a>
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d005      	beq.n	800fcea <pbuf_copy+0x2a>
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	891a      	ldrh	r2, [r3, #8]
 800fce2:	683b      	ldr	r3, [r7, #0]
 800fce4:	891b      	ldrh	r3, [r3, #8]
 800fce6:	429a      	cmp	r2, r3
 800fce8:	d209      	bcs.n	800fcfe <pbuf_copy+0x3e>
 800fcea:	4b54      	ldr	r3, [pc, #336]	; (800fe3c <pbuf_copy+0x17c>)
 800fcec:	f240 32bd 	movw	r2, #957	; 0x3bd
 800fcf0:	4953      	ldr	r1, [pc, #332]	; (800fe40 <pbuf_copy+0x180>)
 800fcf2:	4854      	ldr	r0, [pc, #336]	; (800fe44 <pbuf_copy+0x184>)
 800fcf4:	f004 f8c6 	bl	8013e84 <iprintf>
 800fcf8:	f06f 030f 	mvn.w	r3, #15
 800fcfc:	e099      	b.n	800fe32 <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	895b      	ldrh	r3, [r3, #10]
 800fd02:	461a      	mov	r2, r3
 800fd04:	89fb      	ldrh	r3, [r7, #14]
 800fd06:	1ad2      	subs	r2, r2, r3
 800fd08:	683b      	ldr	r3, [r7, #0]
 800fd0a:	895b      	ldrh	r3, [r3, #10]
 800fd0c:	4619      	mov	r1, r3
 800fd0e:	89bb      	ldrh	r3, [r7, #12]
 800fd10:	1acb      	subs	r3, r1, r3
 800fd12:	429a      	cmp	r2, r3
 800fd14:	db05      	blt.n	800fd22 <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	895a      	ldrh	r2, [r3, #10]
 800fd1a:	89bb      	ldrh	r3, [r7, #12]
 800fd1c:	1ad3      	subs	r3, r2, r3
 800fd1e:	817b      	strh	r3, [r7, #10]
 800fd20:	e004      	b.n	800fd2c <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	895a      	ldrh	r2, [r3, #10]
 800fd26:	89fb      	ldrh	r3, [r7, #14]
 800fd28:	1ad3      	subs	r3, r2, r3
 800fd2a:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	685a      	ldr	r2, [r3, #4]
 800fd30:	89fb      	ldrh	r3, [r7, #14]
 800fd32:	18d0      	adds	r0, r2, r3
 800fd34:	683b      	ldr	r3, [r7, #0]
 800fd36:	685a      	ldr	r2, [r3, #4]
 800fd38:	89bb      	ldrh	r3, [r7, #12]
 800fd3a:	4413      	add	r3, r2
 800fd3c:	897a      	ldrh	r2, [r7, #10]
 800fd3e:	4619      	mov	r1, r3
 800fd40:	f003 fb97 	bl	8013472 <memcpy>
    offset_to += len;
 800fd44:	89fa      	ldrh	r2, [r7, #14]
 800fd46:	897b      	ldrh	r3, [r7, #10]
 800fd48:	4413      	add	r3, r2
 800fd4a:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800fd4c:	89ba      	ldrh	r2, [r7, #12]
 800fd4e:	897b      	ldrh	r3, [r7, #10]
 800fd50:	4413      	add	r3, r2
 800fd52:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	895b      	ldrh	r3, [r3, #10]
 800fd58:	89fa      	ldrh	r2, [r7, #14]
 800fd5a:	429a      	cmp	r2, r3
 800fd5c:	d906      	bls.n	800fd6c <pbuf_copy+0xac>
 800fd5e:	4b37      	ldr	r3, [pc, #220]	; (800fe3c <pbuf_copy+0x17c>)
 800fd60:	f240 32cd 	movw	r2, #973	; 0x3cd
 800fd64:	4938      	ldr	r1, [pc, #224]	; (800fe48 <pbuf_copy+0x188>)
 800fd66:	4837      	ldr	r0, [pc, #220]	; (800fe44 <pbuf_copy+0x184>)
 800fd68:	f004 f88c 	bl	8013e84 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800fd6c:	683b      	ldr	r3, [r7, #0]
 800fd6e:	895b      	ldrh	r3, [r3, #10]
 800fd70:	89ba      	ldrh	r2, [r7, #12]
 800fd72:	429a      	cmp	r2, r3
 800fd74:	d906      	bls.n	800fd84 <pbuf_copy+0xc4>
 800fd76:	4b31      	ldr	r3, [pc, #196]	; (800fe3c <pbuf_copy+0x17c>)
 800fd78:	f240 32ce 	movw	r2, #974	; 0x3ce
 800fd7c:	4933      	ldr	r1, [pc, #204]	; (800fe4c <pbuf_copy+0x18c>)
 800fd7e:	4831      	ldr	r0, [pc, #196]	; (800fe44 <pbuf_copy+0x184>)
 800fd80:	f004 f880 	bl	8013e84 <iprintf>
    if (offset_from >= p_from->len) {
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	895b      	ldrh	r3, [r3, #10]
 800fd88:	89ba      	ldrh	r2, [r7, #12]
 800fd8a:	429a      	cmp	r2, r3
 800fd8c:	d304      	bcc.n	800fd98 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800fd8e:	2300      	movs	r3, #0
 800fd90:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800fd92:	683b      	ldr	r3, [r7, #0]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	895b      	ldrh	r3, [r3, #10]
 800fd9c:	89fa      	ldrh	r2, [r7, #14]
 800fd9e:	429a      	cmp	r2, r3
 800fda0:	d114      	bne.n	800fdcc <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800fda2:	2300      	movs	r3, #0
 800fda4:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d10c      	bne.n	800fdcc <pbuf_copy+0x10c>
 800fdb2:	683b      	ldr	r3, [r7, #0]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d009      	beq.n	800fdcc <pbuf_copy+0x10c>
 800fdb8:	4b20      	ldr	r3, [pc, #128]	; (800fe3c <pbuf_copy+0x17c>)
 800fdba:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800fdbe:	4924      	ldr	r1, [pc, #144]	; (800fe50 <pbuf_copy+0x190>)
 800fdc0:	4820      	ldr	r0, [pc, #128]	; (800fe44 <pbuf_copy+0x184>)
 800fdc2:	f004 f85f 	bl	8013e84 <iprintf>
 800fdc6:	f06f 030f 	mvn.w	r3, #15
 800fdca:	e032      	b.n	800fe32 <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800fdcc:	683b      	ldr	r3, [r7, #0]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d013      	beq.n	800fdfa <pbuf_copy+0x13a>
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	895a      	ldrh	r2, [r3, #10]
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	891b      	ldrh	r3, [r3, #8]
 800fdda:	429a      	cmp	r2, r3
 800fddc:	d10d      	bne.n	800fdfa <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800fdde:	683b      	ldr	r3, [r7, #0]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d009      	beq.n	800fdfa <pbuf_copy+0x13a>
 800fde6:	4b15      	ldr	r3, [pc, #84]	; (800fe3c <pbuf_copy+0x17c>)
 800fde8:	f240 32de 	movw	r2, #990	; 0x3de
 800fdec:	4919      	ldr	r1, [pc, #100]	; (800fe54 <pbuf_copy+0x194>)
 800fdee:	4815      	ldr	r0, [pc, #84]	; (800fe44 <pbuf_copy+0x184>)
 800fdf0:	f004 f848 	bl	8013e84 <iprintf>
 800fdf4:	f06f 0305 	mvn.w	r3, #5
 800fdf8:	e01b      	b.n	800fe32 <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d013      	beq.n	800fe28 <pbuf_copy+0x168>
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	895a      	ldrh	r2, [r3, #10]
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	891b      	ldrh	r3, [r3, #8]
 800fe08:	429a      	cmp	r2, r3
 800fe0a:	d10d      	bne.n	800fe28 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d009      	beq.n	800fe28 <pbuf_copy+0x168>
 800fe14:	4b09      	ldr	r3, [pc, #36]	; (800fe3c <pbuf_copy+0x17c>)
 800fe16:	f240 32e3 	movw	r2, #995	; 0x3e3
 800fe1a:	490e      	ldr	r1, [pc, #56]	; (800fe54 <pbuf_copy+0x194>)
 800fe1c:	4809      	ldr	r0, [pc, #36]	; (800fe44 <pbuf_copy+0x184>)
 800fe1e:	f004 f831 	bl	8013e84 <iprintf>
 800fe22:	f06f 0305 	mvn.w	r3, #5
 800fe26:	e004      	b.n	800fe32 <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	f47f af67 	bne.w	800fcfe <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800fe30:	2300      	movs	r3, #0
}
 800fe32:	4618      	mov	r0, r3
 800fe34:	3710      	adds	r7, #16
 800fe36:	46bd      	mov	sp, r7
 800fe38:	bd80      	pop	{r7, pc}
 800fe3a:	bf00      	nop
 800fe3c:	080163d4 	.word	0x080163d4
 800fe40:	08016764 	.word	0x08016764
 800fe44:	08016420 	.word	0x08016420
 800fe48:	08016794 	.word	0x08016794
 800fe4c:	080167ac 	.word	0x080167ac
 800fe50:	080167c8 	.word	0x080167c8
 800fe54:	080167d8 	.word	0x080167d8

0800fe58 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b084      	sub	sp, #16
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	685b      	ldr	r3, [r3, #4]
 800fe68:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	687a      	ldr	r2, [r7, #4]
 800fe70:	4903      	ldr	r1, [pc, #12]	; (800fe80 <cyclic_timer+0x28>)
 800fe72:	4618      	mov	r0, r3
 800fe74:	f000 f82e 	bl	800fed4 <sys_timeout>
}
 800fe78:	bf00      	nop
 800fe7a:	3710      	adds	r7, #16
 800fe7c:	46bd      	mov	sp, r7
 800fe7e:	bd80      	pop	{r7, pc}
 800fe80:	0800fe59 	.word	0x0800fe59

0800fe84 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b082      	sub	sp, #8
 800fe88:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	607b      	str	r3, [r7, #4]
 800fe8e:	e00e      	b.n	800feae <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800fe90:	4a0d      	ldr	r2, [pc, #52]	; (800fec8 <sys_timeouts_init+0x44>)
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	00db      	lsls	r3, r3, #3
 800fe9c:	4a0a      	ldr	r2, [pc, #40]	; (800fec8 <sys_timeouts_init+0x44>)
 800fe9e:	4413      	add	r3, r2
 800fea0:	461a      	mov	r2, r3
 800fea2:	490a      	ldr	r1, [pc, #40]	; (800fecc <sys_timeouts_init+0x48>)
 800fea4:	f000 f816 	bl	800fed4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	3301      	adds	r3, #1
 800feac:	607b      	str	r3, [r7, #4]
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	2b01      	cmp	r3, #1
 800feb2:	d9ed      	bls.n	800fe90 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800feb4:	f7fc ff9e 	bl	800cdf4 <sys_now>
 800feb8:	4602      	mov	r2, r0
 800feba:	4b05      	ldr	r3, [pc, #20]	; (800fed0 <sys_timeouts_init+0x4c>)
 800febc:	601a      	str	r2, [r3, #0]
}
 800febe:	bf00      	nop
 800fec0:	3708      	adds	r7, #8
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd80      	pop	{r7, pc}
 800fec6:	bf00      	nop
 800fec8:	080171a8 	.word	0x080171a8
 800fecc:	0800fe59 	.word	0x0800fe59
 800fed0:	200004a0 	.word	0x200004a0

0800fed4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b088      	sub	sp, #32
 800fed8:	af00      	add	r7, sp, #0
 800feda:	60f8      	str	r0, [r7, #12]
 800fedc:	60b9      	str	r1, [r7, #8]
 800fede:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800fee0:	2003      	movs	r0, #3
 800fee2:	f7ff f883 	bl	800efec <memp_malloc>
 800fee6:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800fee8:	697b      	ldr	r3, [r7, #20]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d10a      	bne.n	800ff04 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800feee:	697b      	ldr	r3, [r7, #20]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	f040 8084 	bne.w	800fffe <sys_timeout+0x12a>
 800fef6:	4b44      	ldr	r3, [pc, #272]	; (8010008 <sys_timeout+0x134>)
 800fef8:	22d4      	movs	r2, #212	; 0xd4
 800fefa:	4944      	ldr	r1, [pc, #272]	; (801000c <sys_timeout+0x138>)
 800fefc:	4844      	ldr	r0, [pc, #272]	; (8010010 <sys_timeout+0x13c>)
 800fefe:	f003 ffc1 	bl	8013e84 <iprintf>
    return;
 800ff02:	e07c      	b.n	800fffe <sys_timeout+0x12a>
  }

  now = sys_now();
 800ff04:	f7fc ff76 	bl	800cdf4 <sys_now>
 800ff08:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800ff0a:	4b42      	ldr	r3, [pc, #264]	; (8010014 <sys_timeout+0x140>)
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d105      	bne.n	800ff1e <sys_timeout+0x4a>
    diff = 0;
 800ff12:	2300      	movs	r3, #0
 800ff14:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800ff16:	4a40      	ldr	r2, [pc, #256]	; (8010018 <sys_timeout+0x144>)
 800ff18:	693b      	ldr	r3, [r7, #16]
 800ff1a:	6013      	str	r3, [r2, #0]
 800ff1c:	e004      	b.n	800ff28 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800ff1e:	4b3e      	ldr	r3, [pc, #248]	; (8010018 <sys_timeout+0x144>)
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	693a      	ldr	r2, [r7, #16]
 800ff24:	1ad3      	subs	r3, r2, r3
 800ff26:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800ff28:	697b      	ldr	r3, [r7, #20]
 800ff2a:	2200      	movs	r2, #0
 800ff2c:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	68ba      	ldr	r2, [r7, #8]
 800ff32:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800ff34:	697b      	ldr	r3, [r7, #20]
 800ff36:	687a      	ldr	r2, [r7, #4]
 800ff38:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800ff3a:	68fa      	ldr	r2, [r7, #12]
 800ff3c:	69bb      	ldr	r3, [r7, #24]
 800ff3e:	441a      	add	r2, r3
 800ff40:	697b      	ldr	r3, [r7, #20]
 800ff42:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800ff44:	4b33      	ldr	r3, [pc, #204]	; (8010014 <sys_timeout+0x140>)
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d103      	bne.n	800ff54 <sys_timeout+0x80>
    next_timeout = timeout;
 800ff4c:	4a31      	ldr	r2, [pc, #196]	; (8010014 <sys_timeout+0x140>)
 800ff4e:	697b      	ldr	r3, [r7, #20]
 800ff50:	6013      	str	r3, [r2, #0]
    return;
 800ff52:	e055      	b.n	8010000 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800ff54:	4b2f      	ldr	r3, [pc, #188]	; (8010014 <sys_timeout+0x140>)
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	685b      	ldr	r3, [r3, #4]
 800ff5a:	68fa      	ldr	r2, [r7, #12]
 800ff5c:	429a      	cmp	r2, r3
 800ff5e:	d20f      	bcs.n	800ff80 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800ff60:	4b2c      	ldr	r3, [pc, #176]	; (8010014 <sys_timeout+0x140>)
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	6859      	ldr	r1, [r3, #4]
 800ff66:	4b2b      	ldr	r3, [pc, #172]	; (8010014 <sys_timeout+0x140>)
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	68fa      	ldr	r2, [r7, #12]
 800ff6c:	1a8a      	subs	r2, r1, r2
 800ff6e:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800ff70:	4b28      	ldr	r3, [pc, #160]	; (8010014 <sys_timeout+0x140>)
 800ff72:	681a      	ldr	r2, [r3, #0]
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800ff78:	4a26      	ldr	r2, [pc, #152]	; (8010014 <sys_timeout+0x140>)
 800ff7a:	697b      	ldr	r3, [r7, #20]
 800ff7c:	6013      	str	r3, [r2, #0]
 800ff7e:	e03f      	b.n	8010000 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800ff80:	4b24      	ldr	r3, [pc, #144]	; (8010014 <sys_timeout+0x140>)
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	61fb      	str	r3, [r7, #28]
 800ff86:	e036      	b.n	800fff6 <sys_timeout+0x122>
      timeout->time -= t->time;
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	685a      	ldr	r2, [r3, #4]
 800ff8c:	69fb      	ldr	r3, [r7, #28]
 800ff8e:	685b      	ldr	r3, [r3, #4]
 800ff90:	1ad2      	subs	r2, r2, r3
 800ff92:	697b      	ldr	r3, [r7, #20]
 800ff94:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800ff96:	69fb      	ldr	r3, [r7, #28]
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d006      	beq.n	800ffac <sys_timeout+0xd8>
 800ff9e:	69fb      	ldr	r3, [r7, #28]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	685a      	ldr	r2, [r3, #4]
 800ffa4:	697b      	ldr	r3, [r7, #20]
 800ffa6:	685b      	ldr	r3, [r3, #4]
 800ffa8:	429a      	cmp	r2, r3
 800ffaa:	d921      	bls.n	800fff0 <sys_timeout+0x11c>
        if (t->next != NULL) {
 800ffac:	69fb      	ldr	r3, [r7, #28]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d009      	beq.n	800ffc8 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800ffb4:	69fb      	ldr	r3, [r7, #28]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	6859      	ldr	r1, [r3, #4]
 800ffba:	697b      	ldr	r3, [r7, #20]
 800ffbc:	685a      	ldr	r2, [r3, #4]
 800ffbe:	69fb      	ldr	r3, [r7, #28]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	1a8a      	subs	r2, r1, r2
 800ffc4:	605a      	str	r2, [r3, #4]
 800ffc6:	e00b      	b.n	800ffe0 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800ffc8:	697b      	ldr	r3, [r7, #20]
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	68fa      	ldr	r2, [r7, #12]
 800ffce:	429a      	cmp	r2, r3
 800ffd0:	d206      	bcs.n	800ffe0 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800ffd2:	4b10      	ldr	r3, [pc, #64]	; (8010014 <sys_timeout+0x140>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	685a      	ldr	r2, [r3, #4]
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	441a      	add	r2, r3
 800ffdc:	697b      	ldr	r3, [r7, #20]
 800ffde:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800ffe0:	69fb      	ldr	r3, [r7, #28]
 800ffe2:	681a      	ldr	r2, [r3, #0]
 800ffe4:	697b      	ldr	r3, [r7, #20]
 800ffe6:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800ffe8:	69fb      	ldr	r3, [r7, #28]
 800ffea:	697a      	ldr	r2, [r7, #20]
 800ffec:	601a      	str	r2, [r3, #0]
        break;
 800ffee:	e007      	b.n	8010000 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800fff0:	69fb      	ldr	r3, [r7, #28]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	61fb      	str	r3, [r7, #28]
 800fff6:	69fb      	ldr	r3, [r7, #28]
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d1c5      	bne.n	800ff88 <sys_timeout+0xb4>
 800fffc:	e000      	b.n	8010000 <sys_timeout+0x12c>
    return;
 800fffe:	bf00      	nop
      }
    }
  }
}
 8010000:	3720      	adds	r7, #32
 8010002:	46bd      	mov	sp, r7
 8010004:	bd80      	pop	{r7, pc}
 8010006:	bf00      	nop
 8010008:	080168e0 	.word	0x080168e0
 801000c:	08016914 	.word	0x08016914
 8010010:	08016954 	.word	0x08016954
 8010014:	2000049c 	.word	0x2000049c
 8010018:	200004a0 	.word	0x200004a0

0801001c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801001c:	b480      	push	{r7}
 801001e:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8010020:	bf00      	nop
 8010022:	46bd      	mov	sp, r7
 8010024:	bc80      	pop	{r7}
 8010026:	4770      	bx	lr

08010028 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8010028:	b480      	push	{r7}
 801002a:	b085      	sub	sp, #20
 801002c:	af00      	add	r7, sp, #0
 801002e:	60f8      	str	r0, [r7, #12]
 8010030:	60b9      	str	r1, [r7, #8]
 8010032:	4613      	mov	r3, r2
 8010034:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8010036:	79fb      	ldrb	r3, [r7, #7]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d018      	beq.n	801006e <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d013      	beq.n	801006a <udp_input_local_match+0x42>
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d00f      	beq.n	801006a <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801004a:	4b13      	ldr	r3, [pc, #76]	; (8010098 <udp_input_local_match+0x70>)
 801004c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801004e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010052:	d00a      	beq.n	801006a <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	681a      	ldr	r2, [r3, #0]
 8010058:	4b0f      	ldr	r3, [pc, #60]	; (8010098 <udp_input_local_match+0x70>)
 801005a:	695b      	ldr	r3, [r3, #20]
 801005c:	405a      	eors	r2, r3
 801005e:	68bb      	ldr	r3, [r7, #8]
 8010060:	3308      	adds	r3, #8
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8010066:	2b00      	cmp	r3, #0
 8010068:	d110      	bne.n	801008c <udp_input_local_match+0x64>
          return 1;
 801006a:	2301      	movs	r3, #1
 801006c:	e00f      	b.n	801008e <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	2b00      	cmp	r3, #0
 8010072:	d009      	beq.n	8010088 <udp_input_local_match+0x60>
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	2b00      	cmp	r3, #0
 801007a:	d005      	beq.n	8010088 <udp_input_local_match+0x60>
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	681a      	ldr	r2, [r3, #0]
 8010080:	4b05      	ldr	r3, [pc, #20]	; (8010098 <udp_input_local_match+0x70>)
 8010082:	695b      	ldr	r3, [r3, #20]
 8010084:	429a      	cmp	r2, r3
 8010086:	d101      	bne.n	801008c <udp_input_local_match+0x64>
      return 1;
 8010088:	2301      	movs	r3, #1
 801008a:	e000      	b.n	801008e <udp_input_local_match+0x66>
    }
  }

  return 0;
 801008c:	2300      	movs	r3, #0
}
 801008e:	4618      	mov	r0, r3
 8010090:	3714      	adds	r7, #20
 8010092:	46bd      	mov	sp, r7
 8010094:	bc80      	pop	{r7}
 8010096:	4770      	bx	lr
 8010098:	200046c0 	.word	0x200046c0

0801009c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801009c:	b590      	push	{r4, r7, lr}
 801009e:	b08d      	sub	sp, #52	; 0x34
 80100a0:	af02      	add	r7, sp, #8
 80100a2:	6078      	str	r0, [r7, #4]
 80100a4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80100a6:	2300      	movs	r3, #0
 80100a8:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	895b      	ldrh	r3, [r3, #10]
 80100ae:	2b07      	cmp	r3, #7
 80100b0:	d803      	bhi.n	80100ba <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	f7ff fce2 	bl	800fa7c <pbuf_free>
    goto end;
 80100b8:	e0c6      	b.n	8010248 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	685b      	ldr	r3, [r3, #4]
 80100be:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80100c0:	4b63      	ldr	r3, [pc, #396]	; (8010250 <udp_input+0x1b4>)
 80100c2:	695a      	ldr	r2, [r3, #20]
 80100c4:	4b62      	ldr	r3, [pc, #392]	; (8010250 <udp_input+0x1b4>)
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	4619      	mov	r1, r3
 80100ca:	4610      	mov	r0, r2
 80100cc:	f001 fc10 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 80100d0:	4603      	mov	r3, r0
 80100d2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80100d4:	697b      	ldr	r3, [r7, #20]
 80100d6:	881b      	ldrh	r3, [r3, #0]
 80100d8:	b29b      	uxth	r3, r3
 80100da:	4618      	mov	r0, r3
 80100dc:	f7fe fbf8 	bl	800e8d0 <lwip_htons>
 80100e0:	4603      	mov	r3, r0
 80100e2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	885b      	ldrh	r3, [r3, #2]
 80100e8:	b29b      	uxth	r3, r3
 80100ea:	4618      	mov	r0, r3
 80100ec:	f7fe fbf0 	bl	800e8d0 <lwip_htons>
 80100f0:	4603      	mov	r3, r0
 80100f2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80100f4:	2300      	movs	r3, #0
 80100f6:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80100f8:	2300      	movs	r3, #0
 80100fa:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80100fc:	2300      	movs	r3, #0
 80100fe:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010100:	4b54      	ldr	r3, [pc, #336]	; (8010254 <udp_input+0x1b8>)
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	627b      	str	r3, [r7, #36]	; 0x24
 8010106:	e03b      	b.n	8010180 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8010108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801010a:	8a5b      	ldrh	r3, [r3, #18]
 801010c:	89fa      	ldrh	r2, [r7, #14]
 801010e:	429a      	cmp	r2, r3
 8010110:	d131      	bne.n	8010176 <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8010112:	7cfb      	ldrb	r3, [r7, #19]
 8010114:	461a      	mov	r2, r3
 8010116:	6839      	ldr	r1, [r7, #0]
 8010118:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801011a:	f7ff ff85 	bl	8010028 <udp_input_local_match>
 801011e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8010120:	2b00      	cmp	r3, #0
 8010122:	d028      	beq.n	8010176 <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8010124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010126:	7c1b      	ldrb	r3, [r3, #16]
 8010128:	f003 0304 	and.w	r3, r3, #4
 801012c:	2b00      	cmp	r3, #0
 801012e:	d104      	bne.n	801013a <udp_input+0x9e>
 8010130:	69fb      	ldr	r3, [r7, #28]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d101      	bne.n	801013a <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8010136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010138:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801013a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801013c:	8a9b      	ldrh	r3, [r3, #20]
 801013e:	8a3a      	ldrh	r2, [r7, #16]
 8010140:	429a      	cmp	r2, r3
 8010142:	d118      	bne.n	8010176 <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8010144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010146:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8010148:	2b00      	cmp	r3, #0
 801014a:	d005      	beq.n	8010158 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801014c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801014e:	685a      	ldr	r2, [r3, #4]
 8010150:	4b3f      	ldr	r3, [pc, #252]	; (8010250 <udp_input+0x1b4>)
 8010152:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8010154:	429a      	cmp	r2, r3
 8010156:	d10e      	bne.n	8010176 <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8010158:	6a3b      	ldr	r3, [r7, #32]
 801015a:	2b00      	cmp	r3, #0
 801015c:	d014      	beq.n	8010188 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801015e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010160:	68da      	ldr	r2, [r3, #12]
 8010162:	6a3b      	ldr	r3, [r7, #32]
 8010164:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8010166:	4b3b      	ldr	r3, [pc, #236]	; (8010254 <udp_input+0x1b8>)
 8010168:	681a      	ldr	r2, [r3, #0]
 801016a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801016c:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801016e:	4a39      	ldr	r2, [pc, #228]	; (8010254 <udp_input+0x1b8>)
 8010170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010172:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8010174:	e008      	b.n	8010188 <udp_input+0xec>
      }
    }

    prev = pcb;
 8010176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010178:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801017a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801017c:	68db      	ldr	r3, [r3, #12]
 801017e:	627b      	str	r3, [r7, #36]	; 0x24
 8010180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010182:	2b00      	cmp	r3, #0
 8010184:	d1c0      	bne.n	8010108 <udp_input+0x6c>
 8010186:	e000      	b.n	801018a <udp_input+0xee>
        break;
 8010188:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801018a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801018c:	2b00      	cmp	r3, #0
 801018e:	d101      	bne.n	8010194 <udp_input+0xf8>
    pcb = uncon_pcb;
 8010190:	69fb      	ldr	r3, [r7, #28]
 8010192:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8010194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010196:	2b00      	cmp	r3, #0
 8010198:	d002      	beq.n	80101a0 <udp_input+0x104>
    for_us = 1;
 801019a:	2301      	movs	r3, #1
 801019c:	76fb      	strb	r3, [r7, #27]
 801019e:	e00a      	b.n	80101b6 <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	3304      	adds	r3, #4
 80101a4:	681a      	ldr	r2, [r3, #0]
 80101a6:	4b2a      	ldr	r3, [pc, #168]	; (8010250 <udp_input+0x1b4>)
 80101a8:	695b      	ldr	r3, [r3, #20]
 80101aa:	429a      	cmp	r2, r3
 80101ac:	bf0c      	ite	eq
 80101ae:	2301      	moveq	r3, #1
 80101b0:	2300      	movne	r3, #0
 80101b2:	b2db      	uxtb	r3, r3
 80101b4:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80101b6:	7efb      	ldrb	r3, [r7, #27]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d042      	beq.n	8010242 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 80101bc:	f06f 0107 	mvn.w	r1, #7
 80101c0:	6878      	ldr	r0, [r7, #4]
 80101c2:	f7ff fc37 	bl	800fa34 <pbuf_header>
 80101c6:	4603      	mov	r3, r0
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d00a      	beq.n	80101e2 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 80101cc:	4b22      	ldr	r3, [pc, #136]	; (8010258 <udp_input+0x1bc>)
 80101ce:	f240 1255 	movw	r2, #341	; 0x155
 80101d2:	4922      	ldr	r1, [pc, #136]	; (801025c <udp_input+0x1c0>)
 80101d4:	4822      	ldr	r0, [pc, #136]	; (8010260 <udp_input+0x1c4>)
 80101d6:	f003 fe55 	bl	8013e84 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80101da:	6878      	ldr	r0, [r7, #4]
 80101dc:	f7ff fc4e 	bl	800fa7c <pbuf_free>
      goto end;
 80101e0:	e032      	b.n	8010248 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 80101e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d012      	beq.n	801020e <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80101e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101ea:	699b      	ldr	r3, [r3, #24]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d00a      	beq.n	8010206 <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80101f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101f2:	699c      	ldr	r4, [r3, #24]
 80101f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101f6:	69d8      	ldr	r0, [r3, #28]
 80101f8:	8a3b      	ldrh	r3, [r7, #16]
 80101fa:	9300      	str	r3, [sp, #0]
 80101fc:	4b19      	ldr	r3, [pc, #100]	; (8010264 <udp_input+0x1c8>)
 80101fe:	687a      	ldr	r2, [r7, #4]
 8010200:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010202:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8010204:	e021      	b.n	801024a <udp_input+0x1ae>
        pbuf_free(p);
 8010206:	6878      	ldr	r0, [r7, #4]
 8010208:	f7ff fc38 	bl	800fa7c <pbuf_free>
        goto end;
 801020c:	e01c      	b.n	8010248 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801020e:	7cfb      	ldrb	r3, [r7, #19]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d112      	bne.n	801023a <udp_input+0x19e>
 8010214:	4b0e      	ldr	r3, [pc, #56]	; (8010250 <udp_input+0x1b4>)
 8010216:	695b      	ldr	r3, [r3, #20]
 8010218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801021c:	2be0      	cmp	r3, #224	; 0xe0
 801021e:	d00c      	beq.n	801023a <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8010220:	4b0b      	ldr	r3, [pc, #44]	; (8010250 <udp_input+0x1b4>)
 8010222:	899b      	ldrh	r3, [r3, #12]
 8010224:	3308      	adds	r3, #8
 8010226:	b29b      	uxth	r3, r3
 8010228:	b21b      	sxth	r3, r3
 801022a:	4619      	mov	r1, r3
 801022c:	6878      	ldr	r0, [r7, #4]
 801022e:	f7ff fc13 	bl	800fa58 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8010232:	2103      	movs	r1, #3
 8010234:	6878      	ldr	r0, [r7, #4]
 8010236:	f001 f861 	bl	80112fc <icmp_dest_unreach>
      pbuf_free(p);
 801023a:	6878      	ldr	r0, [r7, #4]
 801023c:	f7ff fc1e 	bl	800fa7c <pbuf_free>
  return;
 8010240:	e003      	b.n	801024a <udp_input+0x1ae>
    pbuf_free(p);
 8010242:	6878      	ldr	r0, [r7, #4]
 8010244:	f7ff fc1a 	bl	800fa7c <pbuf_free>
  return;
 8010248:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801024a:	372c      	adds	r7, #44	; 0x2c
 801024c:	46bd      	mov	sp, r7
 801024e:	bd90      	pop	{r4, r7, pc}
 8010250:	200046c0 	.word	0x200046c0
 8010254:	200076f4 	.word	0x200076f4
 8010258:	0801697c 	.word	0x0801697c
 801025c:	080169ac 	.word	0x080169ac
 8010260:	080169c0 	.word	0x080169c0
 8010264:	200046d0 	.word	0x200046d0

08010268 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8010268:	b480      	push	{r7}
 801026a:	b085      	sub	sp, #20
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
 8010270:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d01e      	beq.n	80102b6 <udp_netif_ip_addr_changed+0x4e>
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d01a      	beq.n	80102b6 <udp_netif_ip_addr_changed+0x4e>
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	2b00      	cmp	r3, #0
 8010284:	d017      	beq.n	80102b6 <udp_netif_ip_addr_changed+0x4e>
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	2b00      	cmp	r3, #0
 801028c:	d013      	beq.n	80102b6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801028e:	4b0c      	ldr	r3, [pc, #48]	; (80102c0 <udp_netif_ip_addr_changed+0x58>)
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	60fb      	str	r3, [r7, #12]
 8010294:	e00c      	b.n	80102b0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	681a      	ldr	r2, [r3, #0]
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	429a      	cmp	r2, r3
 80102a0:	d103      	bne.n	80102aa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80102a2:	683b      	ldr	r3, [r7, #0]
 80102a4:	681a      	ldr	r2, [r3, #0]
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	68db      	ldr	r3, [r3, #12]
 80102ae:	60fb      	str	r3, [r7, #12]
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d1ef      	bne.n	8010296 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80102b6:	bf00      	nop
 80102b8:	3714      	adds	r7, #20
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bc80      	pop	{r7}
 80102be:	4770      	bx	lr
 80102c0:	200076f4 	.word	0x200076f4

080102c4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b082      	sub	sp, #8
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80102cc:	4915      	ldr	r1, [pc, #84]	; (8010324 <etharp_free_entry+0x60>)
 80102ce:	687a      	ldr	r2, [r7, #4]
 80102d0:	4613      	mov	r3, r2
 80102d2:	005b      	lsls	r3, r3, #1
 80102d4:	4413      	add	r3, r2
 80102d6:	00db      	lsls	r3, r3, #3
 80102d8:	440b      	add	r3, r1
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d013      	beq.n	8010308 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80102e0:	4910      	ldr	r1, [pc, #64]	; (8010324 <etharp_free_entry+0x60>)
 80102e2:	687a      	ldr	r2, [r7, #4]
 80102e4:	4613      	mov	r3, r2
 80102e6:	005b      	lsls	r3, r3, #1
 80102e8:	4413      	add	r3, r2
 80102ea:	00db      	lsls	r3, r3, #3
 80102ec:	440b      	add	r3, r1
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	4618      	mov	r0, r3
 80102f2:	f7ff fbc3 	bl	800fa7c <pbuf_free>
    arp_table[i].q = NULL;
 80102f6:	490b      	ldr	r1, [pc, #44]	; (8010324 <etharp_free_entry+0x60>)
 80102f8:	687a      	ldr	r2, [r7, #4]
 80102fa:	4613      	mov	r3, r2
 80102fc:	005b      	lsls	r3, r3, #1
 80102fe:	4413      	add	r3, r2
 8010300:	00db      	lsls	r3, r3, #3
 8010302:	440b      	add	r3, r1
 8010304:	2200      	movs	r2, #0
 8010306:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010308:	4906      	ldr	r1, [pc, #24]	; (8010324 <etharp_free_entry+0x60>)
 801030a:	687a      	ldr	r2, [r7, #4]
 801030c:	4613      	mov	r3, r2
 801030e:	005b      	lsls	r3, r3, #1
 8010310:	4413      	add	r3, r2
 8010312:	00db      	lsls	r3, r3, #3
 8010314:	440b      	add	r3, r1
 8010316:	3314      	adds	r3, #20
 8010318:	2200      	movs	r2, #0
 801031a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801031c:	bf00      	nop
 801031e:	3708      	adds	r7, #8
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}
 8010324:	200004a4 	.word	0x200004a4

08010328 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b082      	sub	sp, #8
 801032c:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801032e:	2300      	movs	r3, #0
 8010330:	71fb      	strb	r3, [r7, #7]
 8010332:	e096      	b.n	8010462 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8010334:	79fa      	ldrb	r2, [r7, #7]
 8010336:	494f      	ldr	r1, [pc, #316]	; (8010474 <etharp_tmr+0x14c>)
 8010338:	4613      	mov	r3, r2
 801033a:	005b      	lsls	r3, r3, #1
 801033c:	4413      	add	r3, r2
 801033e:	00db      	lsls	r3, r3, #3
 8010340:	440b      	add	r3, r1
 8010342:	3314      	adds	r3, #20
 8010344:	781b      	ldrb	r3, [r3, #0]
 8010346:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8010348:	79bb      	ldrb	r3, [r7, #6]
 801034a:	2b00      	cmp	r3, #0
 801034c:	f000 8086 	beq.w	801045c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 8010350:	79fa      	ldrb	r2, [r7, #7]
 8010352:	4948      	ldr	r1, [pc, #288]	; (8010474 <etharp_tmr+0x14c>)
 8010354:	4613      	mov	r3, r2
 8010356:	005b      	lsls	r3, r3, #1
 8010358:	4413      	add	r3, r2
 801035a:	00db      	lsls	r3, r3, #3
 801035c:	440b      	add	r3, r1
 801035e:	3312      	adds	r3, #18
 8010360:	881b      	ldrh	r3, [r3, #0]
 8010362:	3301      	adds	r3, #1
 8010364:	b298      	uxth	r0, r3
 8010366:	4943      	ldr	r1, [pc, #268]	; (8010474 <etharp_tmr+0x14c>)
 8010368:	4613      	mov	r3, r2
 801036a:	005b      	lsls	r3, r3, #1
 801036c:	4413      	add	r3, r2
 801036e:	00db      	lsls	r3, r3, #3
 8010370:	440b      	add	r3, r1
 8010372:	3312      	adds	r3, #18
 8010374:	4602      	mov	r2, r0
 8010376:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010378:	79fa      	ldrb	r2, [r7, #7]
 801037a:	493e      	ldr	r1, [pc, #248]	; (8010474 <etharp_tmr+0x14c>)
 801037c:	4613      	mov	r3, r2
 801037e:	005b      	lsls	r3, r3, #1
 8010380:	4413      	add	r3, r2
 8010382:	00db      	lsls	r3, r3, #3
 8010384:	440b      	add	r3, r1
 8010386:	3312      	adds	r3, #18
 8010388:	881b      	ldrh	r3, [r3, #0]
 801038a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801038e:	d215      	bcs.n	80103bc <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010390:	79fa      	ldrb	r2, [r7, #7]
 8010392:	4938      	ldr	r1, [pc, #224]	; (8010474 <etharp_tmr+0x14c>)
 8010394:	4613      	mov	r3, r2
 8010396:	005b      	lsls	r3, r3, #1
 8010398:	4413      	add	r3, r2
 801039a:	00db      	lsls	r3, r3, #3
 801039c:	440b      	add	r3, r1
 801039e:	3314      	adds	r3, #20
 80103a0:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80103a2:	2b01      	cmp	r3, #1
 80103a4:	d10f      	bne.n	80103c6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80103a6:	79fa      	ldrb	r2, [r7, #7]
 80103a8:	4932      	ldr	r1, [pc, #200]	; (8010474 <etharp_tmr+0x14c>)
 80103aa:	4613      	mov	r3, r2
 80103ac:	005b      	lsls	r3, r3, #1
 80103ae:	4413      	add	r3, r2
 80103b0:	00db      	lsls	r3, r3, #3
 80103b2:	440b      	add	r3, r1
 80103b4:	3312      	adds	r3, #18
 80103b6:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80103b8:	2b04      	cmp	r3, #4
 80103ba:	d904      	bls.n	80103c6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80103bc:	79fb      	ldrb	r3, [r7, #7]
 80103be:	4618      	mov	r0, r3
 80103c0:	f7ff ff80 	bl	80102c4 <etharp_free_entry>
 80103c4:	e04a      	b.n	801045c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80103c6:	79fa      	ldrb	r2, [r7, #7]
 80103c8:	492a      	ldr	r1, [pc, #168]	; (8010474 <etharp_tmr+0x14c>)
 80103ca:	4613      	mov	r3, r2
 80103cc:	005b      	lsls	r3, r3, #1
 80103ce:	4413      	add	r3, r2
 80103d0:	00db      	lsls	r3, r3, #3
 80103d2:	440b      	add	r3, r1
 80103d4:	3314      	adds	r3, #20
 80103d6:	781b      	ldrb	r3, [r3, #0]
 80103d8:	2b03      	cmp	r3, #3
 80103da:	d10a      	bne.n	80103f2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80103dc:	79fa      	ldrb	r2, [r7, #7]
 80103de:	4925      	ldr	r1, [pc, #148]	; (8010474 <etharp_tmr+0x14c>)
 80103e0:	4613      	mov	r3, r2
 80103e2:	005b      	lsls	r3, r3, #1
 80103e4:	4413      	add	r3, r2
 80103e6:	00db      	lsls	r3, r3, #3
 80103e8:	440b      	add	r3, r1
 80103ea:	3314      	adds	r3, #20
 80103ec:	2204      	movs	r2, #4
 80103ee:	701a      	strb	r2, [r3, #0]
 80103f0:	e034      	b.n	801045c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80103f2:	79fa      	ldrb	r2, [r7, #7]
 80103f4:	491f      	ldr	r1, [pc, #124]	; (8010474 <etharp_tmr+0x14c>)
 80103f6:	4613      	mov	r3, r2
 80103f8:	005b      	lsls	r3, r3, #1
 80103fa:	4413      	add	r3, r2
 80103fc:	00db      	lsls	r3, r3, #3
 80103fe:	440b      	add	r3, r1
 8010400:	3314      	adds	r3, #20
 8010402:	781b      	ldrb	r3, [r3, #0]
 8010404:	2b04      	cmp	r3, #4
 8010406:	d10a      	bne.n	801041e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010408:	79fa      	ldrb	r2, [r7, #7]
 801040a:	491a      	ldr	r1, [pc, #104]	; (8010474 <etharp_tmr+0x14c>)
 801040c:	4613      	mov	r3, r2
 801040e:	005b      	lsls	r3, r3, #1
 8010410:	4413      	add	r3, r2
 8010412:	00db      	lsls	r3, r3, #3
 8010414:	440b      	add	r3, r1
 8010416:	3314      	adds	r3, #20
 8010418:	2202      	movs	r2, #2
 801041a:	701a      	strb	r2, [r3, #0]
 801041c:	e01e      	b.n	801045c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801041e:	79fa      	ldrb	r2, [r7, #7]
 8010420:	4914      	ldr	r1, [pc, #80]	; (8010474 <etharp_tmr+0x14c>)
 8010422:	4613      	mov	r3, r2
 8010424:	005b      	lsls	r3, r3, #1
 8010426:	4413      	add	r3, r2
 8010428:	00db      	lsls	r3, r3, #3
 801042a:	440b      	add	r3, r1
 801042c:	3314      	adds	r3, #20
 801042e:	781b      	ldrb	r3, [r3, #0]
 8010430:	2b01      	cmp	r3, #1
 8010432:	d113      	bne.n	801045c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010434:	79fa      	ldrb	r2, [r7, #7]
 8010436:	490f      	ldr	r1, [pc, #60]	; (8010474 <etharp_tmr+0x14c>)
 8010438:	4613      	mov	r3, r2
 801043a:	005b      	lsls	r3, r3, #1
 801043c:	4413      	add	r3, r2
 801043e:	00db      	lsls	r3, r3, #3
 8010440:	440b      	add	r3, r1
 8010442:	3308      	adds	r3, #8
 8010444:	6818      	ldr	r0, [r3, #0]
 8010446:	79fa      	ldrb	r2, [r7, #7]
 8010448:	4613      	mov	r3, r2
 801044a:	005b      	lsls	r3, r3, #1
 801044c:	4413      	add	r3, r2
 801044e:	00db      	lsls	r3, r3, #3
 8010450:	4a08      	ldr	r2, [pc, #32]	; (8010474 <etharp_tmr+0x14c>)
 8010452:	4413      	add	r3, r2
 8010454:	3304      	adds	r3, #4
 8010456:	4619      	mov	r1, r3
 8010458:	f000 fe38 	bl	80110cc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801045c:	79fb      	ldrb	r3, [r7, #7]
 801045e:	3301      	adds	r3, #1
 8010460:	71fb      	strb	r3, [r7, #7]
 8010462:	79fb      	ldrb	r3, [r7, #7]
 8010464:	2b09      	cmp	r3, #9
 8010466:	f67f af65 	bls.w	8010334 <etharp_tmr+0xc>
      }
    }
  }
}
 801046a:	bf00      	nop
 801046c:	3708      	adds	r7, #8
 801046e:	46bd      	mov	sp, r7
 8010470:	bd80      	pop	{r7, pc}
 8010472:	bf00      	nop
 8010474:	200004a4 	.word	0x200004a4

08010478 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b088      	sub	sp, #32
 801047c:	af00      	add	r7, sp, #0
 801047e:	60f8      	str	r0, [r7, #12]
 8010480:	460b      	mov	r3, r1
 8010482:	607a      	str	r2, [r7, #4]
 8010484:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010486:	230a      	movs	r3, #10
 8010488:	77fb      	strb	r3, [r7, #31]
 801048a:	230a      	movs	r3, #10
 801048c:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 801048e:	230a      	movs	r3, #10
 8010490:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8010492:	2300      	movs	r3, #0
 8010494:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8010496:	230a      	movs	r3, #10
 8010498:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801049a:	2300      	movs	r3, #0
 801049c:	833b      	strh	r3, [r7, #24]
 801049e:	2300      	movs	r3, #0
 80104a0:	82fb      	strh	r3, [r7, #22]
 80104a2:	2300      	movs	r3, #0
 80104a4:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80104a6:	2300      	movs	r3, #0
 80104a8:	773b      	strb	r3, [r7, #28]
 80104aa:	e093      	b.n	80105d4 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 80104ac:	7f3a      	ldrb	r2, [r7, #28]
 80104ae:	4990      	ldr	r1, [pc, #576]	; (80106f0 <etharp_find_entry+0x278>)
 80104b0:	4613      	mov	r3, r2
 80104b2:	005b      	lsls	r3, r3, #1
 80104b4:	4413      	add	r3, r2
 80104b6:	00db      	lsls	r3, r3, #3
 80104b8:	440b      	add	r3, r1
 80104ba:	3314      	adds	r3, #20
 80104bc:	781b      	ldrb	r3, [r3, #0]
 80104be:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80104c0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80104c4:	2b0a      	cmp	r3, #10
 80104c6:	d105      	bne.n	80104d4 <etharp_find_entry+0x5c>
 80104c8:	7cfb      	ldrb	r3, [r7, #19]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d102      	bne.n	80104d4 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 80104ce:	7f3b      	ldrb	r3, [r7, #28]
 80104d0:	777b      	strb	r3, [r7, #29]
 80104d2:	e07c      	b.n	80105ce <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 80104d4:	7cfb      	ldrb	r3, [r7, #19]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d079      	beq.n	80105ce <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80104da:	7cfb      	ldrb	r3, [r7, #19]
 80104dc:	2b01      	cmp	r3, #1
 80104de:	d009      	beq.n	80104f4 <etharp_find_entry+0x7c>
 80104e0:	7cfb      	ldrb	r3, [r7, #19]
 80104e2:	2b01      	cmp	r3, #1
 80104e4:	d806      	bhi.n	80104f4 <etharp_find_entry+0x7c>
 80104e6:	4b83      	ldr	r3, [pc, #524]	; (80106f4 <etharp_find_entry+0x27c>)
 80104e8:	f44f 7293 	mov.w	r2, #294	; 0x126
 80104ec:	4982      	ldr	r1, [pc, #520]	; (80106f8 <etharp_find_entry+0x280>)
 80104ee:	4883      	ldr	r0, [pc, #524]	; (80106fc <etharp_find_entry+0x284>)
 80104f0:	f003 fcc8 	bl	8013e84 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d00f      	beq.n	801051a <etharp_find_entry+0xa2>
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	6819      	ldr	r1, [r3, #0]
 80104fe:	7f3a      	ldrb	r2, [r7, #28]
 8010500:	487b      	ldr	r0, [pc, #492]	; (80106f0 <etharp_find_entry+0x278>)
 8010502:	4613      	mov	r3, r2
 8010504:	005b      	lsls	r3, r3, #1
 8010506:	4413      	add	r3, r2
 8010508:	00db      	lsls	r3, r3, #3
 801050a:	4403      	add	r3, r0
 801050c:	3304      	adds	r3, #4
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	4299      	cmp	r1, r3
 8010512:	d102      	bne.n	801051a <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8010514:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8010518:	e0e5      	b.n	80106e6 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801051a:	7cfb      	ldrb	r3, [r7, #19]
 801051c:	2b01      	cmp	r3, #1
 801051e:	d13b      	bne.n	8010598 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8010520:	7f3a      	ldrb	r2, [r7, #28]
 8010522:	4973      	ldr	r1, [pc, #460]	; (80106f0 <etharp_find_entry+0x278>)
 8010524:	4613      	mov	r3, r2
 8010526:	005b      	lsls	r3, r3, #1
 8010528:	4413      	add	r3, r2
 801052a:	00db      	lsls	r3, r3, #3
 801052c:	440b      	add	r3, r1
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d018      	beq.n	8010566 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8010534:	7f3a      	ldrb	r2, [r7, #28]
 8010536:	496e      	ldr	r1, [pc, #440]	; (80106f0 <etharp_find_entry+0x278>)
 8010538:	4613      	mov	r3, r2
 801053a:	005b      	lsls	r3, r3, #1
 801053c:	4413      	add	r3, r2
 801053e:	00db      	lsls	r3, r3, #3
 8010540:	440b      	add	r3, r1
 8010542:	3312      	adds	r3, #18
 8010544:	881b      	ldrh	r3, [r3, #0]
 8010546:	8b3a      	ldrh	r2, [r7, #24]
 8010548:	429a      	cmp	r2, r3
 801054a:	d840      	bhi.n	80105ce <etharp_find_entry+0x156>
            old_queue = i;
 801054c:	7f3b      	ldrb	r3, [r7, #28]
 801054e:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8010550:	7f3a      	ldrb	r2, [r7, #28]
 8010552:	4967      	ldr	r1, [pc, #412]	; (80106f0 <etharp_find_entry+0x278>)
 8010554:	4613      	mov	r3, r2
 8010556:	005b      	lsls	r3, r3, #1
 8010558:	4413      	add	r3, r2
 801055a:	00db      	lsls	r3, r3, #3
 801055c:	440b      	add	r3, r1
 801055e:	3312      	adds	r3, #18
 8010560:	881b      	ldrh	r3, [r3, #0]
 8010562:	833b      	strh	r3, [r7, #24]
 8010564:	e033      	b.n	80105ce <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8010566:	7f3a      	ldrb	r2, [r7, #28]
 8010568:	4961      	ldr	r1, [pc, #388]	; (80106f0 <etharp_find_entry+0x278>)
 801056a:	4613      	mov	r3, r2
 801056c:	005b      	lsls	r3, r3, #1
 801056e:	4413      	add	r3, r2
 8010570:	00db      	lsls	r3, r3, #3
 8010572:	440b      	add	r3, r1
 8010574:	3312      	adds	r3, #18
 8010576:	881b      	ldrh	r3, [r3, #0]
 8010578:	8afa      	ldrh	r2, [r7, #22]
 801057a:	429a      	cmp	r2, r3
 801057c:	d827      	bhi.n	80105ce <etharp_find_entry+0x156>
            old_pending = i;
 801057e:	7f3b      	ldrb	r3, [r7, #28]
 8010580:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8010582:	7f3a      	ldrb	r2, [r7, #28]
 8010584:	495a      	ldr	r1, [pc, #360]	; (80106f0 <etharp_find_entry+0x278>)
 8010586:	4613      	mov	r3, r2
 8010588:	005b      	lsls	r3, r3, #1
 801058a:	4413      	add	r3, r2
 801058c:	00db      	lsls	r3, r3, #3
 801058e:	440b      	add	r3, r1
 8010590:	3312      	adds	r3, #18
 8010592:	881b      	ldrh	r3, [r3, #0]
 8010594:	82fb      	strh	r3, [r7, #22]
 8010596:	e01a      	b.n	80105ce <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8010598:	7cfb      	ldrb	r3, [r7, #19]
 801059a:	2b01      	cmp	r3, #1
 801059c:	d917      	bls.n	80105ce <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801059e:	7f3a      	ldrb	r2, [r7, #28]
 80105a0:	4953      	ldr	r1, [pc, #332]	; (80106f0 <etharp_find_entry+0x278>)
 80105a2:	4613      	mov	r3, r2
 80105a4:	005b      	lsls	r3, r3, #1
 80105a6:	4413      	add	r3, r2
 80105a8:	00db      	lsls	r3, r3, #3
 80105aa:	440b      	add	r3, r1
 80105ac:	3312      	adds	r3, #18
 80105ae:	881b      	ldrh	r3, [r3, #0]
 80105b0:	8aba      	ldrh	r2, [r7, #20]
 80105b2:	429a      	cmp	r2, r3
 80105b4:	d80b      	bhi.n	80105ce <etharp_find_entry+0x156>
            old_stable = i;
 80105b6:	7f3b      	ldrb	r3, [r7, #28]
 80105b8:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 80105ba:	7f3a      	ldrb	r2, [r7, #28]
 80105bc:	494c      	ldr	r1, [pc, #304]	; (80106f0 <etharp_find_entry+0x278>)
 80105be:	4613      	mov	r3, r2
 80105c0:	005b      	lsls	r3, r3, #1
 80105c2:	4413      	add	r3, r2
 80105c4:	00db      	lsls	r3, r3, #3
 80105c6:	440b      	add	r3, r1
 80105c8:	3312      	adds	r3, #18
 80105ca:	881b      	ldrh	r3, [r3, #0]
 80105cc:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80105ce:	7f3b      	ldrb	r3, [r7, #28]
 80105d0:	3301      	adds	r3, #1
 80105d2:	773b      	strb	r3, [r7, #28]
 80105d4:	7f3b      	ldrb	r3, [r7, #28]
 80105d6:	2b09      	cmp	r3, #9
 80105d8:	f67f af68 	bls.w	80104ac <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80105dc:	7afb      	ldrb	r3, [r7, #11]
 80105de:	f003 0302 	and.w	r3, r3, #2
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d108      	bne.n	80105f8 <etharp_find_entry+0x180>
 80105e6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80105ea:	2b0a      	cmp	r3, #10
 80105ec:	d107      	bne.n	80105fe <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80105ee:	7afb      	ldrb	r3, [r7, #11]
 80105f0:	f003 0301 	and.w	r3, r3, #1
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d102      	bne.n	80105fe <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 80105f8:	f04f 33ff 	mov.w	r3, #4294967295
 80105fc:	e073      	b.n	80106e6 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80105fe:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010602:	2b09      	cmp	r3, #9
 8010604:	dc02      	bgt.n	801060c <etharp_find_entry+0x194>
    i = empty;
 8010606:	7f7b      	ldrb	r3, [r7, #29]
 8010608:	773b      	strb	r3, [r7, #28]
 801060a:	e036      	b.n	801067a <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801060c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8010610:	2b09      	cmp	r3, #9
 8010612:	dc13      	bgt.n	801063c <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8010614:	7fbb      	ldrb	r3, [r7, #30]
 8010616:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8010618:	7f3a      	ldrb	r2, [r7, #28]
 801061a:	4935      	ldr	r1, [pc, #212]	; (80106f0 <etharp_find_entry+0x278>)
 801061c:	4613      	mov	r3, r2
 801061e:	005b      	lsls	r3, r3, #1
 8010620:	4413      	add	r3, r2
 8010622:	00db      	lsls	r3, r3, #3
 8010624:	440b      	add	r3, r1
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d018      	beq.n	801065e <etharp_find_entry+0x1e6>
 801062c:	4b31      	ldr	r3, [pc, #196]	; (80106f4 <etharp_find_entry+0x27c>)
 801062e:	f240 126f 	movw	r2, #367	; 0x16f
 8010632:	4933      	ldr	r1, [pc, #204]	; (8010700 <etharp_find_entry+0x288>)
 8010634:	4831      	ldr	r0, [pc, #196]	; (80106fc <etharp_find_entry+0x284>)
 8010636:	f003 fc25 	bl	8013e84 <iprintf>
 801063a:	e010      	b.n	801065e <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801063c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010640:	2b09      	cmp	r3, #9
 8010642:	dc02      	bgt.n	801064a <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8010644:	7ffb      	ldrb	r3, [r7, #31]
 8010646:	773b      	strb	r3, [r7, #28]
 8010648:	e009      	b.n	801065e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801064a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801064e:	2b09      	cmp	r3, #9
 8010650:	dc02      	bgt.n	8010658 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8010652:	7efb      	ldrb	r3, [r7, #27]
 8010654:	773b      	strb	r3, [r7, #28]
 8010656:	e002      	b.n	801065e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8010658:	f04f 33ff 	mov.w	r3, #4294967295
 801065c:	e043      	b.n	80106e6 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801065e:	7f3b      	ldrb	r3, [r7, #28]
 8010660:	2b09      	cmp	r3, #9
 8010662:	d906      	bls.n	8010672 <etharp_find_entry+0x1fa>
 8010664:	4b23      	ldr	r3, [pc, #140]	; (80106f4 <etharp_find_entry+0x27c>)
 8010666:	f240 1281 	movw	r2, #385	; 0x181
 801066a:	4926      	ldr	r1, [pc, #152]	; (8010704 <etharp_find_entry+0x28c>)
 801066c:	4823      	ldr	r0, [pc, #140]	; (80106fc <etharp_find_entry+0x284>)
 801066e:	f003 fc09 	bl	8013e84 <iprintf>
    etharp_free_entry(i);
 8010672:	7f3b      	ldrb	r3, [r7, #28]
 8010674:	4618      	mov	r0, r3
 8010676:	f7ff fe25 	bl	80102c4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801067a:	7f3b      	ldrb	r3, [r7, #28]
 801067c:	2b09      	cmp	r3, #9
 801067e:	d906      	bls.n	801068e <etharp_find_entry+0x216>
 8010680:	4b1c      	ldr	r3, [pc, #112]	; (80106f4 <etharp_find_entry+0x27c>)
 8010682:	f240 1285 	movw	r2, #389	; 0x185
 8010686:	491f      	ldr	r1, [pc, #124]	; (8010704 <etharp_find_entry+0x28c>)
 8010688:	481c      	ldr	r0, [pc, #112]	; (80106fc <etharp_find_entry+0x284>)
 801068a:	f003 fbfb 	bl	8013e84 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801068e:	7f3a      	ldrb	r2, [r7, #28]
 8010690:	4917      	ldr	r1, [pc, #92]	; (80106f0 <etharp_find_entry+0x278>)
 8010692:	4613      	mov	r3, r2
 8010694:	005b      	lsls	r3, r3, #1
 8010696:	4413      	add	r3, r2
 8010698:	00db      	lsls	r3, r3, #3
 801069a:	440b      	add	r3, r1
 801069c:	3314      	adds	r3, #20
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d006      	beq.n	80106b2 <etharp_find_entry+0x23a>
 80106a4:	4b13      	ldr	r3, [pc, #76]	; (80106f4 <etharp_find_entry+0x27c>)
 80106a6:	f240 1287 	movw	r2, #391	; 0x187
 80106aa:	4917      	ldr	r1, [pc, #92]	; (8010708 <etharp_find_entry+0x290>)
 80106ac:	4813      	ldr	r0, [pc, #76]	; (80106fc <etharp_find_entry+0x284>)
 80106ae:	f003 fbe9 	bl	8013e84 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d00a      	beq.n	80106ce <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80106b8:	7f3a      	ldrb	r2, [r7, #28]
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	6819      	ldr	r1, [r3, #0]
 80106be:	480c      	ldr	r0, [pc, #48]	; (80106f0 <etharp_find_entry+0x278>)
 80106c0:	4613      	mov	r3, r2
 80106c2:	005b      	lsls	r3, r3, #1
 80106c4:	4413      	add	r3, r2
 80106c6:	00db      	lsls	r3, r3, #3
 80106c8:	4403      	add	r3, r0
 80106ca:	3304      	adds	r3, #4
 80106cc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80106ce:	7f3a      	ldrb	r2, [r7, #28]
 80106d0:	4907      	ldr	r1, [pc, #28]	; (80106f0 <etharp_find_entry+0x278>)
 80106d2:	4613      	mov	r3, r2
 80106d4:	005b      	lsls	r3, r3, #1
 80106d6:	4413      	add	r3, r2
 80106d8:	00db      	lsls	r3, r3, #3
 80106da:	440b      	add	r3, r1
 80106dc:	3312      	adds	r3, #18
 80106de:	2200      	movs	r2, #0
 80106e0:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 80106e2:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 80106e6:	4618      	mov	r0, r3
 80106e8:	3720      	adds	r7, #32
 80106ea:	46bd      	mov	sp, r7
 80106ec:	bd80      	pop	{r7, pc}
 80106ee:	bf00      	nop
 80106f0:	200004a4 	.word	0x200004a4
 80106f4:	08016a18 	.word	0x08016a18
 80106f8:	08016a50 	.word	0x08016a50
 80106fc:	08016a90 	.word	0x08016a90
 8010700:	08016ab8 	.word	0x08016ab8
 8010704:	08016ad0 	.word	0x08016ad0
 8010708:	08016ae4 	.word	0x08016ae4

0801070c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b088      	sub	sp, #32
 8010710:	af02      	add	r7, sp, #8
 8010712:	60f8      	str	r0, [r7, #12]
 8010714:	60b9      	str	r1, [r7, #8]
 8010716:	607a      	str	r2, [r7, #4]
 8010718:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010720:	2b06      	cmp	r3, #6
 8010722:	d006      	beq.n	8010732 <etharp_update_arp_entry+0x26>
 8010724:	4b48      	ldr	r3, [pc, #288]	; (8010848 <etharp_update_arp_entry+0x13c>)
 8010726:	f240 12ab 	movw	r2, #427	; 0x1ab
 801072a:	4948      	ldr	r1, [pc, #288]	; (801084c <etharp_update_arp_entry+0x140>)
 801072c:	4848      	ldr	r0, [pc, #288]	; (8010850 <etharp_update_arp_entry+0x144>)
 801072e:	f003 fba9 	bl	8013e84 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8010732:	68bb      	ldr	r3, [r7, #8]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d012      	beq.n	801075e <etharp_update_arp_entry+0x52>
 8010738:	68bb      	ldr	r3, [r7, #8]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	2b00      	cmp	r3, #0
 801073e:	d00e      	beq.n	801075e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010740:	68bb      	ldr	r3, [r7, #8]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	68f9      	ldr	r1, [r7, #12]
 8010746:	4618      	mov	r0, r3
 8010748:	f001 f8d2 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 801074c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801074e:	2b00      	cmp	r3, #0
 8010750:	d105      	bne.n	801075e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8010752:	68bb      	ldr	r3, [r7, #8]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801075a:	2be0      	cmp	r3, #224	; 0xe0
 801075c:	d102      	bne.n	8010764 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801075e:	f06f 030f 	mvn.w	r3, #15
 8010762:	e06c      	b.n	801083e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8010764:	78fb      	ldrb	r3, [r7, #3]
 8010766:	68fa      	ldr	r2, [r7, #12]
 8010768:	4619      	mov	r1, r3
 801076a:	68b8      	ldr	r0, [r7, #8]
 801076c:	f7ff fe84 	bl	8010478 <etharp_find_entry>
 8010770:	4603      	mov	r3, r0
 8010772:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8010774:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010778:	2b00      	cmp	r3, #0
 801077a:	da02      	bge.n	8010782 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801077c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010780:	e05d      	b.n	801083e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010782:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010786:	4933      	ldr	r1, [pc, #204]	; (8010854 <etharp_update_arp_entry+0x148>)
 8010788:	4613      	mov	r3, r2
 801078a:	005b      	lsls	r3, r3, #1
 801078c:	4413      	add	r3, r2
 801078e:	00db      	lsls	r3, r3, #3
 8010790:	440b      	add	r3, r1
 8010792:	3314      	adds	r3, #20
 8010794:	2202      	movs	r2, #2
 8010796:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8010798:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801079c:	492d      	ldr	r1, [pc, #180]	; (8010854 <etharp_update_arp_entry+0x148>)
 801079e:	4613      	mov	r3, r2
 80107a0:	005b      	lsls	r3, r3, #1
 80107a2:	4413      	add	r3, r2
 80107a4:	00db      	lsls	r3, r3, #3
 80107a6:	440b      	add	r3, r1
 80107a8:	3308      	adds	r3, #8
 80107aa:	68fa      	ldr	r2, [r7, #12]
 80107ac:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 80107ae:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80107b2:	4613      	mov	r3, r2
 80107b4:	005b      	lsls	r3, r3, #1
 80107b6:	4413      	add	r3, r2
 80107b8:	00db      	lsls	r3, r3, #3
 80107ba:	3308      	adds	r3, #8
 80107bc:	4a25      	ldr	r2, [pc, #148]	; (8010854 <etharp_update_arp_entry+0x148>)
 80107be:	4413      	add	r3, r2
 80107c0:	3304      	adds	r3, #4
 80107c2:	2206      	movs	r2, #6
 80107c4:	6879      	ldr	r1, [r7, #4]
 80107c6:	4618      	mov	r0, r3
 80107c8:	f002 fe53 	bl	8013472 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80107cc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80107d0:	4920      	ldr	r1, [pc, #128]	; (8010854 <etharp_update_arp_entry+0x148>)
 80107d2:	4613      	mov	r3, r2
 80107d4:	005b      	lsls	r3, r3, #1
 80107d6:	4413      	add	r3, r2
 80107d8:	00db      	lsls	r3, r3, #3
 80107da:	440b      	add	r3, r1
 80107dc:	3312      	adds	r3, #18
 80107de:	2200      	movs	r2, #0
 80107e0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80107e2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80107e6:	491b      	ldr	r1, [pc, #108]	; (8010854 <etharp_update_arp_entry+0x148>)
 80107e8:	4613      	mov	r3, r2
 80107ea:	005b      	lsls	r3, r3, #1
 80107ec:	4413      	add	r3, r2
 80107ee:	00db      	lsls	r3, r3, #3
 80107f0:	440b      	add	r3, r1
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d021      	beq.n	801083c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 80107f8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80107fc:	4915      	ldr	r1, [pc, #84]	; (8010854 <etharp_update_arp_entry+0x148>)
 80107fe:	4613      	mov	r3, r2
 8010800:	005b      	lsls	r3, r3, #1
 8010802:	4413      	add	r3, r2
 8010804:	00db      	lsls	r3, r3, #3
 8010806:	440b      	add	r3, r1
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801080c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010810:	4910      	ldr	r1, [pc, #64]	; (8010854 <etharp_update_arp_entry+0x148>)
 8010812:	4613      	mov	r3, r2
 8010814:	005b      	lsls	r3, r3, #1
 8010816:	4413      	add	r3, r2
 8010818:	00db      	lsls	r3, r3, #3
 801081a:	440b      	add	r3, r1
 801081c:	2200      	movs	r2, #0
 801081e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8010826:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801082a:	9300      	str	r3, [sp, #0]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	6939      	ldr	r1, [r7, #16]
 8010830:	68f8      	ldr	r0, [r7, #12]
 8010832:	f001 fefd 	bl	8012630 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8010836:	6938      	ldr	r0, [r7, #16]
 8010838:	f7ff f920 	bl	800fa7c <pbuf_free>
  }
  return ERR_OK;
 801083c:	2300      	movs	r3, #0
}
 801083e:	4618      	mov	r0, r3
 8010840:	3718      	adds	r7, #24
 8010842:	46bd      	mov	sp, r7
 8010844:	bd80      	pop	{r7, pc}
 8010846:	bf00      	nop
 8010848:	08016a18 	.word	0x08016a18
 801084c:	08016b10 	.word	0x08016b10
 8010850:	08016a90 	.word	0x08016a90
 8010854:	200004a4 	.word	0x200004a4

08010858 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b084      	sub	sp, #16
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010860:	2300      	movs	r3, #0
 8010862:	73fb      	strb	r3, [r7, #15]
 8010864:	e01f      	b.n	80108a6 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8010866:	7bfa      	ldrb	r2, [r7, #15]
 8010868:	4912      	ldr	r1, [pc, #72]	; (80108b4 <etharp_cleanup_netif+0x5c>)
 801086a:	4613      	mov	r3, r2
 801086c:	005b      	lsls	r3, r3, #1
 801086e:	4413      	add	r3, r2
 8010870:	00db      	lsls	r3, r3, #3
 8010872:	440b      	add	r3, r1
 8010874:	3314      	adds	r3, #20
 8010876:	781b      	ldrb	r3, [r3, #0]
 8010878:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801087a:	7bbb      	ldrb	r3, [r7, #14]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d00f      	beq.n	80108a0 <etharp_cleanup_netif+0x48>
 8010880:	7bfa      	ldrb	r2, [r7, #15]
 8010882:	490c      	ldr	r1, [pc, #48]	; (80108b4 <etharp_cleanup_netif+0x5c>)
 8010884:	4613      	mov	r3, r2
 8010886:	005b      	lsls	r3, r3, #1
 8010888:	4413      	add	r3, r2
 801088a:	00db      	lsls	r3, r3, #3
 801088c:	440b      	add	r3, r1
 801088e:	3308      	adds	r3, #8
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	687a      	ldr	r2, [r7, #4]
 8010894:	429a      	cmp	r2, r3
 8010896:	d103      	bne.n	80108a0 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8010898:	7bfb      	ldrb	r3, [r7, #15]
 801089a:	4618      	mov	r0, r3
 801089c:	f7ff fd12 	bl	80102c4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80108a0:	7bfb      	ldrb	r3, [r7, #15]
 80108a2:	3301      	adds	r3, #1
 80108a4:	73fb      	strb	r3, [r7, #15]
 80108a6:	7bfb      	ldrb	r3, [r7, #15]
 80108a8:	2b09      	cmp	r3, #9
 80108aa:	d9dc      	bls.n	8010866 <etharp_cleanup_netif+0xe>
    }
  }
}
 80108ac:	bf00      	nop
 80108ae:	3710      	adds	r7, #16
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}
 80108b4:	200004a4 	.word	0x200004a4

080108b8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80108b8:	b5b0      	push	{r4, r5, r7, lr}
 80108ba:	b08a      	sub	sp, #40	; 0x28
 80108bc:	af04      	add	r7, sp, #16
 80108be:	6078      	str	r0, [r7, #4]
 80108c0:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80108c2:	683b      	ldr	r3, [r7, #0]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d107      	bne.n	80108d8 <etharp_input+0x20>
 80108c8:	4b3d      	ldr	r3, [pc, #244]	; (80109c0 <etharp_input+0x108>)
 80108ca:	f44f 7222 	mov.w	r2, #648	; 0x288
 80108ce:	493d      	ldr	r1, [pc, #244]	; (80109c4 <etharp_input+0x10c>)
 80108d0:	483d      	ldr	r0, [pc, #244]	; (80109c8 <etharp_input+0x110>)
 80108d2:	f003 fad7 	bl	8013e84 <iprintf>
 80108d6:	e06f      	b.n	80109b8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	685b      	ldr	r3, [r3, #4]
 80108dc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 80108de:	693b      	ldr	r3, [r7, #16]
 80108e0:	881b      	ldrh	r3, [r3, #0]
 80108e2:	b29b      	uxth	r3, r3
 80108e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80108e8:	d10c      	bne.n	8010904 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80108ea:	693b      	ldr	r3, [r7, #16]
 80108ec:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 80108ee:	2b06      	cmp	r3, #6
 80108f0:	d108      	bne.n	8010904 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80108f2:	693b      	ldr	r3, [r7, #16]
 80108f4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80108f6:	2b04      	cmp	r3, #4
 80108f8:	d104      	bne.n	8010904 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80108fa:	693b      	ldr	r3, [r7, #16]
 80108fc:	885b      	ldrh	r3, [r3, #2]
 80108fe:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010900:	2b08      	cmp	r3, #8
 8010902:	d003      	beq.n	801090c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8010904:	6878      	ldr	r0, [r7, #4]
 8010906:	f7ff f8b9 	bl	800fa7c <pbuf_free>
    return;
 801090a:	e055      	b.n	80109b8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 801090c:	693b      	ldr	r3, [r7, #16]
 801090e:	330e      	adds	r3, #14
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8010914:	693b      	ldr	r3, [r7, #16]
 8010916:	3318      	adds	r3, #24
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801091c:	683b      	ldr	r3, [r7, #0]
 801091e:	3304      	adds	r3, #4
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	2b00      	cmp	r3, #0
 8010924:	d102      	bne.n	801092c <etharp_input+0x74>
    for_us = 0;
 8010926:	2300      	movs	r3, #0
 8010928:	75fb      	strb	r3, [r7, #23]
 801092a:	e009      	b.n	8010940 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801092c:	68ba      	ldr	r2, [r7, #8]
 801092e:	683b      	ldr	r3, [r7, #0]
 8010930:	3304      	adds	r3, #4
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	429a      	cmp	r2, r3
 8010936:	bf0c      	ite	eq
 8010938:	2301      	moveq	r3, #1
 801093a:	2300      	movne	r3, #0
 801093c:	b2db      	uxtb	r3, r3
 801093e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010940:	693b      	ldr	r3, [r7, #16]
 8010942:	f103 0208 	add.w	r2, r3, #8
 8010946:	7dfb      	ldrb	r3, [r7, #23]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d001      	beq.n	8010950 <etharp_input+0x98>
 801094c:	2301      	movs	r3, #1
 801094e:	e000      	b.n	8010952 <etharp_input+0x9a>
 8010950:	2302      	movs	r3, #2
 8010952:	f107 010c 	add.w	r1, r7, #12
 8010956:	6838      	ldr	r0, [r7, #0]
 8010958:	f7ff fed8 	bl	801070c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801095c:	693b      	ldr	r3, [r7, #16]
 801095e:	88db      	ldrh	r3, [r3, #6]
 8010960:	b29b      	uxth	r3, r3
 8010962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010966:	d003      	beq.n	8010970 <etharp_input+0xb8>
 8010968:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801096c:	d01e      	beq.n	80109ac <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 801096e:	e020      	b.n	80109b2 <etharp_input+0xfa>
    if (for_us) {
 8010970:	7dfb      	ldrb	r3, [r7, #23]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d01c      	beq.n	80109b0 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010976:	683b      	ldr	r3, [r7, #0]
 8010978:	f103 0029 	add.w	r0, r3, #41	; 0x29
 801097c:	693b      	ldr	r3, [r7, #16]
 801097e:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	f103 0529 	add.w	r5, r3, #41	; 0x29
 8010988:	683b      	ldr	r3, [r7, #0]
 801098a:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 801098c:	693a      	ldr	r2, [r7, #16]
 801098e:	3208      	adds	r2, #8
      etharp_raw(netif,
 8010990:	2102      	movs	r1, #2
 8010992:	9103      	str	r1, [sp, #12]
 8010994:	f107 010c 	add.w	r1, r7, #12
 8010998:	9102      	str	r1, [sp, #8]
 801099a:	9201      	str	r2, [sp, #4]
 801099c:	9300      	str	r3, [sp, #0]
 801099e:	462b      	mov	r3, r5
 80109a0:	4622      	mov	r2, r4
 80109a2:	4601      	mov	r1, r0
 80109a4:	6838      	ldr	r0, [r7, #0]
 80109a6:	f000 fae3 	bl	8010f70 <etharp_raw>
    break;
 80109aa:	e001      	b.n	80109b0 <etharp_input+0xf8>
    break;
 80109ac:	bf00      	nop
 80109ae:	e000      	b.n	80109b2 <etharp_input+0xfa>
    break;
 80109b0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80109b2:	6878      	ldr	r0, [r7, #4]
 80109b4:	f7ff f862 	bl	800fa7c <pbuf_free>
}
 80109b8:	3718      	adds	r7, #24
 80109ba:	46bd      	mov	sp, r7
 80109bc:	bdb0      	pop	{r4, r5, r7, pc}
 80109be:	bf00      	nop
 80109c0:	08016a18 	.word	0x08016a18
 80109c4:	08016b68 	.word	0x08016b68
 80109c8:	08016a90 	.word	0x08016a90

080109cc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b086      	sub	sp, #24
 80109d0:	af02      	add	r7, sp, #8
 80109d2:	60f8      	str	r0, [r7, #12]
 80109d4:	60b9      	str	r1, [r7, #8]
 80109d6:	4613      	mov	r3, r2
 80109d8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80109da:	79fa      	ldrb	r2, [r7, #7]
 80109dc:	4944      	ldr	r1, [pc, #272]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 80109de:	4613      	mov	r3, r2
 80109e0:	005b      	lsls	r3, r3, #1
 80109e2:	4413      	add	r3, r2
 80109e4:	00db      	lsls	r3, r3, #3
 80109e6:	440b      	add	r3, r1
 80109e8:	3314      	adds	r3, #20
 80109ea:	781b      	ldrb	r3, [r3, #0]
 80109ec:	2b01      	cmp	r3, #1
 80109ee:	d806      	bhi.n	80109fe <etharp_output_to_arp_index+0x32>
 80109f0:	4b40      	ldr	r3, [pc, #256]	; (8010af4 <etharp_output_to_arp_index+0x128>)
 80109f2:	f240 22ed 	movw	r2, #749	; 0x2ed
 80109f6:	4940      	ldr	r1, [pc, #256]	; (8010af8 <etharp_output_to_arp_index+0x12c>)
 80109f8:	4840      	ldr	r0, [pc, #256]	; (8010afc <etharp_output_to_arp_index+0x130>)
 80109fa:	f003 fa43 	bl	8013e84 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80109fe:	79fa      	ldrb	r2, [r7, #7]
 8010a00:	493b      	ldr	r1, [pc, #236]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010a02:	4613      	mov	r3, r2
 8010a04:	005b      	lsls	r3, r3, #1
 8010a06:	4413      	add	r3, r2
 8010a08:	00db      	lsls	r3, r3, #3
 8010a0a:	440b      	add	r3, r1
 8010a0c:	3314      	adds	r3, #20
 8010a0e:	781b      	ldrb	r3, [r3, #0]
 8010a10:	2b02      	cmp	r3, #2
 8010a12:	d153      	bne.n	8010abc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8010a14:	79fa      	ldrb	r2, [r7, #7]
 8010a16:	4936      	ldr	r1, [pc, #216]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010a18:	4613      	mov	r3, r2
 8010a1a:	005b      	lsls	r3, r3, #1
 8010a1c:	4413      	add	r3, r2
 8010a1e:	00db      	lsls	r3, r3, #3
 8010a20:	440b      	add	r3, r1
 8010a22:	3312      	adds	r3, #18
 8010a24:	881b      	ldrh	r3, [r3, #0]
 8010a26:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8010a2a:	d919      	bls.n	8010a60 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010a2c:	79fa      	ldrb	r2, [r7, #7]
 8010a2e:	4613      	mov	r3, r2
 8010a30:	005b      	lsls	r3, r3, #1
 8010a32:	4413      	add	r3, r2
 8010a34:	00db      	lsls	r3, r3, #3
 8010a36:	4a2e      	ldr	r2, [pc, #184]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010a38:	4413      	add	r3, r2
 8010a3a:	3304      	adds	r3, #4
 8010a3c:	4619      	mov	r1, r3
 8010a3e:	68f8      	ldr	r0, [r7, #12]
 8010a40:	f000 fb44 	bl	80110cc <etharp_request>
 8010a44:	4603      	mov	r3, r0
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d138      	bne.n	8010abc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010a4a:	79fa      	ldrb	r2, [r7, #7]
 8010a4c:	4928      	ldr	r1, [pc, #160]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010a4e:	4613      	mov	r3, r2
 8010a50:	005b      	lsls	r3, r3, #1
 8010a52:	4413      	add	r3, r2
 8010a54:	00db      	lsls	r3, r3, #3
 8010a56:	440b      	add	r3, r1
 8010a58:	3314      	adds	r3, #20
 8010a5a:	2203      	movs	r2, #3
 8010a5c:	701a      	strb	r2, [r3, #0]
 8010a5e:	e02d      	b.n	8010abc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8010a60:	79fa      	ldrb	r2, [r7, #7]
 8010a62:	4923      	ldr	r1, [pc, #140]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010a64:	4613      	mov	r3, r2
 8010a66:	005b      	lsls	r3, r3, #1
 8010a68:	4413      	add	r3, r2
 8010a6a:	00db      	lsls	r3, r3, #3
 8010a6c:	440b      	add	r3, r1
 8010a6e:	3312      	adds	r3, #18
 8010a70:	881b      	ldrh	r3, [r3, #0]
 8010a72:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8010a76:	d321      	bcc.n	8010abc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8010a78:	79fa      	ldrb	r2, [r7, #7]
 8010a7a:	4613      	mov	r3, r2
 8010a7c:	005b      	lsls	r3, r3, #1
 8010a7e:	4413      	add	r3, r2
 8010a80:	00db      	lsls	r3, r3, #3
 8010a82:	4a1b      	ldr	r2, [pc, #108]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010a84:	4413      	add	r3, r2
 8010a86:	1d19      	adds	r1, r3, #4
 8010a88:	79fa      	ldrb	r2, [r7, #7]
 8010a8a:	4613      	mov	r3, r2
 8010a8c:	005b      	lsls	r3, r3, #1
 8010a8e:	4413      	add	r3, r2
 8010a90:	00db      	lsls	r3, r3, #3
 8010a92:	3308      	adds	r3, #8
 8010a94:	4a16      	ldr	r2, [pc, #88]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010a96:	4413      	add	r3, r2
 8010a98:	3304      	adds	r3, #4
 8010a9a:	461a      	mov	r2, r3
 8010a9c:	68f8      	ldr	r0, [r7, #12]
 8010a9e:	f000 faf3 	bl	8011088 <etharp_request_dst>
 8010aa2:	4603      	mov	r3, r0
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d109      	bne.n	8010abc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010aa8:	79fa      	ldrb	r2, [r7, #7]
 8010aaa:	4911      	ldr	r1, [pc, #68]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010aac:	4613      	mov	r3, r2
 8010aae:	005b      	lsls	r3, r3, #1
 8010ab0:	4413      	add	r3, r2
 8010ab2:	00db      	lsls	r3, r3, #3
 8010ab4:	440b      	add	r3, r1
 8010ab6:	3314      	adds	r3, #20
 8010ab8:	2203      	movs	r2, #3
 8010aba:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	f103 0129 	add.w	r1, r3, #41	; 0x29
 8010ac2:	79fa      	ldrb	r2, [r7, #7]
 8010ac4:	4613      	mov	r3, r2
 8010ac6:	005b      	lsls	r3, r3, #1
 8010ac8:	4413      	add	r3, r2
 8010aca:	00db      	lsls	r3, r3, #3
 8010acc:	3308      	adds	r3, #8
 8010ace:	4a08      	ldr	r2, [pc, #32]	; (8010af0 <etharp_output_to_arp_index+0x124>)
 8010ad0:	4413      	add	r3, r2
 8010ad2:	1d1a      	adds	r2, r3, #4
 8010ad4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010ad8:	9300      	str	r3, [sp, #0]
 8010ada:	4613      	mov	r3, r2
 8010adc:	460a      	mov	r2, r1
 8010ade:	68b9      	ldr	r1, [r7, #8]
 8010ae0:	68f8      	ldr	r0, [r7, #12]
 8010ae2:	f001 fda5 	bl	8012630 <ethernet_output>
 8010ae6:	4603      	mov	r3, r0
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	3710      	adds	r7, #16
 8010aec:	46bd      	mov	sp, r7
 8010aee:	bd80      	pop	{r7, pc}
 8010af0:	200004a4 	.word	0x200004a4
 8010af4:	08016a18 	.word	0x08016a18
 8010af8:	08016b88 	.word	0x08016b88
 8010afc:	08016a90 	.word	0x08016a90

08010b00 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b08a      	sub	sp, #40	; 0x28
 8010b04:	af02      	add	r7, sp, #8
 8010b06:	60f8      	str	r0, [r7, #12]
 8010b08:	60b9      	str	r1, [r7, #8]
 8010b0a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d106      	bne.n	8010b24 <etharp_output+0x24>
 8010b16:	4b69      	ldr	r3, [pc, #420]	; (8010cbc <etharp_output+0x1bc>)
 8010b18:	f240 321b 	movw	r2, #795	; 0x31b
 8010b1c:	4968      	ldr	r1, [pc, #416]	; (8010cc0 <etharp_output+0x1c0>)
 8010b1e:	4869      	ldr	r0, [pc, #420]	; (8010cc4 <etharp_output+0x1c4>)
 8010b20:	f003 f9b0 	bl	8013e84 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8010b24:	68bb      	ldr	r3, [r7, #8]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d106      	bne.n	8010b38 <etharp_output+0x38>
 8010b2a:	4b64      	ldr	r3, [pc, #400]	; (8010cbc <etharp_output+0x1bc>)
 8010b2c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8010b30:	4965      	ldr	r1, [pc, #404]	; (8010cc8 <etharp_output+0x1c8>)
 8010b32:	4864      	ldr	r0, [pc, #400]	; (8010cc4 <etharp_output+0x1c4>)
 8010b34:	f003 f9a6 	bl	8013e84 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d106      	bne.n	8010b4c <etharp_output+0x4c>
 8010b3e:	4b5f      	ldr	r3, [pc, #380]	; (8010cbc <etharp_output+0x1bc>)
 8010b40:	f240 321d 	movw	r2, #797	; 0x31d
 8010b44:	4961      	ldr	r1, [pc, #388]	; (8010ccc <etharp_output+0x1cc>)
 8010b46:	485f      	ldr	r0, [pc, #380]	; (8010cc4 <etharp_output+0x1c4>)
 8010b48:	f003 f99c 	bl	8013e84 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	68f9      	ldr	r1, [r7, #12]
 8010b52:	4618      	mov	r0, r3
 8010b54:	f000 fecc 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 8010b58:	4603      	mov	r3, r0
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d002      	beq.n	8010b64 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8010b5e:	4b5c      	ldr	r3, [pc, #368]	; (8010cd0 <etharp_output+0x1d0>)
 8010b60:	61fb      	str	r3, [r7, #28]
 8010b62:	e09b      	b.n	8010c9c <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010b6c:	2be0      	cmp	r3, #224	; 0xe0
 8010b6e:	d118      	bne.n	8010ba2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8010b70:	2301      	movs	r3, #1
 8010b72:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8010b74:	2300      	movs	r3, #0
 8010b76:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8010b78:	235e      	movs	r3, #94	; 0x5e
 8010b7a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	3301      	adds	r3, #1
 8010b80:	781b      	ldrb	r3, [r3, #0]
 8010b82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010b86:	b2db      	uxtb	r3, r3
 8010b88:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	3302      	adds	r3, #2
 8010b8e:	781b      	ldrb	r3, [r3, #0]
 8010b90:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	3303      	adds	r3, #3
 8010b96:	781b      	ldrb	r3, [r3, #0]
 8010b98:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8010b9a:	f107 0310 	add.w	r3, r7, #16
 8010b9e:	61fb      	str	r3, [r7, #28]
 8010ba0:	e07c      	b.n	8010c9c <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	681a      	ldr	r2, [r3, #0]
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	3304      	adds	r3, #4
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	405a      	eors	r2, r3
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	3308      	adds	r3, #8
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	4013      	ands	r3, r2
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d012      	beq.n	8010be0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8010bc0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8010bc4:	4293      	cmp	r3, r2
 8010bc6:	d00b      	beq.n	8010be0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	330c      	adds	r3, #12
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d003      	beq.n	8010bda <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	330c      	adds	r3, #12
 8010bd6:	61bb      	str	r3, [r7, #24]
 8010bd8:	e002      	b.n	8010be0 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8010bda:	f06f 0303 	mvn.w	r3, #3
 8010bde:	e069      	b.n	8010cb4 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010be0:	4b3c      	ldr	r3, [pc, #240]	; (8010cd4 <etharp_output+0x1d4>)
 8010be2:	781b      	ldrb	r3, [r3, #0]
 8010be4:	4619      	mov	r1, r3
 8010be6:	4a3c      	ldr	r2, [pc, #240]	; (8010cd8 <etharp_output+0x1d8>)
 8010be8:	460b      	mov	r3, r1
 8010bea:	005b      	lsls	r3, r3, #1
 8010bec:	440b      	add	r3, r1
 8010bee:	00db      	lsls	r3, r3, #3
 8010bf0:	4413      	add	r3, r2
 8010bf2:	3314      	adds	r3, #20
 8010bf4:	781b      	ldrb	r3, [r3, #0]
 8010bf6:	2b01      	cmp	r3, #1
 8010bf8:	d917      	bls.n	8010c2a <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8010bfa:	69bb      	ldr	r3, [r7, #24]
 8010bfc:	681a      	ldr	r2, [r3, #0]
 8010bfe:	4b35      	ldr	r3, [pc, #212]	; (8010cd4 <etharp_output+0x1d4>)
 8010c00:	781b      	ldrb	r3, [r3, #0]
 8010c02:	4618      	mov	r0, r3
 8010c04:	4934      	ldr	r1, [pc, #208]	; (8010cd8 <etharp_output+0x1d8>)
 8010c06:	4603      	mov	r3, r0
 8010c08:	005b      	lsls	r3, r3, #1
 8010c0a:	4403      	add	r3, r0
 8010c0c:	00db      	lsls	r3, r3, #3
 8010c0e:	440b      	add	r3, r1
 8010c10:	3304      	adds	r3, #4
 8010c12:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8010c14:	429a      	cmp	r2, r3
 8010c16:	d108      	bne.n	8010c2a <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8010c18:	4b2e      	ldr	r3, [pc, #184]	; (8010cd4 <etharp_output+0x1d4>)
 8010c1a:	781b      	ldrb	r3, [r3, #0]
 8010c1c:	461a      	mov	r2, r3
 8010c1e:	68b9      	ldr	r1, [r7, #8]
 8010c20:	68f8      	ldr	r0, [r7, #12]
 8010c22:	f7ff fed3 	bl	80109cc <etharp_output_to_arp_index>
 8010c26:	4603      	mov	r3, r0
 8010c28:	e044      	b.n	8010cb4 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	75fb      	strb	r3, [r7, #23]
 8010c2e:	e02a      	b.n	8010c86 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010c30:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010c34:	4928      	ldr	r1, [pc, #160]	; (8010cd8 <etharp_output+0x1d8>)
 8010c36:	4613      	mov	r3, r2
 8010c38:	005b      	lsls	r3, r3, #1
 8010c3a:	4413      	add	r3, r2
 8010c3c:	00db      	lsls	r3, r3, #3
 8010c3e:	440b      	add	r3, r1
 8010c40:	3314      	adds	r3, #20
 8010c42:	781b      	ldrb	r3, [r3, #0]
 8010c44:	2b01      	cmp	r3, #1
 8010c46:	d918      	bls.n	8010c7a <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8010c48:	69bb      	ldr	r3, [r7, #24]
 8010c4a:	6819      	ldr	r1, [r3, #0]
 8010c4c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010c50:	4821      	ldr	r0, [pc, #132]	; (8010cd8 <etharp_output+0x1d8>)
 8010c52:	4613      	mov	r3, r2
 8010c54:	005b      	lsls	r3, r3, #1
 8010c56:	4413      	add	r3, r2
 8010c58:	00db      	lsls	r3, r3, #3
 8010c5a:	4403      	add	r3, r0
 8010c5c:	3304      	adds	r3, #4
 8010c5e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8010c60:	4299      	cmp	r1, r3
 8010c62:	d10a      	bne.n	8010c7a <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 8010c64:	7dfa      	ldrb	r2, [r7, #23]
 8010c66:	4b1b      	ldr	r3, [pc, #108]	; (8010cd4 <etharp_output+0x1d4>)
 8010c68:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8010c6a:	7dfb      	ldrb	r3, [r7, #23]
 8010c6c:	461a      	mov	r2, r3
 8010c6e:	68b9      	ldr	r1, [r7, #8]
 8010c70:	68f8      	ldr	r0, [r7, #12]
 8010c72:	f7ff feab 	bl	80109cc <etharp_output_to_arp_index>
 8010c76:	4603      	mov	r3, r0
 8010c78:	e01c      	b.n	8010cb4 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8010c7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	3301      	adds	r3, #1
 8010c82:	b2db      	uxtb	r3, r3
 8010c84:	75fb      	strb	r3, [r7, #23]
 8010c86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010c8a:	2b09      	cmp	r3, #9
 8010c8c:	ddd0      	ble.n	8010c30 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8010c8e:	68ba      	ldr	r2, [r7, #8]
 8010c90:	69b9      	ldr	r1, [r7, #24]
 8010c92:	68f8      	ldr	r0, [r7, #12]
 8010c94:	f000 f822 	bl	8010cdc <etharp_query>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	e00b      	b.n	8010cb4 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8010ca2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010ca6:	9300      	str	r3, [sp, #0]
 8010ca8:	69fb      	ldr	r3, [r7, #28]
 8010caa:	68b9      	ldr	r1, [r7, #8]
 8010cac:	68f8      	ldr	r0, [r7, #12]
 8010cae:	f001 fcbf 	bl	8012630 <ethernet_output>
 8010cb2:	4603      	mov	r3, r0
}
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	3720      	adds	r7, #32
 8010cb8:	46bd      	mov	sp, r7
 8010cba:	bd80      	pop	{r7, pc}
 8010cbc:	08016a18 	.word	0x08016a18
 8010cc0:	08016b68 	.word	0x08016b68
 8010cc4:	08016a90 	.word	0x08016a90
 8010cc8:	08016bb8 	.word	0x08016bb8
 8010ccc:	08016b58 	.word	0x08016b58
 8010cd0:	080171bc 	.word	0x080171bc
 8010cd4:	20000594 	.word	0x20000594
 8010cd8:	200004a4 	.word	0x200004a4

08010cdc <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b08c      	sub	sp, #48	; 0x30
 8010ce0:	af02      	add	r7, sp, #8
 8010ce2:	60f8      	str	r0, [r7, #12]
 8010ce4:	60b9      	str	r1, [r7, #8]
 8010ce6:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	3329      	adds	r3, #41	; 0x29
 8010cec:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8010cee:	23ff      	movs	r3, #255	; 0xff
 8010cf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010cf8:	68bb      	ldr	r3, [r7, #8]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	68f9      	ldr	r1, [r7, #12]
 8010cfe:	4618      	mov	r0, r3
 8010d00:	f000 fdf6 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 8010d04:	4603      	mov	r3, r0
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d10c      	bne.n	8010d24 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010d0a:	68bb      	ldr	r3, [r7, #8]
 8010d0c:	681b      	ldr	r3, [r3, #0]
 8010d0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010d12:	2be0      	cmp	r3, #224	; 0xe0
 8010d14:	d006      	beq.n	8010d24 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8010d16:	68bb      	ldr	r3, [r7, #8]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d003      	beq.n	8010d24 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8010d1c:	68bb      	ldr	r3, [r7, #8]
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d102      	bne.n	8010d2a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8010d24:	f06f 030f 	mvn.w	r3, #15
 8010d28:	e10f      	b.n	8010f4a <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8010d2a:	68fa      	ldr	r2, [r7, #12]
 8010d2c:	2101      	movs	r1, #1
 8010d2e:	68b8      	ldr	r0, [r7, #8]
 8010d30:	f7ff fba2 	bl	8010478 <etharp_find_entry>
 8010d34:	4603      	mov	r3, r0
 8010d36:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8010d38:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	da02      	bge.n	8010d46 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8010d40:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010d44:	e101      	b.n	8010f4a <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8010d46:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010d4a:	4982      	ldr	r1, [pc, #520]	; (8010f54 <etharp_query+0x278>)
 8010d4c:	4613      	mov	r3, r2
 8010d4e:	005b      	lsls	r3, r3, #1
 8010d50:	4413      	add	r3, r2
 8010d52:	00db      	lsls	r3, r3, #3
 8010d54:	440b      	add	r3, r1
 8010d56:	3314      	adds	r3, #20
 8010d58:	781b      	ldrb	r3, [r3, #0]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d117      	bne.n	8010d8e <etharp_query+0xb2>
    is_new_entry = 1;
 8010d5e:	2301      	movs	r3, #1
 8010d60:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8010d62:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010d66:	497b      	ldr	r1, [pc, #492]	; (8010f54 <etharp_query+0x278>)
 8010d68:	4613      	mov	r3, r2
 8010d6a:	005b      	lsls	r3, r3, #1
 8010d6c:	4413      	add	r3, r2
 8010d6e:	00db      	lsls	r3, r3, #3
 8010d70:	440b      	add	r3, r1
 8010d72:	3314      	adds	r3, #20
 8010d74:	2201      	movs	r2, #1
 8010d76:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8010d78:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010d7c:	4975      	ldr	r1, [pc, #468]	; (8010f54 <etharp_query+0x278>)
 8010d7e:	4613      	mov	r3, r2
 8010d80:	005b      	lsls	r3, r3, #1
 8010d82:	4413      	add	r3, r2
 8010d84:	00db      	lsls	r3, r3, #3
 8010d86:	440b      	add	r3, r1
 8010d88:	3308      	adds	r3, #8
 8010d8a:	68fa      	ldr	r2, [r7, #12]
 8010d8c:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8010d8e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010d92:	4970      	ldr	r1, [pc, #448]	; (8010f54 <etharp_query+0x278>)
 8010d94:	4613      	mov	r3, r2
 8010d96:	005b      	lsls	r3, r3, #1
 8010d98:	4413      	add	r3, r2
 8010d9a:	00db      	lsls	r3, r3, #3
 8010d9c:	440b      	add	r3, r1
 8010d9e:	3314      	adds	r3, #20
 8010da0:	781b      	ldrb	r3, [r3, #0]
 8010da2:	2b01      	cmp	r3, #1
 8010da4:	d012      	beq.n	8010dcc <etharp_query+0xf0>
 8010da6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010daa:	496a      	ldr	r1, [pc, #424]	; (8010f54 <etharp_query+0x278>)
 8010dac:	4613      	mov	r3, r2
 8010dae:	005b      	lsls	r3, r3, #1
 8010db0:	4413      	add	r3, r2
 8010db2:	00db      	lsls	r3, r3, #3
 8010db4:	440b      	add	r3, r1
 8010db6:	3314      	adds	r3, #20
 8010db8:	781b      	ldrb	r3, [r3, #0]
 8010dba:	2b01      	cmp	r3, #1
 8010dbc:	d806      	bhi.n	8010dcc <etharp_query+0xf0>
 8010dbe:	4b66      	ldr	r3, [pc, #408]	; (8010f58 <etharp_query+0x27c>)
 8010dc0:	f240 32c9 	movw	r2, #969	; 0x3c9
 8010dc4:	4965      	ldr	r1, [pc, #404]	; (8010f5c <etharp_query+0x280>)
 8010dc6:	4866      	ldr	r0, [pc, #408]	; (8010f60 <etharp_query+0x284>)
 8010dc8:	f003 f85c 	bl	8013e84 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8010dcc:	6a3b      	ldr	r3, [r7, #32]
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d102      	bne.n	8010dd8 <etharp_query+0xfc>
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d10c      	bne.n	8010df2 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8010dd8:	68b9      	ldr	r1, [r7, #8]
 8010dda:	68f8      	ldr	r0, [r7, #12]
 8010ddc:	f000 f976 	bl	80110cc <etharp_request>
 8010de0:	4603      	mov	r3, r0
 8010de2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d102      	bne.n	8010df2 <etharp_query+0x116>
      return result;
 8010dec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010df0:	e0ab      	b.n	8010f4a <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d106      	bne.n	8010e06 <etharp_query+0x12a>
 8010df8:	4b57      	ldr	r3, [pc, #348]	; (8010f58 <etharp_query+0x27c>)
 8010dfa:	f240 32db 	movw	r2, #987	; 0x3db
 8010dfe:	4959      	ldr	r1, [pc, #356]	; (8010f64 <etharp_query+0x288>)
 8010e00:	4857      	ldr	r0, [pc, #348]	; (8010f60 <etharp_query+0x284>)
 8010e02:	f003 f83f 	bl	8013e84 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8010e06:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010e0a:	4952      	ldr	r1, [pc, #328]	; (8010f54 <etharp_query+0x278>)
 8010e0c:	4613      	mov	r3, r2
 8010e0e:	005b      	lsls	r3, r3, #1
 8010e10:	4413      	add	r3, r2
 8010e12:	00db      	lsls	r3, r3, #3
 8010e14:	440b      	add	r3, r1
 8010e16:	3314      	adds	r3, #20
 8010e18:	781b      	ldrb	r3, [r3, #0]
 8010e1a:	2b01      	cmp	r3, #1
 8010e1c:	d919      	bls.n	8010e52 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8010e1e:	7cfa      	ldrb	r2, [r7, #19]
 8010e20:	4b51      	ldr	r3, [pc, #324]	; (8010f68 <etharp_query+0x28c>)
 8010e22:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8010e24:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010e28:	4613      	mov	r3, r2
 8010e2a:	005b      	lsls	r3, r3, #1
 8010e2c:	4413      	add	r3, r2
 8010e2e:	00db      	lsls	r3, r3, #3
 8010e30:	3308      	adds	r3, #8
 8010e32:	4a48      	ldr	r2, [pc, #288]	; (8010f54 <etharp_query+0x278>)
 8010e34:	4413      	add	r3, r2
 8010e36:	1d1a      	adds	r2, r3, #4
 8010e38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010e3c:	9300      	str	r3, [sp, #0]
 8010e3e:	4613      	mov	r3, r2
 8010e40:	697a      	ldr	r2, [r7, #20]
 8010e42:	6879      	ldr	r1, [r7, #4]
 8010e44:	68f8      	ldr	r0, [r7, #12]
 8010e46:	f001 fbf3 	bl	8012630 <ethernet_output>
 8010e4a:	4603      	mov	r3, r0
 8010e4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010e50:	e079      	b.n	8010f46 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010e52:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010e56:	493f      	ldr	r1, [pc, #252]	; (8010f54 <etharp_query+0x278>)
 8010e58:	4613      	mov	r3, r2
 8010e5a:	005b      	lsls	r3, r3, #1
 8010e5c:	4413      	add	r3, r2
 8010e5e:	00db      	lsls	r3, r3, #3
 8010e60:	440b      	add	r3, r1
 8010e62:	3314      	adds	r3, #20
 8010e64:	781b      	ldrb	r3, [r3, #0]
 8010e66:	2b01      	cmp	r3, #1
 8010e68:	d16d      	bne.n	8010f46 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	61fb      	str	r3, [r7, #28]
    while (p) {
 8010e72:	e01a      	b.n	8010eaa <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8010e74:	69fb      	ldr	r3, [r7, #28]
 8010e76:	895a      	ldrh	r2, [r3, #10]
 8010e78:	69fb      	ldr	r3, [r7, #28]
 8010e7a:	891b      	ldrh	r3, [r3, #8]
 8010e7c:	429a      	cmp	r2, r3
 8010e7e:	d10a      	bne.n	8010e96 <etharp_query+0x1ba>
 8010e80:	69fb      	ldr	r3, [r7, #28]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d006      	beq.n	8010e96 <etharp_query+0x1ba>
 8010e88:	4b33      	ldr	r3, [pc, #204]	; (8010f58 <etharp_query+0x27c>)
 8010e8a:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8010e8e:	4937      	ldr	r1, [pc, #220]	; (8010f6c <etharp_query+0x290>)
 8010e90:	4833      	ldr	r0, [pc, #204]	; (8010f60 <etharp_query+0x284>)
 8010e92:	f002 fff7 	bl	8013e84 <iprintf>
      if (p->type != PBUF_ROM) {
 8010e96:	69fb      	ldr	r3, [r7, #28]
 8010e98:	7b1b      	ldrb	r3, [r3, #12]
 8010e9a:	2b01      	cmp	r3, #1
 8010e9c:	d002      	beq.n	8010ea4 <etharp_query+0x1c8>
        copy_needed = 1;
 8010e9e:	2301      	movs	r3, #1
 8010ea0:	61bb      	str	r3, [r7, #24]
        break;
 8010ea2:	e005      	b.n	8010eb0 <etharp_query+0x1d4>
      }
      p = p->next;
 8010ea4:	69fb      	ldr	r3, [r7, #28]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	61fb      	str	r3, [r7, #28]
    while (p) {
 8010eaa:	69fb      	ldr	r3, [r7, #28]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d1e1      	bne.n	8010e74 <etharp_query+0x198>
    }
    if (copy_needed) {
 8010eb0:	69bb      	ldr	r3, [r7, #24]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d017      	beq.n	8010ee6 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8010eb6:	69fb      	ldr	r3, [r7, #28]
 8010eb8:	891b      	ldrh	r3, [r3, #8]
 8010eba:	2200      	movs	r2, #0
 8010ebc:	4619      	mov	r1, r3
 8010ebe:	2002      	movs	r0, #2
 8010ec0:	f7fe fa6e 	bl	800f3a0 <pbuf_alloc>
 8010ec4:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8010ec6:	69fb      	ldr	r3, [r7, #28]
 8010ec8:	2b00      	cmp	r3, #0
 8010eca:	d011      	beq.n	8010ef0 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8010ecc:	6879      	ldr	r1, [r7, #4]
 8010ece:	69f8      	ldr	r0, [r7, #28]
 8010ed0:	f7fe fef6 	bl	800fcc0 <pbuf_copy>
 8010ed4:	4603      	mov	r3, r0
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d00a      	beq.n	8010ef0 <etharp_query+0x214>
          pbuf_free(p);
 8010eda:	69f8      	ldr	r0, [r7, #28]
 8010edc:	f7fe fdce 	bl	800fa7c <pbuf_free>
          p = NULL;
 8010ee0:	2300      	movs	r3, #0
 8010ee2:	61fb      	str	r3, [r7, #28]
 8010ee4:	e004      	b.n	8010ef0 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8010eea:	69f8      	ldr	r0, [r7, #28]
 8010eec:	f7fe fe70 	bl	800fbd0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8010ef0:	69fb      	ldr	r3, [r7, #28]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d024      	beq.n	8010f40 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8010ef6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010efa:	4916      	ldr	r1, [pc, #88]	; (8010f54 <etharp_query+0x278>)
 8010efc:	4613      	mov	r3, r2
 8010efe:	005b      	lsls	r3, r3, #1
 8010f00:	4413      	add	r3, r2
 8010f02:	00db      	lsls	r3, r3, #3
 8010f04:	440b      	add	r3, r1
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	2b00      	cmp	r3, #0
 8010f0a:	d00b      	beq.n	8010f24 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8010f0c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010f10:	4910      	ldr	r1, [pc, #64]	; (8010f54 <etharp_query+0x278>)
 8010f12:	4613      	mov	r3, r2
 8010f14:	005b      	lsls	r3, r3, #1
 8010f16:	4413      	add	r3, r2
 8010f18:	00db      	lsls	r3, r3, #3
 8010f1a:	440b      	add	r3, r1
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	4618      	mov	r0, r3
 8010f20:	f7fe fdac 	bl	800fa7c <pbuf_free>
      }
      arp_table[i].q = p;
 8010f24:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8010f28:	490a      	ldr	r1, [pc, #40]	; (8010f54 <etharp_query+0x278>)
 8010f2a:	4613      	mov	r3, r2
 8010f2c:	005b      	lsls	r3, r3, #1
 8010f2e:	4413      	add	r3, r2
 8010f30:	00db      	lsls	r3, r3, #3
 8010f32:	440b      	add	r3, r1
 8010f34:	69fa      	ldr	r2, [r7, #28]
 8010f36:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8010f38:	2300      	movs	r3, #0
 8010f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010f3e:	e002      	b.n	8010f46 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8010f40:	23ff      	movs	r3, #255	; 0xff
 8010f42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8010f46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	3728      	adds	r7, #40	; 0x28
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd80      	pop	{r7, pc}
 8010f52:	bf00      	nop
 8010f54:	200004a4 	.word	0x200004a4
 8010f58:	08016a18 	.word	0x08016a18
 8010f5c:	08016bc4 	.word	0x08016bc4
 8010f60:	08016a90 	.word	0x08016a90
 8010f64:	08016bb8 	.word	0x08016bb8
 8010f68:	20000594 	.word	0x20000594
 8010f6c:	08016bec 	.word	0x08016bec

08010f70 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b08a      	sub	sp, #40	; 0x28
 8010f74:	af02      	add	r7, sp, #8
 8010f76:	60f8      	str	r0, [r7, #12]
 8010f78:	60b9      	str	r1, [r7, #8]
 8010f7a:	607a      	str	r2, [r7, #4]
 8010f7c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8010f7e:	2300      	movs	r3, #0
 8010f80:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d106      	bne.n	8010f96 <etharp_raw+0x26>
 8010f88:	4b3a      	ldr	r3, [pc, #232]	; (8011074 <etharp_raw+0x104>)
 8010f8a:	f44f 628b 	mov.w	r2, #1112	; 0x458
 8010f8e:	493a      	ldr	r1, [pc, #232]	; (8011078 <etharp_raw+0x108>)
 8010f90:	483a      	ldr	r0, [pc, #232]	; (801107c <etharp_raw+0x10c>)
 8010f92:	f002 ff77 	bl	8013e84 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8010f96:	2200      	movs	r2, #0
 8010f98:	211c      	movs	r1, #28
 8010f9a:	2002      	movs	r0, #2
 8010f9c:	f7fe fa00 	bl	800f3a0 <pbuf_alloc>
 8010fa0:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8010fa2:	69bb      	ldr	r3, [r7, #24]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d102      	bne.n	8010fae <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8010fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8010fac:	e05d      	b.n	801106a <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010fae:	69bb      	ldr	r3, [r7, #24]
 8010fb0:	895b      	ldrh	r3, [r3, #10]
 8010fb2:	2b1b      	cmp	r3, #27
 8010fb4:	d806      	bhi.n	8010fc4 <etharp_raw+0x54>
 8010fb6:	4b2f      	ldr	r3, [pc, #188]	; (8011074 <etharp_raw+0x104>)
 8010fb8:	f240 4264 	movw	r2, #1124	; 0x464
 8010fbc:	4930      	ldr	r1, [pc, #192]	; (8011080 <etharp_raw+0x110>)
 8010fbe:	482f      	ldr	r0, [pc, #188]	; (801107c <etharp_raw+0x10c>)
 8010fc0:	f002 ff60 	bl	8013e84 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8010fc4:	69bb      	ldr	r3, [r7, #24]
 8010fc6:	685b      	ldr	r3, [r3, #4]
 8010fc8:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8010fca:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010fcc:	4618      	mov	r0, r3
 8010fce:	f7fd fc7f 	bl	800e8d0 <lwip_htons>
 8010fd2:	4603      	mov	r3, r0
 8010fd4:	461a      	mov	r2, r3
 8010fd6:	697b      	ldr	r3, [r7, #20]
 8010fd8:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010fe0:	2b06      	cmp	r3, #6
 8010fe2:	d006      	beq.n	8010ff2 <etharp_raw+0x82>
 8010fe4:	4b23      	ldr	r3, [pc, #140]	; (8011074 <etharp_raw+0x104>)
 8010fe6:	f240 426b 	movw	r2, #1131	; 0x46b
 8010fea:	4926      	ldr	r1, [pc, #152]	; (8011084 <etharp_raw+0x114>)
 8010fec:	4823      	ldr	r0, [pc, #140]	; (801107c <etharp_raw+0x10c>)
 8010fee:	f002 ff49 	bl	8013e84 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	3308      	adds	r3, #8
 8010ff6:	2206      	movs	r2, #6
 8010ff8:	6839      	ldr	r1, [r7, #0]
 8010ffa:	4618      	mov	r0, r3
 8010ffc:	f002 fa39 	bl	8013472 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8011000:	697b      	ldr	r3, [r7, #20]
 8011002:	3312      	adds	r3, #18
 8011004:	2206      	movs	r2, #6
 8011006:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011008:	4618      	mov	r0, r3
 801100a:	f002 fa32 	bl	8013472 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801100e:	697b      	ldr	r3, [r7, #20]
 8011010:	330e      	adds	r3, #14
 8011012:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011014:	6812      	ldr	r2, [r2, #0]
 8011016:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8011018:	697b      	ldr	r3, [r7, #20]
 801101a:	3318      	adds	r3, #24
 801101c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801101e:	6812      	ldr	r2, [r2, #0]
 8011020:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8011022:	697b      	ldr	r3, [r7, #20]
 8011024:	2200      	movs	r2, #0
 8011026:	701a      	strb	r2, [r3, #0]
 8011028:	2200      	movs	r2, #0
 801102a:	f042 0201 	orr.w	r2, r2, #1
 801102e:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8011030:	697b      	ldr	r3, [r7, #20]
 8011032:	2200      	movs	r2, #0
 8011034:	f042 0208 	orr.w	r2, r2, #8
 8011038:	709a      	strb	r2, [r3, #2]
 801103a:	2200      	movs	r2, #0
 801103c:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801103e:	697b      	ldr	r3, [r7, #20]
 8011040:	2206      	movs	r2, #6
 8011042:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8011044:	697b      	ldr	r3, [r7, #20]
 8011046:	2204      	movs	r2, #4
 8011048:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801104a:	f640 0306 	movw	r3, #2054	; 0x806
 801104e:	9300      	str	r3, [sp, #0]
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	68ba      	ldr	r2, [r7, #8]
 8011054:	69b9      	ldr	r1, [r7, #24]
 8011056:	68f8      	ldr	r0, [r7, #12]
 8011058:	f001 faea 	bl	8012630 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801105c:	69b8      	ldr	r0, [r7, #24]
 801105e:	f7fe fd0d 	bl	800fa7c <pbuf_free>
  p = NULL;
 8011062:	2300      	movs	r3, #0
 8011064:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8011066:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801106a:	4618      	mov	r0, r3
 801106c:	3720      	adds	r7, #32
 801106e:	46bd      	mov	sp, r7
 8011070:	bd80      	pop	{r7, pc}
 8011072:	bf00      	nop
 8011074:	08016a18 	.word	0x08016a18
 8011078:	08016b68 	.word	0x08016b68
 801107c:	08016a90 	.word	0x08016a90
 8011080:	08016c08 	.word	0x08016c08
 8011084:	08016c3c 	.word	0x08016c3c

08011088 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8011088:	b580      	push	{r7, lr}
 801108a:	b088      	sub	sp, #32
 801108c:	af04      	add	r7, sp, #16
 801108e:	60f8      	str	r0, [r7, #12]
 8011090:	60b9      	str	r1, [r7, #8]
 8011092:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	f103 0029 	add.w	r0, r3, #41	; 0x29
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80110a4:	2201      	movs	r2, #1
 80110a6:	9203      	str	r2, [sp, #12]
 80110a8:	68ba      	ldr	r2, [r7, #8]
 80110aa:	9202      	str	r2, [sp, #8]
 80110ac:	4a06      	ldr	r2, [pc, #24]	; (80110c8 <etharp_request_dst+0x40>)
 80110ae:	9201      	str	r2, [sp, #4]
 80110b0:	9300      	str	r3, [sp, #0]
 80110b2:	4603      	mov	r3, r0
 80110b4:	687a      	ldr	r2, [r7, #4]
 80110b6:	68f8      	ldr	r0, [r7, #12]
 80110b8:	f7ff ff5a 	bl	8010f70 <etharp_raw>
 80110bc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80110be:	4618      	mov	r0, r3
 80110c0:	3710      	adds	r7, #16
 80110c2:	46bd      	mov	sp, r7
 80110c4:	bd80      	pop	{r7, pc}
 80110c6:	bf00      	nop
 80110c8:	080171c4 	.word	0x080171c4

080110cc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b082      	sub	sp, #8
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	6078      	str	r0, [r7, #4]
 80110d4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80110d6:	4a05      	ldr	r2, [pc, #20]	; (80110ec <etharp_request+0x20>)
 80110d8:	6839      	ldr	r1, [r7, #0]
 80110da:	6878      	ldr	r0, [r7, #4]
 80110dc:	f7ff ffd4 	bl	8011088 <etharp_request_dst>
 80110e0:	4603      	mov	r3, r0
}
 80110e2:	4618      	mov	r0, r3
 80110e4:	3708      	adds	r7, #8
 80110e6:	46bd      	mov	sp, r7
 80110e8:	bd80      	pop	{r7, pc}
 80110ea:	bf00      	nop
 80110ec:	080171bc 	.word	0x080171bc

080110f0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80110f0:	b580      	push	{r7, lr}
 80110f2:	b08e      	sub	sp, #56	; 0x38
 80110f4:	af04      	add	r7, sp, #16
 80110f6:	6078      	str	r0, [r7, #4]
 80110f8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80110fa:	4b7a      	ldr	r3, [pc, #488]	; (80112e4 <icmp_input+0x1f4>)
 80110fc:	689b      	ldr	r3, [r3, #8]
 80110fe:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8011100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	b29b      	uxth	r3, r3
 8011106:	f003 030f 	and.w	r3, r3, #15
 801110a:	b29b      	uxth	r3, r3
 801110c:	009b      	lsls	r3, r3, #2
 801110e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8011110:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011112:	2b13      	cmp	r3, #19
 8011114:	f240 80d1 	bls.w	80112ba <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	895b      	ldrh	r3, [r3, #10]
 801111c:	2b03      	cmp	r3, #3
 801111e:	f240 80ce 	bls.w	80112be <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	685b      	ldr	r3, [r3, #4]
 8011126:	781b      	ldrb	r3, [r3, #0]
 8011128:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 801112c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8011130:	2b00      	cmp	r3, #0
 8011132:	f000 80bb 	beq.w	80112ac <icmp_input+0x1bc>
 8011136:	2b08      	cmp	r3, #8
 8011138:	f040 80bb 	bne.w	80112b2 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 801113c:	4b6a      	ldr	r3, [pc, #424]	; (80112e8 <icmp_input+0x1f8>)
 801113e:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011140:	4b68      	ldr	r3, [pc, #416]	; (80112e4 <icmp_input+0x1f4>)
 8011142:	695b      	ldr	r3, [r3, #20]
 8011144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011148:	2be0      	cmp	r3, #224	; 0xe0
 801114a:	f000 80bf 	beq.w	80112cc <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801114e:	4b65      	ldr	r3, [pc, #404]	; (80112e4 <icmp_input+0x1f4>)
 8011150:	695a      	ldr	r2, [r3, #20]
 8011152:	4b64      	ldr	r3, [pc, #400]	; (80112e4 <icmp_input+0x1f4>)
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	4619      	mov	r1, r3
 8011158:	4610      	mov	r0, r2
 801115a:	f000 fbc9 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 801115e:	4603      	mov	r3, r0
 8011160:	2b00      	cmp	r3, #0
 8011162:	f040 80b5 	bne.w	80112d0 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	891b      	ldrh	r3, [r3, #8]
 801116a:	2b07      	cmp	r3, #7
 801116c:	f240 80a9 	bls.w	80112c2 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8011170:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011172:	330e      	adds	r3, #14
 8011174:	b29b      	uxth	r3, r3
 8011176:	b21b      	sxth	r3, r3
 8011178:	4619      	mov	r1, r3
 801117a:	6878      	ldr	r0, [r7, #4]
 801117c:	f7fe fc5a 	bl	800fa34 <pbuf_header>
 8011180:	4603      	mov	r3, r0
 8011182:	2b00      	cmp	r3, #0
 8011184:	d046      	beq.n	8011214 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	891a      	ldrh	r2, [r3, #8]
 801118a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801118c:	4413      	add	r3, r2
 801118e:	b29b      	uxth	r3, r3
 8011190:	2200      	movs	r2, #0
 8011192:	4619      	mov	r1, r3
 8011194:	2002      	movs	r0, #2
 8011196:	f7fe f903 	bl	800f3a0 <pbuf_alloc>
 801119a:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 801119c:	69bb      	ldr	r3, [r7, #24]
 801119e:	2b00      	cmp	r3, #0
 80111a0:	f000 8098 	beq.w	80112d4 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80111a4:	69bb      	ldr	r3, [r7, #24]
 80111a6:	895b      	ldrh	r3, [r3, #10]
 80111a8:	461a      	mov	r2, r3
 80111aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80111ac:	3308      	adds	r3, #8
 80111ae:	429a      	cmp	r2, r3
 80111b0:	d203      	bcs.n	80111ba <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 80111b2:	69b8      	ldr	r0, [r7, #24]
 80111b4:	f7fe fc62 	bl	800fa7c <pbuf_free>
        goto icmperr;
 80111b8:	e08d      	b.n	80112d6 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 80111ba:	69bb      	ldr	r3, [r7, #24]
 80111bc:	685b      	ldr	r3, [r3, #4]
 80111be:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80111c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80111c2:	4618      	mov	r0, r3
 80111c4:	f002 f955 	bl	8013472 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 80111c8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80111ca:	425b      	negs	r3, r3
 80111cc:	b29b      	uxth	r3, r3
 80111ce:	b21b      	sxth	r3, r3
 80111d0:	4619      	mov	r1, r3
 80111d2:	69b8      	ldr	r0, [r7, #24]
 80111d4:	f7fe fc2e 	bl	800fa34 <pbuf_header>
 80111d8:	4603      	mov	r3, r0
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d009      	beq.n	80111f2 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80111de:	4b43      	ldr	r3, [pc, #268]	; (80112ec <icmp_input+0x1fc>)
 80111e0:	22af      	movs	r2, #175	; 0xaf
 80111e2:	4943      	ldr	r1, [pc, #268]	; (80112f0 <icmp_input+0x200>)
 80111e4:	4843      	ldr	r0, [pc, #268]	; (80112f4 <icmp_input+0x204>)
 80111e6:	f002 fe4d 	bl	8013e84 <iprintf>
        pbuf_free(r);
 80111ea:	69b8      	ldr	r0, [r7, #24]
 80111ec:	f7fe fc46 	bl	800fa7c <pbuf_free>
        goto icmperr;
 80111f0:	e071      	b.n	80112d6 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 80111f2:	6879      	ldr	r1, [r7, #4]
 80111f4:	69b8      	ldr	r0, [r7, #24]
 80111f6:	f7fe fd63 	bl	800fcc0 <pbuf_copy>
 80111fa:	4603      	mov	r3, r0
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d003      	beq.n	8011208 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8011200:	69b8      	ldr	r0, [r7, #24]
 8011202:	f7fe fc3b 	bl	800fa7c <pbuf_free>
        goto icmperr;
 8011206:	e066      	b.n	80112d6 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8011208:	6878      	ldr	r0, [r7, #4]
 801120a:	f7fe fc37 	bl	800fa7c <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801120e:	69bb      	ldr	r3, [r7, #24]
 8011210:	607b      	str	r3, [r7, #4]
 8011212:	e015      	b.n	8011240 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8011214:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011216:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 801121a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801121e:	33f2      	adds	r3, #242	; 0xf2
 8011220:	b29b      	uxth	r3, r3
 8011222:	b21b      	sxth	r3, r3
 8011224:	4619      	mov	r1, r3
 8011226:	6878      	ldr	r0, [r7, #4]
 8011228:	f7fe fc04 	bl	800fa34 <pbuf_header>
 801122c:	4603      	mov	r3, r0
 801122e:	2b00      	cmp	r3, #0
 8011230:	d006      	beq.n	8011240 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8011232:	4b2e      	ldr	r3, [pc, #184]	; (80112ec <icmp_input+0x1fc>)
 8011234:	22c0      	movs	r2, #192	; 0xc0
 8011236:	4930      	ldr	r1, [pc, #192]	; (80112f8 <icmp_input+0x208>)
 8011238:	482e      	ldr	r0, [pc, #184]	; (80112f4 <icmp_input+0x204>)
 801123a:	f002 fe23 	bl	8013e84 <iprintf>
        goto icmperr;
 801123e:	e04a      	b.n	80112d6 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	685b      	ldr	r3, [r3, #4]
 8011244:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8011246:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801124a:	4619      	mov	r1, r3
 801124c:	6878      	ldr	r0, [r7, #4]
 801124e:	f7fe fbf1 	bl	800fa34 <pbuf_header>
 8011252:	4603      	mov	r3, r0
 8011254:	2b00      	cmp	r3, #0
 8011256:	d12b      	bne.n	80112b0 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	685b      	ldr	r3, [r3, #4]
 801125c:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 801125e:	69fb      	ldr	r3, [r7, #28]
 8011260:	681a      	ldr	r2, [r3, #0]
 8011262:	693b      	ldr	r3, [r7, #16]
 8011264:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8011266:	4b1f      	ldr	r3, [pc, #124]	; (80112e4 <icmp_input+0x1f4>)
 8011268:	691a      	ldr	r2, [r3, #16]
 801126a:	693b      	ldr	r3, [r7, #16]
 801126c:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 801126e:	697b      	ldr	r3, [r7, #20]
 8011270:	2200      	movs	r2, #0
 8011272:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8011274:	697b      	ldr	r3, [r7, #20]
 8011276:	2200      	movs	r2, #0
 8011278:	709a      	strb	r2, [r3, #2]
 801127a:	2200      	movs	r2, #0
 801127c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 801127e:	693b      	ldr	r3, [r7, #16]
 8011280:	22ff      	movs	r2, #255	; 0xff
 8011282:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 8011284:	693b      	ldr	r3, [r7, #16]
 8011286:	2200      	movs	r2, #0
 8011288:	729a      	strb	r2, [r3, #10]
 801128a:	2200      	movs	r2, #0
 801128c:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801128e:	683b      	ldr	r3, [r7, #0]
 8011290:	9302      	str	r3, [sp, #8]
 8011292:	2301      	movs	r3, #1
 8011294:	9301      	str	r3, [sp, #4]
 8011296:	2300      	movs	r3, #0
 8011298:	9300      	str	r3, [sp, #0]
 801129a:	23ff      	movs	r3, #255	; 0xff
 801129c:	2200      	movs	r2, #0
 801129e:	69f9      	ldr	r1, [r7, #28]
 80112a0:	6878      	ldr	r0, [r7, #4]
 80112a2:	f000 fa53 	bl	801174c <ip4_output_if>
 80112a6:	4603      	mov	r3, r0
 80112a8:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 80112aa:	e001      	b.n	80112b0 <icmp_input+0x1c0>
    break;
 80112ac:	bf00      	nop
 80112ae:	e000      	b.n	80112b2 <icmp_input+0x1c2>
    break;
 80112b0:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80112b2:	6878      	ldr	r0, [r7, #4]
 80112b4:	f7fe fbe2 	bl	800fa7c <pbuf_free>
  return;
 80112b8:	e011      	b.n	80112de <icmp_input+0x1ee>
    goto lenerr;
 80112ba:	bf00      	nop
 80112bc:	e002      	b.n	80112c4 <icmp_input+0x1d4>
    goto lenerr;
 80112be:	bf00      	nop
 80112c0:	e000      	b.n	80112c4 <icmp_input+0x1d4>
      goto lenerr;
 80112c2:	bf00      	nop
lenerr:
  pbuf_free(p);
 80112c4:	6878      	ldr	r0, [r7, #4]
 80112c6:	f7fe fbd9 	bl	800fa7c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80112ca:	e008      	b.n	80112de <icmp_input+0x1ee>
      goto icmperr;
 80112cc:	bf00      	nop
 80112ce:	e002      	b.n	80112d6 <icmp_input+0x1e6>
      goto icmperr;
 80112d0:	bf00      	nop
 80112d2:	e000      	b.n	80112d6 <icmp_input+0x1e6>
        goto icmperr;
 80112d4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80112d6:	6878      	ldr	r0, [r7, #4]
 80112d8:	f7fe fbd0 	bl	800fa7c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80112dc:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80112de:	3728      	adds	r7, #40	; 0x28
 80112e0:	46bd      	mov	sp, r7
 80112e2:	bd80      	pop	{r7, pc}
 80112e4:	200046c0 	.word	0x200046c0
 80112e8:	200046d4 	.word	0x200046d4
 80112ec:	08016c80 	.word	0x08016c80
 80112f0:	08016cb8 	.word	0x08016cb8
 80112f4:	08016cf0 	.word	0x08016cf0
 80112f8:	08016d18 	.word	0x08016d18

080112fc <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b082      	sub	sp, #8
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
 8011304:	460b      	mov	r3, r1
 8011306:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8011308:	78fb      	ldrb	r3, [r7, #3]
 801130a:	461a      	mov	r2, r3
 801130c:	2103      	movs	r1, #3
 801130e:	6878      	ldr	r0, [r7, #4]
 8011310:	f000 f814 	bl	801133c <icmp_send_response>
}
 8011314:	bf00      	nop
 8011316:	3708      	adds	r7, #8
 8011318:	46bd      	mov	sp, r7
 801131a:	bd80      	pop	{r7, pc}

0801131c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801131c:	b580      	push	{r7, lr}
 801131e:	b082      	sub	sp, #8
 8011320:	af00      	add	r7, sp, #0
 8011322:	6078      	str	r0, [r7, #4]
 8011324:	460b      	mov	r3, r1
 8011326:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8011328:	78fb      	ldrb	r3, [r7, #3]
 801132a:	461a      	mov	r2, r3
 801132c:	210b      	movs	r1, #11
 801132e:	6878      	ldr	r0, [r7, #4]
 8011330:	f000 f804 	bl	801133c <icmp_send_response>
}
 8011334:	bf00      	nop
 8011336:	3708      	adds	r7, #8
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}

0801133c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801133c:	b580      	push	{r7, lr}
 801133e:	b08c      	sub	sp, #48	; 0x30
 8011340:	af04      	add	r7, sp, #16
 8011342:	6078      	str	r0, [r7, #4]
 8011344:	460b      	mov	r3, r1
 8011346:	70fb      	strb	r3, [r7, #3]
 8011348:	4613      	mov	r3, r2
 801134a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801134c:	2200      	movs	r2, #0
 801134e:	2124      	movs	r1, #36	; 0x24
 8011350:	2001      	movs	r0, #1
 8011352:	f7fe f825 	bl	800f3a0 <pbuf_alloc>
 8011356:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8011358:	69fb      	ldr	r3, [r7, #28]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d04c      	beq.n	80113f8 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801135e:	69fb      	ldr	r3, [r7, #28]
 8011360:	895b      	ldrh	r3, [r3, #10]
 8011362:	2b23      	cmp	r3, #35	; 0x23
 8011364:	d806      	bhi.n	8011374 <icmp_send_response+0x38>
 8011366:	4b26      	ldr	r3, [pc, #152]	; (8011400 <icmp_send_response+0xc4>)
 8011368:	f44f 72b1 	mov.w	r2, #354	; 0x162
 801136c:	4925      	ldr	r1, [pc, #148]	; (8011404 <icmp_send_response+0xc8>)
 801136e:	4826      	ldr	r0, [pc, #152]	; (8011408 <icmp_send_response+0xcc>)
 8011370:	f002 fd88 	bl	8013e84 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	685b      	ldr	r3, [r3, #4]
 8011378:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801137a:	69fb      	ldr	r3, [r7, #28]
 801137c:	685b      	ldr	r3, [r3, #4]
 801137e:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8011380:	697b      	ldr	r3, [r7, #20]
 8011382:	78fa      	ldrb	r2, [r7, #3]
 8011384:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8011386:	697b      	ldr	r3, [r7, #20]
 8011388:	78ba      	ldrb	r2, [r7, #2]
 801138a:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801138c:	697b      	ldr	r3, [r7, #20]
 801138e:	2200      	movs	r2, #0
 8011390:	711a      	strb	r2, [r3, #4]
 8011392:	2200      	movs	r2, #0
 8011394:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8011396:	697b      	ldr	r3, [r7, #20]
 8011398:	2200      	movs	r2, #0
 801139a:	719a      	strb	r2, [r3, #6]
 801139c:	2200      	movs	r2, #0
 801139e:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80113a0:	69fb      	ldr	r3, [r7, #28]
 80113a2:	685b      	ldr	r3, [r3, #4]
 80113a4:	f103 0008 	add.w	r0, r3, #8
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	685b      	ldr	r3, [r3, #4]
 80113ac:	221c      	movs	r2, #28
 80113ae:	4619      	mov	r1, r3
 80113b0:	f002 f85f 	bl	8013472 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80113b4:	69bb      	ldr	r3, [r7, #24]
 80113b6:	68db      	ldr	r3, [r3, #12]
 80113b8:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 80113ba:	f107 030c 	add.w	r3, r7, #12
 80113be:	4618      	mov	r0, r3
 80113c0:	f000 f824 	bl	801140c <ip4_route>
 80113c4:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80113c6:	693b      	ldr	r3, [r7, #16]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d011      	beq.n	80113f0 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80113cc:	697b      	ldr	r3, [r7, #20]
 80113ce:	2200      	movs	r2, #0
 80113d0:	709a      	strb	r2, [r3, #2]
 80113d2:	2200      	movs	r2, #0
 80113d4:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80113d6:	f107 020c 	add.w	r2, r7, #12
 80113da:	693b      	ldr	r3, [r7, #16]
 80113dc:	9302      	str	r3, [sp, #8]
 80113de:	2301      	movs	r3, #1
 80113e0:	9301      	str	r3, [sp, #4]
 80113e2:	2300      	movs	r3, #0
 80113e4:	9300      	str	r3, [sp, #0]
 80113e6:	23ff      	movs	r3, #255	; 0xff
 80113e8:	2100      	movs	r1, #0
 80113ea:	69f8      	ldr	r0, [r7, #28]
 80113ec:	f000 f9ae 	bl	801174c <ip4_output_if>
  }
  pbuf_free(q);
 80113f0:	69f8      	ldr	r0, [r7, #28]
 80113f2:	f7fe fb43 	bl	800fa7c <pbuf_free>
 80113f6:	e000      	b.n	80113fa <icmp_send_response+0xbe>
    return;
 80113f8:	bf00      	nop
}
 80113fa:	3720      	adds	r7, #32
 80113fc:	46bd      	mov	sp, r7
 80113fe:	bd80      	pop	{r7, pc}
 8011400:	08016c80 	.word	0x08016c80
 8011404:	08016d4c 	.word	0x08016d4c
 8011408:	08016cf0 	.word	0x08016cf0

0801140c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801140c:	b480      	push	{r7}
 801140e:	b085      	sub	sp, #20
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8011414:	4b30      	ldr	r3, [pc, #192]	; (80114d8 <ip4_route+0xcc>)
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	60fb      	str	r3, [r7, #12]
 801141a:	e036      	b.n	801148a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011422:	f003 0301 	and.w	r3, r3, #1
 8011426:	b2db      	uxtb	r3, r3
 8011428:	2b00      	cmp	r3, #0
 801142a:	d02b      	beq.n	8011484 <ip4_route+0x78>
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011432:	089b      	lsrs	r3, r3, #2
 8011434:	f003 0301 	and.w	r3, r3, #1
 8011438:	b2db      	uxtb	r3, r3
 801143a:	2b00      	cmp	r3, #0
 801143c:	d022      	beq.n	8011484 <ip4_route+0x78>
 801143e:	68fb      	ldr	r3, [r7, #12]
 8011440:	3304      	adds	r3, #4
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d01d      	beq.n	8011484 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	681a      	ldr	r2, [r3, #0]
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	3304      	adds	r3, #4
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	405a      	eors	r2, r3
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	3308      	adds	r3, #8
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	4013      	ands	r3, r2
 801145c:	2b00      	cmp	r3, #0
 801145e:	d101      	bne.n	8011464 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	e033      	b.n	80114cc <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801146a:	f003 0302 	and.w	r3, r3, #2
 801146e:	2b00      	cmp	r3, #0
 8011470:	d108      	bne.n	8011484 <ip4_route+0x78>
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	681a      	ldr	r2, [r3, #0]
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	330c      	adds	r3, #12
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	429a      	cmp	r2, r3
 801147e:	d101      	bne.n	8011484 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	e023      	b.n	80114cc <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	60fb      	str	r3, [r7, #12]
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d1c5      	bne.n	801141c <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011490:	4b12      	ldr	r3, [pc, #72]	; (80114dc <ip4_route+0xd0>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	2b00      	cmp	r3, #0
 8011496:	d015      	beq.n	80114c4 <ip4_route+0xb8>
 8011498:	4b10      	ldr	r3, [pc, #64]	; (80114dc <ip4_route+0xd0>)
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80114a0:	f003 0301 	and.w	r3, r3, #1
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d00d      	beq.n	80114c4 <ip4_route+0xb8>
 80114a8:	4b0c      	ldr	r3, [pc, #48]	; (80114dc <ip4_route+0xd0>)
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80114b0:	f003 0304 	and.w	r3, r3, #4
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d005      	beq.n	80114c4 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 80114b8:	4b08      	ldr	r3, [pc, #32]	; (80114dc <ip4_route+0xd0>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	3304      	adds	r3, #4
 80114be:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d101      	bne.n	80114c8 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80114c4:	2300      	movs	r3, #0
 80114c6:	e001      	b.n	80114cc <ip4_route+0xc0>
  }

  return netif_default;
 80114c8:	4b04      	ldr	r3, [pc, #16]	; (80114dc <ip4_route+0xd0>)
 80114ca:	681b      	ldr	r3, [r3, #0]
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3714      	adds	r7, #20
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bc80      	pop	{r7}
 80114d4:	4770      	bx	lr
 80114d6:	bf00      	nop
 80114d8:	200076ec 	.word	0x200076ec
 80114dc:	200076f0 	.word	0x200076f0

080114e0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80114e0:	b580      	push	{r7, lr}
 80114e2:	b086      	sub	sp, #24
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	6078      	str	r0, [r7, #4]
 80114e8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	685b      	ldr	r3, [r3, #4]
 80114ee:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80114f0:	697b      	ldr	r3, [r7, #20]
 80114f2:	781b      	ldrb	r3, [r3, #0]
 80114f4:	091b      	lsrs	r3, r3, #4
 80114f6:	b2db      	uxtb	r3, r3
 80114f8:	2b04      	cmp	r3, #4
 80114fa:	d004      	beq.n	8011506 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80114fc:	6878      	ldr	r0, [r7, #4]
 80114fe:	f7fe fabd 	bl	800fa7c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8011502:	2300      	movs	r3, #0
 8011504:	e11a      	b.n	801173c <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8011506:	697b      	ldr	r3, [r7, #20]
 8011508:	781b      	ldrb	r3, [r3, #0]
 801150a:	b29b      	uxth	r3, r3
 801150c:	f003 030f 	and.w	r3, r3, #15
 8011510:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8011512:	897b      	ldrh	r3, [r7, #10]
 8011514:	009b      	lsls	r3, r3, #2
 8011516:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011518:	697b      	ldr	r3, [r7, #20]
 801151a:	885b      	ldrh	r3, [r3, #2]
 801151c:	b29b      	uxth	r3, r3
 801151e:	4618      	mov	r0, r3
 8011520:	f7fd f9d6 	bl	800e8d0 <lwip_htons>
 8011524:	4603      	mov	r3, r0
 8011526:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	891b      	ldrh	r3, [r3, #8]
 801152c:	893a      	ldrh	r2, [r7, #8]
 801152e:	429a      	cmp	r2, r3
 8011530:	d204      	bcs.n	801153c <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8011532:	893b      	ldrh	r3, [r7, #8]
 8011534:	4619      	mov	r1, r3
 8011536:	6878      	ldr	r0, [r7, #4]
 8011538:	f7fe f92c 	bl	800f794 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	895b      	ldrh	r3, [r3, #10]
 8011540:	897a      	ldrh	r2, [r7, #10]
 8011542:	429a      	cmp	r2, r3
 8011544:	d807      	bhi.n	8011556 <ip4_input+0x76>
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	891b      	ldrh	r3, [r3, #8]
 801154a:	893a      	ldrh	r2, [r7, #8]
 801154c:	429a      	cmp	r2, r3
 801154e:	d802      	bhi.n	8011556 <ip4_input+0x76>
 8011550:	897b      	ldrh	r3, [r7, #10]
 8011552:	2b13      	cmp	r3, #19
 8011554:	d804      	bhi.n	8011560 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8011556:	6878      	ldr	r0, [r7, #4]
 8011558:	f7fe fa90 	bl	800fa7c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801155c:	2300      	movs	r3, #0
 801155e:	e0ed      	b.n	801173c <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8011560:	697b      	ldr	r3, [r7, #20]
 8011562:	691b      	ldr	r3, [r3, #16]
 8011564:	4a77      	ldr	r2, [pc, #476]	; (8011744 <ip4_input+0x264>)
 8011566:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011568:	697b      	ldr	r3, [r7, #20]
 801156a:	68db      	ldr	r3, [r3, #12]
 801156c:	4a75      	ldr	r2, [pc, #468]	; (8011744 <ip4_input+0x264>)
 801156e:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011570:	4b74      	ldr	r3, [pc, #464]	; (8011744 <ip4_input+0x264>)
 8011572:	695b      	ldr	r3, [r3, #20]
 8011574:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011578:	2be0      	cmp	r3, #224	; 0xe0
 801157a:	d112      	bne.n	80115a2 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801157c:	683b      	ldr	r3, [r7, #0]
 801157e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011582:	f003 0301 	and.w	r3, r3, #1
 8011586:	b2db      	uxtb	r3, r3
 8011588:	2b00      	cmp	r3, #0
 801158a:	d007      	beq.n	801159c <ip4_input+0xbc>
 801158c:	683b      	ldr	r3, [r7, #0]
 801158e:	3304      	adds	r3, #4
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d002      	beq.n	801159c <ip4_input+0xbc>
      netif = inp;
 8011596:	683b      	ldr	r3, [r7, #0]
 8011598:	613b      	str	r3, [r7, #16]
 801159a:	e041      	b.n	8011620 <ip4_input+0x140>
    } else {
      netif = NULL;
 801159c:	2300      	movs	r3, #0
 801159e:	613b      	str	r3, [r7, #16]
 80115a0:	e03e      	b.n	8011620 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 80115a2:	2301      	movs	r3, #1
 80115a4:	60fb      	str	r3, [r7, #12]
    netif = inp;
 80115a6:	683b      	ldr	r3, [r7, #0]
 80115a8:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80115aa:	693b      	ldr	r3, [r7, #16]
 80115ac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80115b0:	f003 0301 	and.w	r3, r3, #1
 80115b4:	b2db      	uxtb	r3, r3
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d014      	beq.n	80115e4 <ip4_input+0x104>
 80115ba:	693b      	ldr	r3, [r7, #16]
 80115bc:	3304      	adds	r3, #4
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d00f      	beq.n	80115e4 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80115c4:	4b5f      	ldr	r3, [pc, #380]	; (8011744 <ip4_input+0x264>)
 80115c6:	695a      	ldr	r2, [r3, #20]
 80115c8:	693b      	ldr	r3, [r7, #16]
 80115ca:	3304      	adds	r3, #4
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	429a      	cmp	r2, r3
 80115d0:	d026      	beq.n	8011620 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80115d2:	4b5c      	ldr	r3, [pc, #368]	; (8011744 <ip4_input+0x264>)
 80115d4:	695b      	ldr	r3, [r3, #20]
 80115d6:	6939      	ldr	r1, [r7, #16]
 80115d8:	4618      	mov	r0, r3
 80115da:	f000 f989 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 80115de:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d11d      	bne.n	8011620 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d00d      	beq.n	8011606 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 80115ea:	4b56      	ldr	r3, [pc, #344]	; (8011744 <ip4_input+0x264>)
 80115ec:	695b      	ldr	r3, [r3, #20]
 80115ee:	b2db      	uxtb	r3, r3
 80115f0:	2b7f      	cmp	r3, #127	; 0x7f
 80115f2:	d102      	bne.n	80115fa <ip4_input+0x11a>
          netif = NULL;
 80115f4:	2300      	movs	r3, #0
 80115f6:	613b      	str	r3, [r7, #16]
          break;
 80115f8:	e012      	b.n	8011620 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 80115fa:	2300      	movs	r3, #0
 80115fc:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 80115fe:	4b52      	ldr	r3, [pc, #328]	; (8011748 <ip4_input+0x268>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	613b      	str	r3, [r7, #16]
 8011604:	e002      	b.n	801160c <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8011606:	693b      	ldr	r3, [r7, #16]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 801160c:	693a      	ldr	r2, [r7, #16]
 801160e:	683b      	ldr	r3, [r7, #0]
 8011610:	429a      	cmp	r2, r3
 8011612:	d102      	bne.n	801161a <ip4_input+0x13a>
        netif = netif->next;
 8011614:	693b      	ldr	r3, [r7, #16]
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 801161a:	693b      	ldr	r3, [r7, #16]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d1c4      	bne.n	80115aa <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011620:	4b48      	ldr	r3, [pc, #288]	; (8011744 <ip4_input+0x264>)
 8011622:	691b      	ldr	r3, [r3, #16]
 8011624:	6839      	ldr	r1, [r7, #0]
 8011626:	4618      	mov	r0, r3
 8011628:	f000 f962 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 801162c:	4603      	mov	r3, r0
 801162e:	2b00      	cmp	r3, #0
 8011630:	d105      	bne.n	801163e <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8011632:	4b44      	ldr	r3, [pc, #272]	; (8011744 <ip4_input+0x264>)
 8011634:	691b      	ldr	r3, [r3, #16]
 8011636:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801163a:	2be0      	cmp	r3, #224	; 0xe0
 801163c:	d104      	bne.n	8011648 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801163e:	6878      	ldr	r0, [r7, #4]
 8011640:	f7fe fa1c 	bl	800fa7c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8011644:	2300      	movs	r3, #0
 8011646:	e079      	b.n	801173c <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011648:	693b      	ldr	r3, [r7, #16]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d104      	bne.n	8011658 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801164e:	6878      	ldr	r0, [r7, #4]
 8011650:	f7fe fa14 	bl	800fa7c <pbuf_free>
    return ERR_OK;
 8011654:	2300      	movs	r3, #0
 8011656:	e071      	b.n	801173c <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011658:	697b      	ldr	r3, [r7, #20]
 801165a:	88db      	ldrh	r3, [r3, #6]
 801165c:	b29b      	uxth	r3, r3
 801165e:	461a      	mov	r2, r3
 8011660:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8011664:	4013      	ands	r3, r2
 8011666:	2b00      	cmp	r3, #0
 8011668:	d00b      	beq.n	8011682 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801166a:	6878      	ldr	r0, [r7, #4]
 801166c:	f000 fc84 	bl	8011f78 <ip4_reass>
 8011670:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d101      	bne.n	801167c <ip4_input+0x19c>
      return ERR_OK;
 8011678:	2300      	movs	r3, #0
 801167a:	e05f      	b.n	801173c <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	685b      	ldr	r3, [r3, #4]
 8011680:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8011682:	4a30      	ldr	r2, [pc, #192]	; (8011744 <ip4_input+0x264>)
 8011684:	693b      	ldr	r3, [r7, #16]
 8011686:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8011688:	4a2e      	ldr	r2, [pc, #184]	; (8011744 <ip4_input+0x264>)
 801168a:	683b      	ldr	r3, [r7, #0]
 801168c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801168e:	4a2d      	ldr	r2, [pc, #180]	; (8011744 <ip4_input+0x264>)
 8011690:	697b      	ldr	r3, [r7, #20]
 8011692:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8011694:	697b      	ldr	r3, [r7, #20]
 8011696:	781b      	ldrb	r3, [r3, #0]
 8011698:	b29b      	uxth	r3, r3
 801169a:	f003 030f 	and.w	r3, r3, #15
 801169e:	b29b      	uxth	r3, r3
 80116a0:	009b      	lsls	r3, r3, #2
 80116a2:	b29a      	uxth	r2, r3
 80116a4:	4b27      	ldr	r3, [pc, #156]	; (8011744 <ip4_input+0x264>)
 80116a6:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 80116a8:	897b      	ldrh	r3, [r7, #10]
 80116aa:	425b      	negs	r3, r3
 80116ac:	b29b      	uxth	r3, r3
 80116ae:	b21b      	sxth	r3, r3
 80116b0:	4619      	mov	r1, r3
 80116b2:	6878      	ldr	r0, [r7, #4]
 80116b4:	f7fe f9be 	bl	800fa34 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 80116b8:	697b      	ldr	r3, [r7, #20]
 80116ba:	7a5b      	ldrb	r3, [r3, #9]
 80116bc:	2b01      	cmp	r3, #1
 80116be:	d006      	beq.n	80116ce <ip4_input+0x1ee>
 80116c0:	2b11      	cmp	r3, #17
 80116c2:	d109      	bne.n	80116d8 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 80116c4:	6839      	ldr	r1, [r7, #0]
 80116c6:	6878      	ldr	r0, [r7, #4]
 80116c8:	f7fe fce8 	bl	801009c <udp_input>
      break;
 80116cc:	e023      	b.n	8011716 <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 80116ce:	6839      	ldr	r1, [r7, #0]
 80116d0:	6878      	ldr	r0, [r7, #4]
 80116d2:	f7ff fd0d 	bl	80110f0 <icmp_input>
      break;
 80116d6:	e01e      	b.n	8011716 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80116d8:	4b1a      	ldr	r3, [pc, #104]	; (8011744 <ip4_input+0x264>)
 80116da:	695b      	ldr	r3, [r3, #20]
 80116dc:	6939      	ldr	r1, [r7, #16]
 80116de:	4618      	mov	r0, r3
 80116e0:	f000 f906 	bl	80118f0 <ip4_addr_isbroadcast_u32>
 80116e4:	4603      	mov	r3, r0
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d112      	bne.n	8011710 <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80116ea:	4b16      	ldr	r3, [pc, #88]	; (8011744 <ip4_input+0x264>)
 80116ec:	695b      	ldr	r3, [r3, #20]
 80116ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80116f2:	2be0      	cmp	r3, #224	; 0xe0
 80116f4:	d00c      	beq.n	8011710 <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 80116f6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80116fa:	4619      	mov	r1, r3
 80116fc:	6878      	ldr	r0, [r7, #4]
 80116fe:	f7fe f9ab 	bl	800fa58 <pbuf_header_force>
        p->payload = iphdr;
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	697a      	ldr	r2, [r7, #20]
 8011706:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8011708:	2102      	movs	r1, #2
 801170a:	6878      	ldr	r0, [r7, #4]
 801170c:	f7ff fdf6 	bl	80112fc <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8011710:	6878      	ldr	r0, [r7, #4]
 8011712:	f7fe f9b3 	bl	800fa7c <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8011716:	4b0b      	ldr	r3, [pc, #44]	; (8011744 <ip4_input+0x264>)
 8011718:	2200      	movs	r2, #0
 801171a:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801171c:	4b09      	ldr	r3, [pc, #36]	; (8011744 <ip4_input+0x264>)
 801171e:	2200      	movs	r2, #0
 8011720:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011722:	4b08      	ldr	r3, [pc, #32]	; (8011744 <ip4_input+0x264>)
 8011724:	2200      	movs	r2, #0
 8011726:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8011728:	4b06      	ldr	r3, [pc, #24]	; (8011744 <ip4_input+0x264>)
 801172a:	2200      	movs	r2, #0
 801172c:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801172e:	4b05      	ldr	r3, [pc, #20]	; (8011744 <ip4_input+0x264>)
 8011730:	2200      	movs	r2, #0
 8011732:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8011734:	4b03      	ldr	r3, [pc, #12]	; (8011744 <ip4_input+0x264>)
 8011736:	2200      	movs	r2, #0
 8011738:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801173a:	2300      	movs	r3, #0
}
 801173c:	4618      	mov	r0, r3
 801173e:	3718      	adds	r7, #24
 8011740:	46bd      	mov	sp, r7
 8011742:	bd80      	pop	{r7, pc}
 8011744:	200046c0 	.word	0x200046c0
 8011748:	200076ec 	.word	0x200076ec

0801174c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 801174c:	b580      	push	{r7, lr}
 801174e:	b08a      	sub	sp, #40	; 0x28
 8011750:	af04      	add	r7, sp, #16
 8011752:	60f8      	str	r0, [r7, #12]
 8011754:	60b9      	str	r1, [r7, #8]
 8011756:	607a      	str	r2, [r7, #4]
 8011758:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801175a:	68bb      	ldr	r3, [r7, #8]
 801175c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d009      	beq.n	8011778 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8011764:	68bb      	ldr	r3, [r7, #8]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d003      	beq.n	8011772 <ip4_output_if+0x26>
 801176a:	68bb      	ldr	r3, [r7, #8]
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	2b00      	cmp	r3, #0
 8011770:	d102      	bne.n	8011778 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8011772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011774:	3304      	adds	r3, #4
 8011776:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8011778:	78fa      	ldrb	r2, [r7, #3]
 801177a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801177c:	9302      	str	r3, [sp, #8]
 801177e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8011782:	9301      	str	r3, [sp, #4]
 8011784:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011788:	9300      	str	r3, [sp, #0]
 801178a:	4613      	mov	r3, r2
 801178c:	687a      	ldr	r2, [r7, #4]
 801178e:	6979      	ldr	r1, [r7, #20]
 8011790:	68f8      	ldr	r0, [r7, #12]
 8011792:	f000 f805 	bl	80117a0 <ip4_output_if_src>
 8011796:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8011798:	4618      	mov	r0, r3
 801179a:	3718      	adds	r7, #24
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}

080117a0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 80117a0:	b580      	push	{r7, lr}
 80117a2:	b088      	sub	sp, #32
 80117a4:	af00      	add	r7, sp, #0
 80117a6:	60f8      	str	r0, [r7, #12]
 80117a8:	60b9      	str	r1, [r7, #8]
 80117aa:	607a      	str	r2, [r7, #4]
 80117ac:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	89db      	ldrh	r3, [r3, #14]
 80117b2:	2b01      	cmp	r3, #1
 80117b4:	d006      	beq.n	80117c4 <ip4_output_if_src+0x24>
 80117b6:	4b48      	ldr	r3, [pc, #288]	; (80118d8 <ip4_output_if_src+0x138>)
 80117b8:	f240 3233 	movw	r2, #819	; 0x333
 80117bc:	4947      	ldr	r1, [pc, #284]	; (80118dc <ip4_output_if_src+0x13c>)
 80117be:	4848      	ldr	r0, [pc, #288]	; (80118e0 <ip4_output_if_src+0x140>)
 80117c0:	f002 fb60 	bl	8013e84 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d060      	beq.n	801188c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80117ca:	2314      	movs	r3, #20
 80117cc:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 80117ce:	2114      	movs	r1, #20
 80117d0:	68f8      	ldr	r0, [r7, #12]
 80117d2:	f7fe f92f 	bl	800fa34 <pbuf_header>
 80117d6:	4603      	mov	r3, r0
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d002      	beq.n	80117e2 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80117dc:	f06f 0301 	mvn.w	r3, #1
 80117e0:	e075      	b.n	80118ce <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	685b      	ldr	r3, [r3, #4]
 80117e6:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	895b      	ldrh	r3, [r3, #10]
 80117ec:	2b13      	cmp	r3, #19
 80117ee:	d806      	bhi.n	80117fe <ip4_output_if_src+0x5e>
 80117f0:	4b39      	ldr	r3, [pc, #228]	; (80118d8 <ip4_output_if_src+0x138>)
 80117f2:	f240 3261 	movw	r2, #865	; 0x361
 80117f6:	493b      	ldr	r1, [pc, #236]	; (80118e4 <ip4_output_if_src+0x144>)
 80117f8:	4839      	ldr	r0, [pc, #228]	; (80118e0 <ip4_output_if_src+0x140>)
 80117fa:	f002 fb43 	bl	8013e84 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80117fe:	69fb      	ldr	r3, [r7, #28]
 8011800:	78fa      	ldrb	r2, [r7, #3]
 8011802:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011804:	69fb      	ldr	r3, [r7, #28]
 8011806:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801180a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	681a      	ldr	r2, [r3, #0]
 8011810:	69fb      	ldr	r3, [r7, #28]
 8011812:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8011814:	8b7b      	ldrh	r3, [r7, #26]
 8011816:	089b      	lsrs	r3, r3, #2
 8011818:	b29b      	uxth	r3, r3
 801181a:	b2db      	uxtb	r3, r3
 801181c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011820:	b2da      	uxtb	r2, r3
 8011822:	69fb      	ldr	r3, [r7, #28]
 8011824:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8011826:	69fb      	ldr	r3, [r7, #28]
 8011828:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801182c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	891b      	ldrh	r3, [r3, #8]
 8011832:	4618      	mov	r0, r3
 8011834:	f7fd f84c 	bl	800e8d0 <lwip_htons>
 8011838:	4603      	mov	r3, r0
 801183a:	461a      	mov	r2, r3
 801183c:	69fb      	ldr	r3, [r7, #28]
 801183e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8011840:	69fb      	ldr	r3, [r7, #28]
 8011842:	2200      	movs	r2, #0
 8011844:	719a      	strb	r2, [r3, #6]
 8011846:	2200      	movs	r2, #0
 8011848:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801184a:	4b27      	ldr	r3, [pc, #156]	; (80118e8 <ip4_output_if_src+0x148>)
 801184c:	881b      	ldrh	r3, [r3, #0]
 801184e:	4618      	mov	r0, r3
 8011850:	f7fd f83e 	bl	800e8d0 <lwip_htons>
 8011854:	4603      	mov	r3, r0
 8011856:	461a      	mov	r2, r3
 8011858:	69fb      	ldr	r3, [r7, #28]
 801185a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801185c:	4b22      	ldr	r3, [pc, #136]	; (80118e8 <ip4_output_if_src+0x148>)
 801185e:	881b      	ldrh	r3, [r3, #0]
 8011860:	3301      	adds	r3, #1
 8011862:	b29a      	uxth	r2, r3
 8011864:	4b20      	ldr	r3, [pc, #128]	; (80118e8 <ip4_output_if_src+0x148>)
 8011866:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8011868:	68bb      	ldr	r3, [r7, #8]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d104      	bne.n	8011878 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801186e:	4b1f      	ldr	r3, [pc, #124]	; (80118ec <ip4_output_if_src+0x14c>)
 8011870:	681a      	ldr	r2, [r3, #0]
 8011872:	69fb      	ldr	r3, [r7, #28]
 8011874:	60da      	str	r2, [r3, #12]
 8011876:	e003      	b.n	8011880 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8011878:	68bb      	ldr	r3, [r7, #8]
 801187a:	681a      	ldr	r2, [r3, #0]
 801187c:	69fb      	ldr	r3, [r7, #28]
 801187e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8011880:	69fb      	ldr	r3, [r7, #28]
 8011882:	2200      	movs	r2, #0
 8011884:	729a      	strb	r2, [r3, #10]
 8011886:	2200      	movs	r2, #0
 8011888:	72da      	strb	r2, [r3, #11]
 801188a:	e008      	b.n	801189e <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 801188c:	68fb      	ldr	r3, [r7, #12]
 801188e:	685b      	ldr	r3, [r3, #4]
 8011890:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011892:	69fb      	ldr	r3, [r7, #28]
 8011894:	691b      	ldr	r3, [r3, #16]
 8011896:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8011898:	f107 0314 	add.w	r3, r7, #20
 801189c:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801189e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d00c      	beq.n	80118c0 <ip4_output_if_src+0x120>
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	891a      	ldrh	r2, [r3, #8]
 80118aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80118ae:	429a      	cmp	r2, r3
 80118b0:	d906      	bls.n	80118c0 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 80118b2:	687a      	ldr	r2, [r7, #4]
 80118b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80118b6:	68f8      	ldr	r0, [r7, #12]
 80118b8:	f000 fd08 	bl	80122cc <ip4_frag>
 80118bc:	4603      	mov	r3, r0
 80118be:	e006      	b.n	80118ce <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80118c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118c2:	695b      	ldr	r3, [r3, #20]
 80118c4:	687a      	ldr	r2, [r7, #4]
 80118c6:	68f9      	ldr	r1, [r7, #12]
 80118c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80118ca:	4798      	blx	r3
 80118cc:	4603      	mov	r3, r0
}
 80118ce:	4618      	mov	r0, r3
 80118d0:	3720      	adds	r7, #32
 80118d2:	46bd      	mov	sp, r7
 80118d4:	bd80      	pop	{r7, pc}
 80118d6:	bf00      	nop
 80118d8:	08016d78 	.word	0x08016d78
 80118dc:	08016dac 	.word	0x08016dac
 80118e0:	08016db8 	.word	0x08016db8
 80118e4:	08016de0 	.word	0x08016de0
 80118e8:	20000596 	.word	0x20000596
 80118ec:	080171b8 	.word	0x080171b8

080118f0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80118f0:	b480      	push	{r7}
 80118f2:	b085      	sub	sp, #20
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
 80118f8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011904:	d002      	beq.n	801190c <ip4_addr_isbroadcast_u32+0x1c>
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d101      	bne.n	8011910 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801190c:	2301      	movs	r3, #1
 801190e:	e02a      	b.n	8011966 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011910:	683b      	ldr	r3, [r7, #0]
 8011912:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011916:	f003 0302 	and.w	r3, r3, #2
 801191a:	2b00      	cmp	r3, #0
 801191c:	d101      	bne.n	8011922 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801191e:	2300      	movs	r3, #0
 8011920:	e021      	b.n	8011966 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	3304      	adds	r3, #4
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	687a      	ldr	r2, [r7, #4]
 801192a:	429a      	cmp	r2, r3
 801192c:	d101      	bne.n	8011932 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801192e:	2300      	movs	r3, #0
 8011930:	e019      	b.n	8011966 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8011932:	68fa      	ldr	r2, [r7, #12]
 8011934:	683b      	ldr	r3, [r7, #0]
 8011936:	3304      	adds	r3, #4
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	405a      	eors	r2, r3
 801193c:	683b      	ldr	r3, [r7, #0]
 801193e:	3308      	adds	r3, #8
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	4013      	ands	r3, r2
 8011944:	2b00      	cmp	r3, #0
 8011946:	d10d      	bne.n	8011964 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	3308      	adds	r3, #8
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	43da      	mvns	r2, r3
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8011954:	683b      	ldr	r3, [r7, #0]
 8011956:	3308      	adds	r3, #8
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801195c:	429a      	cmp	r2, r3
 801195e:	d101      	bne.n	8011964 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8011960:	2301      	movs	r3, #1
 8011962:	e000      	b.n	8011966 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8011964:	2300      	movs	r3, #0
  }
}
 8011966:	4618      	mov	r0, r3
 8011968:	3714      	adds	r7, #20
 801196a:	46bd      	mov	sp, r7
 801196c:	bc80      	pop	{r7}
 801196e:	4770      	bx	lr

08011970 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8011970:	b580      	push	{r7, lr}
 8011972:	b084      	sub	sp, #16
 8011974:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8011976:	2300      	movs	r3, #0
 8011978:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801197a:	4b12      	ldr	r3, [pc, #72]	; (80119c4 <ip_reass_tmr+0x54>)
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8011980:	e018      	b.n	80119b4 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	7fdb      	ldrb	r3, [r3, #31]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d00b      	beq.n	80119a2 <ip_reass_tmr+0x32>
      r->timer--;
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	7fdb      	ldrb	r3, [r3, #31]
 801198e:	3b01      	subs	r3, #1
 8011990:	b2da      	uxtb	r2, r3
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 8011996:	68fb      	ldr	r3, [r7, #12]
 8011998:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	60fb      	str	r3, [r7, #12]
 80119a0:	e008      	b.n	80119b4 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80119ac:	68b9      	ldr	r1, [r7, #8]
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f000 f80a 	bl	80119c8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d1e3      	bne.n	8011982 <ip_reass_tmr+0x12>
     }
   }
}
 80119ba:	bf00      	nop
 80119bc:	3710      	adds	r7, #16
 80119be:	46bd      	mov	sp, r7
 80119c0:	bd80      	pop	{r7, pc}
 80119c2:	bf00      	nop
 80119c4:	20000598 	.word	0x20000598

080119c8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b088      	sub	sp, #32
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	6078      	str	r0, [r7, #4]
 80119d0:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80119d2:	2300      	movs	r3, #0
 80119d4:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80119d6:	683a      	ldr	r2, [r7, #0]
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	429a      	cmp	r2, r3
 80119dc:	d105      	bne.n	80119ea <ip_reass_free_complete_datagram+0x22>
 80119de:	4b45      	ldr	r3, [pc, #276]	; (8011af4 <ip_reass_free_complete_datagram+0x12c>)
 80119e0:	22ab      	movs	r2, #171	; 0xab
 80119e2:	4945      	ldr	r1, [pc, #276]	; (8011af8 <ip_reass_free_complete_datagram+0x130>)
 80119e4:	4845      	ldr	r0, [pc, #276]	; (8011afc <ip_reass_free_complete_datagram+0x134>)
 80119e6:	f002 fa4d 	bl	8013e84 <iprintf>
  if (prev != NULL) {
 80119ea:	683b      	ldr	r3, [r7, #0]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d00a      	beq.n	8011a06 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80119f0:	683b      	ldr	r3, [r7, #0]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	687a      	ldr	r2, [r7, #4]
 80119f6:	429a      	cmp	r2, r3
 80119f8:	d005      	beq.n	8011a06 <ip_reass_free_complete_datagram+0x3e>
 80119fa:	4b3e      	ldr	r3, [pc, #248]	; (8011af4 <ip_reass_free_complete_datagram+0x12c>)
 80119fc:	22ad      	movs	r2, #173	; 0xad
 80119fe:	4940      	ldr	r1, [pc, #256]	; (8011b00 <ip_reass_free_complete_datagram+0x138>)
 8011a00:	483e      	ldr	r0, [pc, #248]	; (8011afc <ip_reass_free_complete_datagram+0x134>)
 8011a02:	f002 fa3f 	bl	8013e84 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	685b      	ldr	r3, [r3, #4]
 8011a0a:	685b      	ldr	r3, [r3, #4]
 8011a0c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	889b      	ldrh	r3, [r3, #4]
 8011a12:	b29b      	uxth	r3, r3
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d12a      	bne.n	8011a6e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	685b      	ldr	r3, [r3, #4]
 8011a1c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8011a1e:	697b      	ldr	r3, [r7, #20]
 8011a20:	681a      	ldr	r2, [r3, #0]
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8011a26:	69bb      	ldr	r3, [r7, #24]
 8011a28:	6858      	ldr	r0, [r3, #4]
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	3308      	adds	r3, #8
 8011a2e:	2214      	movs	r2, #20
 8011a30:	4619      	mov	r1, r3
 8011a32:	f001 fd1e 	bl	8013472 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8011a36:	2101      	movs	r1, #1
 8011a38:	69b8      	ldr	r0, [r7, #24]
 8011a3a:	f7ff fc6f 	bl	801131c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8011a3e:	69b8      	ldr	r0, [r7, #24]
 8011a40:	f7fe f8b0 	bl	800fba4 <pbuf_clen>
 8011a44:	4603      	mov	r3, r0
 8011a46:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011a48:	8bfa      	ldrh	r2, [r7, #30]
 8011a4a:	8a7b      	ldrh	r3, [r7, #18]
 8011a4c:	4413      	add	r3, r2
 8011a4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011a52:	db05      	blt.n	8011a60 <ip_reass_free_complete_datagram+0x98>
 8011a54:	4b27      	ldr	r3, [pc, #156]	; (8011af4 <ip_reass_free_complete_datagram+0x12c>)
 8011a56:	22bc      	movs	r2, #188	; 0xbc
 8011a58:	492a      	ldr	r1, [pc, #168]	; (8011b04 <ip_reass_free_complete_datagram+0x13c>)
 8011a5a:	4828      	ldr	r0, [pc, #160]	; (8011afc <ip_reass_free_complete_datagram+0x134>)
 8011a5c:	f002 fa12 	bl	8013e84 <iprintf>
    pbufs_freed += clen;
 8011a60:	8bfa      	ldrh	r2, [r7, #30]
 8011a62:	8a7b      	ldrh	r3, [r7, #18]
 8011a64:	4413      	add	r3, r2
 8011a66:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8011a68:	69b8      	ldr	r0, [r7, #24]
 8011a6a:	f7fe f807 	bl	800fa7c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	685b      	ldr	r3, [r3, #4]
 8011a72:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8011a74:	e01f      	b.n	8011ab6 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8011a76:	69bb      	ldr	r3, [r7, #24]
 8011a78:	685b      	ldr	r3, [r3, #4]
 8011a7a:	617b      	str	r3, [r7, #20]
    pcur = p;
 8011a7c:	69bb      	ldr	r3, [r7, #24]
 8011a7e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8011a80:	697b      	ldr	r3, [r7, #20]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8011a86:	68f8      	ldr	r0, [r7, #12]
 8011a88:	f7fe f88c 	bl	800fba4 <pbuf_clen>
 8011a8c:	4603      	mov	r3, r0
 8011a8e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011a90:	8bfa      	ldrh	r2, [r7, #30]
 8011a92:	8a7b      	ldrh	r3, [r7, #18]
 8011a94:	4413      	add	r3, r2
 8011a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011a9a:	db05      	blt.n	8011aa8 <ip_reass_free_complete_datagram+0xe0>
 8011a9c:	4b15      	ldr	r3, [pc, #84]	; (8011af4 <ip_reass_free_complete_datagram+0x12c>)
 8011a9e:	22cc      	movs	r2, #204	; 0xcc
 8011aa0:	4918      	ldr	r1, [pc, #96]	; (8011b04 <ip_reass_free_complete_datagram+0x13c>)
 8011aa2:	4816      	ldr	r0, [pc, #88]	; (8011afc <ip_reass_free_complete_datagram+0x134>)
 8011aa4:	f002 f9ee 	bl	8013e84 <iprintf>
    pbufs_freed += clen;
 8011aa8:	8bfa      	ldrh	r2, [r7, #30]
 8011aaa:	8a7b      	ldrh	r3, [r7, #18]
 8011aac:	4413      	add	r3, r2
 8011aae:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8011ab0:	68f8      	ldr	r0, [r7, #12]
 8011ab2:	f7fd ffe3 	bl	800fa7c <pbuf_free>
  while (p != NULL) {
 8011ab6:	69bb      	ldr	r3, [r7, #24]
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d1dc      	bne.n	8011a76 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8011abc:	6839      	ldr	r1, [r7, #0]
 8011abe:	6878      	ldr	r0, [r7, #4]
 8011ac0:	f000 f8c2 	bl	8011c48 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 8011ac4:	4b10      	ldr	r3, [pc, #64]	; (8011b08 <ip_reass_free_complete_datagram+0x140>)
 8011ac6:	881b      	ldrh	r3, [r3, #0]
 8011ac8:	8bfa      	ldrh	r2, [r7, #30]
 8011aca:	429a      	cmp	r2, r3
 8011acc:	d905      	bls.n	8011ada <ip_reass_free_complete_datagram+0x112>
 8011ace:	4b09      	ldr	r3, [pc, #36]	; (8011af4 <ip_reass_free_complete_datagram+0x12c>)
 8011ad0:	22d2      	movs	r2, #210	; 0xd2
 8011ad2:	490e      	ldr	r1, [pc, #56]	; (8011b0c <ip_reass_free_complete_datagram+0x144>)
 8011ad4:	4809      	ldr	r0, [pc, #36]	; (8011afc <ip_reass_free_complete_datagram+0x134>)
 8011ad6:	f002 f9d5 	bl	8013e84 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 8011ada:	4b0b      	ldr	r3, [pc, #44]	; (8011b08 <ip_reass_free_complete_datagram+0x140>)
 8011adc:	881a      	ldrh	r2, [r3, #0]
 8011ade:	8bfb      	ldrh	r3, [r7, #30]
 8011ae0:	1ad3      	subs	r3, r2, r3
 8011ae2:	b29a      	uxth	r2, r3
 8011ae4:	4b08      	ldr	r3, [pc, #32]	; (8011b08 <ip_reass_free_complete_datagram+0x140>)
 8011ae6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8011ae8:	8bfb      	ldrh	r3, [r7, #30]
}
 8011aea:	4618      	mov	r0, r3
 8011aec:	3720      	adds	r7, #32
 8011aee:	46bd      	mov	sp, r7
 8011af0:	bd80      	pop	{r7, pc}
 8011af2:	bf00      	nop
 8011af4:	08016e10 	.word	0x08016e10
 8011af8:	08016e4c 	.word	0x08016e4c
 8011afc:	08016e58 	.word	0x08016e58
 8011b00:	08016e80 	.word	0x08016e80
 8011b04:	08016e94 	.word	0x08016e94
 8011b08:	2000059c 	.word	0x2000059c
 8011b0c:	08016eb4 	.word	0x08016eb4

08011b10 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8011b10:	b580      	push	{r7, lr}
 8011b12:	b08a      	sub	sp, #40	; 0x28
 8011b14:	af00      	add	r7, sp, #0
 8011b16:	6078      	str	r0, [r7, #4]
 8011b18:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8011b1e:	2300      	movs	r3, #0
 8011b20:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8011b22:	2300      	movs	r3, #0
 8011b24:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8011b26:	2300      	movs	r3, #0
 8011b28:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8011b2a:	2300      	movs	r3, #0
 8011b2c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8011b2e:	4b28      	ldr	r3, [pc, #160]	; (8011bd0 <ip_reass_remove_oldest_datagram+0xc0>)
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8011b34:	e030      	b.n	8011b98 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8011b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b38:	695a      	ldr	r2, [r3, #20]
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	68db      	ldr	r3, [r3, #12]
 8011b3e:	429a      	cmp	r2, r3
 8011b40:	d10c      	bne.n	8011b5c <ip_reass_remove_oldest_datagram+0x4c>
 8011b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b44:	699a      	ldr	r2, [r3, #24]
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	691b      	ldr	r3, [r3, #16]
 8011b4a:	429a      	cmp	r2, r3
 8011b4c:	d106      	bne.n	8011b5c <ip_reass_remove_oldest_datagram+0x4c>
 8011b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b50:	899a      	ldrh	r2, [r3, #12]
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	889b      	ldrh	r3, [r3, #4]
 8011b56:	b29b      	uxth	r3, r3
 8011b58:	429a      	cmp	r2, r3
 8011b5a:	d014      	beq.n	8011b86 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8011b5c:	693b      	ldr	r3, [r7, #16]
 8011b5e:	3301      	adds	r3, #1
 8011b60:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8011b62:	6a3b      	ldr	r3, [r7, #32]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d104      	bne.n	8011b72 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8011b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b6a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8011b6c:	69fb      	ldr	r3, [r7, #28]
 8011b6e:	61bb      	str	r3, [r7, #24]
 8011b70:	e009      	b.n	8011b86 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8011b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b74:	7fda      	ldrb	r2, [r3, #31]
 8011b76:	6a3b      	ldr	r3, [r7, #32]
 8011b78:	7fdb      	ldrb	r3, [r3, #31]
 8011b7a:	429a      	cmp	r2, r3
 8011b7c:	d803      	bhi.n	8011b86 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8011b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b80:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8011b82:	69fb      	ldr	r3, [r7, #28]
 8011b84:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8011b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d001      	beq.n	8011b92 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8011b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b90:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8011b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8011b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d1cb      	bne.n	8011b36 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8011b9e:	6a3b      	ldr	r3, [r7, #32]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d008      	beq.n	8011bb6 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8011ba4:	69b9      	ldr	r1, [r7, #24]
 8011ba6:	6a38      	ldr	r0, [r7, #32]
 8011ba8:	f7ff ff0e 	bl	80119c8 <ip_reass_free_complete_datagram>
 8011bac:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8011bae:	697a      	ldr	r2, [r7, #20]
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	4413      	add	r3, r2
 8011bb4:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8011bb6:	697a      	ldr	r2, [r7, #20]
 8011bb8:	683b      	ldr	r3, [r7, #0]
 8011bba:	429a      	cmp	r2, r3
 8011bbc:	da02      	bge.n	8011bc4 <ip_reass_remove_oldest_datagram+0xb4>
 8011bbe:	693b      	ldr	r3, [r7, #16]
 8011bc0:	2b01      	cmp	r3, #1
 8011bc2:	dcac      	bgt.n	8011b1e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8011bc4:	697b      	ldr	r3, [r7, #20]
}
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	3728      	adds	r7, #40	; 0x28
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	bd80      	pop	{r7, pc}
 8011bce:	bf00      	nop
 8011bd0:	20000598 	.word	0x20000598

08011bd4 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b084      	sub	sp, #16
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
 8011bdc:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011bde:	2001      	movs	r0, #1
 8011be0:	f7fd fa04 	bl	800efec <memp_malloc>
 8011be4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d110      	bne.n	8011c0e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011bec:	6839      	ldr	r1, [r7, #0]
 8011bee:	6878      	ldr	r0, [r7, #4]
 8011bf0:	f7ff ff8e 	bl	8011b10 <ip_reass_remove_oldest_datagram>
 8011bf4:	4602      	mov	r2, r0
 8011bf6:	683b      	ldr	r3, [r7, #0]
 8011bf8:	4293      	cmp	r3, r2
 8011bfa:	dc03      	bgt.n	8011c04 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011bfc:	2001      	movs	r0, #1
 8011bfe:	f7fd f9f5 	bl	800efec <memp_malloc>
 8011c02:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d101      	bne.n	8011c0e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	e016      	b.n	8011c3c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011c0e:	2220      	movs	r2, #32
 8011c10:	2100      	movs	r1, #0
 8011c12:	68f8      	ldr	r0, [r7, #12]
 8011c14:	f001 fc38 	bl	8013488 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	2203      	movs	r2, #3
 8011c1c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8011c1e:	4b09      	ldr	r3, [pc, #36]	; (8011c44 <ip_reass_enqueue_new_datagram+0x70>)
 8011c20:	681a      	ldr	r2, [r3, #0]
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8011c26:	4a07      	ldr	r2, [pc, #28]	; (8011c44 <ip_reass_enqueue_new_datagram+0x70>)
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	3308      	adds	r3, #8
 8011c30:	2214      	movs	r2, #20
 8011c32:	6879      	ldr	r1, [r7, #4]
 8011c34:	4618      	mov	r0, r3
 8011c36:	f001 fc1c 	bl	8013472 <memcpy>
  return ipr;
 8011c3a:	68fb      	ldr	r3, [r7, #12]
}
 8011c3c:	4618      	mov	r0, r3
 8011c3e:	3710      	adds	r7, #16
 8011c40:	46bd      	mov	sp, r7
 8011c42:	bd80      	pop	{r7, pc}
 8011c44:	20000598 	.word	0x20000598

08011c48 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011c48:	b580      	push	{r7, lr}
 8011c4a:	b082      	sub	sp, #8
 8011c4c:	af00      	add	r7, sp, #0
 8011c4e:	6078      	str	r0, [r7, #4]
 8011c50:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8011c52:	4b10      	ldr	r3, [pc, #64]	; (8011c94 <ip_reass_dequeue_datagram+0x4c>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	687a      	ldr	r2, [r7, #4]
 8011c58:	429a      	cmp	r2, r3
 8011c5a:	d104      	bne.n	8011c66 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	4a0c      	ldr	r2, [pc, #48]	; (8011c94 <ip_reass_dequeue_datagram+0x4c>)
 8011c62:	6013      	str	r3, [r2, #0]
 8011c64:	e00d      	b.n	8011c82 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011c66:	683b      	ldr	r3, [r7, #0]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d106      	bne.n	8011c7a <ip_reass_dequeue_datagram+0x32>
 8011c6c:	4b0a      	ldr	r3, [pc, #40]	; (8011c98 <ip_reass_dequeue_datagram+0x50>)
 8011c6e:	f240 1245 	movw	r2, #325	; 0x145
 8011c72:	490a      	ldr	r1, [pc, #40]	; (8011c9c <ip_reass_dequeue_datagram+0x54>)
 8011c74:	480a      	ldr	r0, [pc, #40]	; (8011ca0 <ip_reass_dequeue_datagram+0x58>)
 8011c76:	f002 f905 	bl	8013e84 <iprintf>
    prev->next = ipr->next;
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	681a      	ldr	r2, [r3, #0]
 8011c7e:	683b      	ldr	r3, [r7, #0]
 8011c80:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8011c82:	6879      	ldr	r1, [r7, #4]
 8011c84:	2001      	movs	r0, #1
 8011c86:	f7fd f9fd 	bl	800f084 <memp_free>
}
 8011c8a:	bf00      	nop
 8011c8c:	3708      	adds	r7, #8
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	bd80      	pop	{r7, pc}
 8011c92:	bf00      	nop
 8011c94:	20000598 	.word	0x20000598
 8011c98:	08016e10 	.word	0x08016e10
 8011c9c:	08016ed0 	.word	0x08016ed0
 8011ca0:	08016e58 	.word	0x08016e58

08011ca4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8011ca4:	b580      	push	{r7, lr}
 8011ca6:	b08c      	sub	sp, #48	; 0x30
 8011ca8:	af00      	add	r7, sp, #0
 8011caa:	60f8      	str	r0, [r7, #12]
 8011cac:	60b9      	str	r1, [r7, #8]
 8011cae:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8011cb4:	2301      	movs	r3, #1
 8011cb6:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	685b      	ldr	r3, [r3, #4]
 8011cbc:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8011cbe:	69fb      	ldr	r3, [r7, #28]
 8011cc0:	885b      	ldrh	r3, [r3, #2]
 8011cc2:	b29b      	uxth	r3, r3
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	f7fc fe03 	bl	800e8d0 <lwip_htons>
 8011cca:	4603      	mov	r3, r0
 8011ccc:	461a      	mov	r2, r3
 8011cce:	69fb      	ldr	r3, [r7, #28]
 8011cd0:	781b      	ldrb	r3, [r3, #0]
 8011cd2:	b29b      	uxth	r3, r3
 8011cd4:	f003 030f 	and.w	r3, r3, #15
 8011cd8:	b29b      	uxth	r3, r3
 8011cda:	009b      	lsls	r3, r3, #2
 8011cdc:	b29b      	uxth	r3, r3
 8011cde:	1ad3      	subs	r3, r2, r3
 8011ce0:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8011ce2:	69fb      	ldr	r3, [r7, #28]
 8011ce4:	88db      	ldrh	r3, [r3, #6]
 8011ce6:	b29b      	uxth	r3, r3
 8011ce8:	4618      	mov	r0, r3
 8011cea:	f7fc fdf1 	bl	800e8d0 <lwip_htons>
 8011cee:	4603      	mov	r3, r0
 8011cf0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011cf4:	b29b      	uxth	r3, r3
 8011cf6:	00db      	lsls	r3, r3, #3
 8011cf8:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	685b      	ldr	r3, [r3, #4]
 8011cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8011d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d02:	2200      	movs	r2, #0
 8011d04:	701a      	strb	r2, [r3, #0]
 8011d06:	2200      	movs	r2, #0
 8011d08:	705a      	strb	r2, [r3, #1]
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	709a      	strb	r2, [r3, #2]
 8011d0e:	2200      	movs	r2, #0
 8011d10:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8011d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d14:	8b3a      	ldrh	r2, [r7, #24]
 8011d16:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8011d18:	8b3a      	ldrh	r2, [r7, #24]
 8011d1a:	8b7b      	ldrh	r3, [r7, #26]
 8011d1c:	4413      	add	r3, r2
 8011d1e:	b29a      	uxth	r2, r3
 8011d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d22:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	685b      	ldr	r3, [r3, #4]
 8011d28:	627b      	str	r3, [r7, #36]	; 0x24
 8011d2a:	e061      	b.n	8011df0 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8011d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d2e:	685b      	ldr	r3, [r3, #4]
 8011d30:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 8011d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d34:	889b      	ldrh	r3, [r3, #4]
 8011d36:	b29a      	uxth	r2, r3
 8011d38:	697b      	ldr	r3, [r7, #20]
 8011d3a:	889b      	ldrh	r3, [r3, #4]
 8011d3c:	b29b      	uxth	r3, r3
 8011d3e:	429a      	cmp	r2, r3
 8011d40:	d232      	bcs.n	8011da8 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8011d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011d46:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8011d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d01f      	beq.n	8011d8e <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8011d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d50:	889b      	ldrh	r3, [r3, #4]
 8011d52:	b29a      	uxth	r2, r3
 8011d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d56:	88db      	ldrh	r3, [r3, #6]
 8011d58:	b29b      	uxth	r3, r3
 8011d5a:	429a      	cmp	r2, r3
 8011d5c:	f0c0 80e3 	bcc.w	8011f26 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 8011d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d62:	88db      	ldrh	r3, [r3, #6]
 8011d64:	b29a      	uxth	r2, r3
 8011d66:	697b      	ldr	r3, [r7, #20]
 8011d68:	889b      	ldrh	r3, [r3, #4]
 8011d6a:	b29b      	uxth	r3, r3
 8011d6c:	429a      	cmp	r2, r3
 8011d6e:	f200 80da 	bhi.w	8011f26 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8011d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d74:	68ba      	ldr	r2, [r7, #8]
 8011d76:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8011d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d7a:	88db      	ldrh	r3, [r3, #6]
 8011d7c:	b29a      	uxth	r2, r3
 8011d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d80:	889b      	ldrh	r3, [r3, #4]
 8011d82:	b29b      	uxth	r3, r3
 8011d84:	429a      	cmp	r2, r3
 8011d86:	d037      	beq.n	8011df8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8011d88:	2300      	movs	r3, #0
 8011d8a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8011d8c:	e034      	b.n	8011df8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 8011d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d90:	88db      	ldrh	r3, [r3, #6]
 8011d92:	b29a      	uxth	r2, r3
 8011d94:	697b      	ldr	r3, [r7, #20]
 8011d96:	889b      	ldrh	r3, [r3, #4]
 8011d98:	b29b      	uxth	r3, r3
 8011d9a:	429a      	cmp	r2, r3
 8011d9c:	f200 80c5 	bhi.w	8011f2a <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	68ba      	ldr	r2, [r7, #8]
 8011da4:	605a      	str	r2, [r3, #4]
      break;
 8011da6:	e027      	b.n	8011df8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8011da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011daa:	889b      	ldrh	r3, [r3, #4]
 8011dac:	b29a      	uxth	r2, r3
 8011dae:	697b      	ldr	r3, [r7, #20]
 8011db0:	889b      	ldrh	r3, [r3, #4]
 8011db2:	b29b      	uxth	r3, r3
 8011db4:	429a      	cmp	r2, r3
 8011db6:	f000 80ba 	beq.w	8011f2e <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8011dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dbc:	889b      	ldrh	r3, [r3, #4]
 8011dbe:	b29a      	uxth	r2, r3
 8011dc0:	697b      	ldr	r3, [r7, #20]
 8011dc2:	88db      	ldrh	r3, [r3, #6]
 8011dc4:	b29b      	uxth	r3, r3
 8011dc6:	429a      	cmp	r2, r3
 8011dc8:	f0c0 80b3 	bcc.w	8011f32 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8011dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d009      	beq.n	8011de6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8011dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dd4:	88db      	ldrh	r3, [r3, #6]
 8011dd6:	b29a      	uxth	r2, r3
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	889b      	ldrh	r3, [r3, #4]
 8011ddc:	b29b      	uxth	r3, r3
 8011dde:	429a      	cmp	r2, r3
 8011de0:	d001      	beq.n	8011de6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8011de2:	2300      	movs	r3, #0
 8011de4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8011de6:	697b      	ldr	r3, [r7, #20]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8011dec:	697b      	ldr	r3, [r7, #20]
 8011dee:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8011df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d19a      	bne.n	8011d2c <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8011df6:	e000      	b.n	8011dfa <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8011df8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8011dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d12d      	bne.n	8011e5c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8011e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d01c      	beq.n	8011e40 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8011e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e08:	88db      	ldrh	r3, [r3, #6]
 8011e0a:	b29a      	uxth	r2, r3
 8011e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e0e:	889b      	ldrh	r3, [r3, #4]
 8011e10:	b29b      	uxth	r3, r3
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d906      	bls.n	8011e24 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8011e16:	4b51      	ldr	r3, [pc, #324]	; (8011f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011e18:	f240 12ab 	movw	r2, #427	; 0x1ab
 8011e1c:	4950      	ldr	r1, [pc, #320]	; (8011f60 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8011e1e:	4851      	ldr	r0, [pc, #324]	; (8011f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011e20:	f002 f830 	bl	8013e84 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8011e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e26:	68ba      	ldr	r2, [r7, #8]
 8011e28:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8011e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e2c:	88db      	ldrh	r3, [r3, #6]
 8011e2e:	b29a      	uxth	r2, r3
 8011e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e32:	889b      	ldrh	r3, [r3, #4]
 8011e34:	b29b      	uxth	r3, r3
 8011e36:	429a      	cmp	r2, r3
 8011e38:	d010      	beq.n	8011e5c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8011e3a:	2300      	movs	r3, #0
 8011e3c:	623b      	str	r3, [r7, #32]
 8011e3e:	e00d      	b.n	8011e5c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	685b      	ldr	r3, [r3, #4]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d006      	beq.n	8011e56 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8011e48:	4b44      	ldr	r3, [pc, #272]	; (8011f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011e4a:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 8011e4e:	4946      	ldr	r1, [pc, #280]	; (8011f68 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8011e50:	4844      	ldr	r0, [pc, #272]	; (8011f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011e52:	f002 f817 	bl	8013e84 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	68ba      	ldr	r2, [r7, #8]
 8011e5a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d105      	bne.n	8011e6e <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	7f9b      	ldrb	r3, [r3, #30]
 8011e66:	f003 0301 	and.w	r3, r3, #1
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d059      	beq.n	8011f22 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 8011e6e:	6a3b      	ldr	r3, [r7, #32]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d04f      	beq.n	8011f14 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	685b      	ldr	r3, [r3, #4]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d006      	beq.n	8011e8a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	685b      	ldr	r3, [r3, #4]
 8011e80:	685b      	ldr	r3, [r3, #4]
 8011e82:	889b      	ldrh	r3, [r3, #4]
 8011e84:	b29b      	uxth	r3, r3
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d002      	beq.n	8011e90 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	623b      	str	r3, [r7, #32]
 8011e8e:	e041      	b.n	8011f14 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8011e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e92:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8011e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8011e9a:	e012      	b.n	8011ec2 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8011e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e9e:	685b      	ldr	r3, [r3, #4]
 8011ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8011ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ea4:	88db      	ldrh	r3, [r3, #6]
 8011ea6:	b29a      	uxth	r2, r3
 8011ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011eaa:	889b      	ldrh	r3, [r3, #4]
 8011eac:	b29b      	uxth	r3, r3
 8011eae:	429a      	cmp	r2, r3
 8011eb0:	d002      	beq.n	8011eb8 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8011eb2:	2300      	movs	r3, #0
 8011eb4:	623b      	str	r3, [r7, #32]
            break;
 8011eb6:	e007      	b.n	8011ec8 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8011eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011eba:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8011ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8011ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d1e9      	bne.n	8011e9c <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8011ec8:	6a3b      	ldr	r3, [r7, #32]
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d022      	beq.n	8011f14 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8011ece:	68fb      	ldr	r3, [r7, #12]
 8011ed0:	685b      	ldr	r3, [r3, #4]
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d106      	bne.n	8011ee4 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8011ed6:	4b21      	ldr	r3, [pc, #132]	; (8011f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011ed8:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8011edc:	4923      	ldr	r1, [pc, #140]	; (8011f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8011ede:	4821      	ldr	r0, [pc, #132]	; (8011f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011ee0:	f001 ffd0 	bl	8013e84 <iprintf>
          LWIP_ASSERT("sanity check",
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	685b      	ldr	r3, [r3, #4]
 8011ee8:	685b      	ldr	r3, [r3, #4]
 8011eea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011eec:	429a      	cmp	r2, r3
 8011eee:	d106      	bne.n	8011efe <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8011ef0:	4b1a      	ldr	r3, [pc, #104]	; (8011f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011ef2:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8011ef6:	491d      	ldr	r1, [pc, #116]	; (8011f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8011ef8:	481a      	ldr	r0, [pc, #104]	; (8011f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011efa:	f001 ffc3 	bl	8013e84 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8011efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d006      	beq.n	8011f14 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8011f06:	4b15      	ldr	r3, [pc, #84]	; (8011f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8011f08:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8011f0c:	4918      	ldr	r1, [pc, #96]	; (8011f70 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8011f0e:	4815      	ldr	r0, [pc, #84]	; (8011f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8011f10:	f001 ffb8 	bl	8013e84 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8011f14:	6a3b      	ldr	r3, [r7, #32]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	bf14      	ite	ne
 8011f1a:	2301      	movne	r3, #1
 8011f1c:	2300      	moveq	r3, #0
 8011f1e:	b2db      	uxtb	r3, r3
 8011f20:	e018      	b.n	8011f54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8011f22:	2300      	movs	r3, #0
 8011f24:	e016      	b.n	8011f54 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8011f26:	bf00      	nop
 8011f28:	e004      	b.n	8011f34 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8011f2a:	bf00      	nop
 8011f2c:	e002      	b.n	8011f34 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8011f2e:	bf00      	nop
 8011f30:	e000      	b.n	8011f34 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8011f32:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8011f34:	68b8      	ldr	r0, [r7, #8]
 8011f36:	f7fd fe35 	bl	800fba4 <pbuf_clen>
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	461a      	mov	r2, r3
 8011f3e:	4b0d      	ldr	r3, [pc, #52]	; (8011f74 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8011f40:	881b      	ldrh	r3, [r3, #0]
 8011f42:	1a9b      	subs	r3, r3, r2
 8011f44:	b29a      	uxth	r2, r3
 8011f46:	4b0b      	ldr	r3, [pc, #44]	; (8011f74 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8011f48:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 8011f4a:	68b8      	ldr	r0, [r7, #8]
 8011f4c:	f7fd fd96 	bl	800fa7c <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 8011f50:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	3730      	adds	r7, #48	; 0x30
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}
 8011f5c:	08016e10 	.word	0x08016e10
 8011f60:	08016eec 	.word	0x08016eec
 8011f64:	08016e58 	.word	0x08016e58
 8011f68:	08016f0c 	.word	0x08016f0c
 8011f6c:	08016f44 	.word	0x08016f44
 8011f70:	08016f54 	.word	0x08016f54
 8011f74:	2000059c 	.word	0x2000059c

08011f78 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	b08e      	sub	sp, #56	; 0x38
 8011f7c:	af00      	add	r7, sp, #0
 8011f7e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	685b      	ldr	r3, [r3, #4]
 8011f84:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8011f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f88:	781b      	ldrb	r3, [r3, #0]
 8011f8a:	f003 030f 	and.w	r3, r3, #15
 8011f8e:	009b      	lsls	r3, r3, #2
 8011f90:	2b14      	cmp	r3, #20
 8011f92:	f040 8131 	bne.w	80121f8 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8011f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011f98:	88db      	ldrh	r3, [r3, #6]
 8011f9a:	b29b      	uxth	r3, r3
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	f7fc fc97 	bl	800e8d0 <lwip_htons>
 8011fa2:	4603      	mov	r3, r0
 8011fa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011fa8:	b29b      	uxth	r3, r3
 8011faa:	00db      	lsls	r3, r3, #3
 8011fac:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8011fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fb0:	885b      	ldrh	r3, [r3, #2]
 8011fb2:	b29b      	uxth	r3, r3
 8011fb4:	4618      	mov	r0, r3
 8011fb6:	f7fc fc8b 	bl	800e8d0 <lwip_htons>
 8011fba:	4603      	mov	r3, r0
 8011fbc:	461a      	mov	r2, r3
 8011fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fc0:	781b      	ldrb	r3, [r3, #0]
 8011fc2:	b29b      	uxth	r3, r3
 8011fc4:	f003 030f 	and.w	r3, r3, #15
 8011fc8:	b29b      	uxth	r3, r3
 8011fca:	009b      	lsls	r3, r3, #2
 8011fcc:	b29b      	uxth	r3, r3
 8011fce:	1ad3      	subs	r3, r2, r3
 8011fd0:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8011fd2:	6878      	ldr	r0, [r7, #4]
 8011fd4:	f7fd fde6 	bl	800fba4 <pbuf_clen>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011fdc:	4b8d      	ldr	r3, [pc, #564]	; (8012214 <ip4_reass+0x29c>)
 8011fde:	881b      	ldrh	r3, [r3, #0]
 8011fe0:	461a      	mov	r2, r3
 8011fe2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011fe4:	4413      	add	r3, r2
 8011fe6:	2b0a      	cmp	r3, #10
 8011fe8:	dd10      	ble.n	801200c <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011fea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011fec:	4619      	mov	r1, r3
 8011fee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011ff0:	f7ff fd8e 	bl	8011b10 <ip_reass_remove_oldest_datagram>
 8011ff4:	4603      	mov	r3, r0
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	f000 8100 	beq.w	80121fc <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8011ffc:	4b85      	ldr	r3, [pc, #532]	; (8012214 <ip4_reass+0x29c>)
 8011ffe:	881b      	ldrh	r3, [r3, #0]
 8012000:	461a      	mov	r2, r3
 8012002:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012004:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012006:	2b0a      	cmp	r3, #10
 8012008:	f300 80f8 	bgt.w	80121fc <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801200c:	4b82      	ldr	r3, [pc, #520]	; (8012218 <ip4_reass+0x2a0>)
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	633b      	str	r3, [r7, #48]	; 0x30
 8012012:	e015      	b.n	8012040 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012016:	695a      	ldr	r2, [r3, #20]
 8012018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801201a:	68db      	ldr	r3, [r3, #12]
 801201c:	429a      	cmp	r2, r3
 801201e:	d10c      	bne.n	801203a <ip4_reass+0xc2>
 8012020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012022:	699a      	ldr	r2, [r3, #24]
 8012024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012026:	691b      	ldr	r3, [r3, #16]
 8012028:	429a      	cmp	r2, r3
 801202a:	d106      	bne.n	801203a <ip4_reass+0xc2>
 801202c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801202e:	899a      	ldrh	r2, [r3, #12]
 8012030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012032:	889b      	ldrh	r3, [r3, #4]
 8012034:	b29b      	uxth	r3, r3
 8012036:	429a      	cmp	r2, r3
 8012038:	d006      	beq.n	8012048 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801203a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	633b      	str	r3, [r7, #48]	; 0x30
 8012040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012042:	2b00      	cmp	r3, #0
 8012044:	d1e6      	bne.n	8012014 <ip4_reass+0x9c>
 8012046:	e000      	b.n	801204a <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8012048:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801204a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801204c:	2b00      	cmp	r3, #0
 801204e:	d109      	bne.n	8012064 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8012050:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012052:	4619      	mov	r1, r3
 8012054:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012056:	f7ff fdbd 	bl	8011bd4 <ip_reass_enqueue_new_datagram>
 801205a:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801205c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801205e:	2b00      	cmp	r3, #0
 8012060:	d11c      	bne.n	801209c <ip4_reass+0x124>
      goto nullreturn;
 8012062:	e0ce      	b.n	8012202 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012066:	88db      	ldrh	r3, [r3, #6]
 8012068:	b29b      	uxth	r3, r3
 801206a:	4618      	mov	r0, r3
 801206c:	f7fc fc30 	bl	800e8d0 <lwip_htons>
 8012070:	4603      	mov	r3, r0
 8012072:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012076:	2b00      	cmp	r3, #0
 8012078:	d110      	bne.n	801209c <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801207a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801207c:	89db      	ldrh	r3, [r3, #14]
 801207e:	4618      	mov	r0, r3
 8012080:	f7fc fc26 	bl	800e8d0 <lwip_htons>
 8012084:	4603      	mov	r3, r0
 8012086:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801208a:	2b00      	cmp	r3, #0
 801208c:	d006      	beq.n	801209c <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801208e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012090:	3308      	adds	r3, #8
 8012092:	2214      	movs	r2, #20
 8012094:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012096:	4618      	mov	r0, r3
 8012098:	f001 f9eb 	bl	8013472 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801209c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801209e:	88db      	ldrh	r3, [r3, #6]
 80120a0:	b29b      	uxth	r3, r3
 80120a2:	f003 0320 	and.w	r3, r3, #32
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	bf0c      	ite	eq
 80120aa:	2301      	moveq	r3, #1
 80120ac:	2300      	movne	r3, #0
 80120ae:	b2db      	uxtb	r3, r3
 80120b0:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80120b2:	69fb      	ldr	r3, [r7, #28]
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	d00e      	beq.n	80120d6 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 80120b8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80120ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80120bc:	4413      	add	r3, r2
 80120be:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80120c0:	8b7a      	ldrh	r2, [r7, #26]
 80120c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80120c4:	429a      	cmp	r2, r3
 80120c6:	f0c0 8099 	bcc.w	80121fc <ip4_reass+0x284>
 80120ca:	8b7b      	ldrh	r3, [r7, #26]
 80120cc:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80120d0:	4293      	cmp	r3, r2
 80120d2:	f200 8093 	bhi.w	80121fc <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80120d6:	69fa      	ldr	r2, [r7, #28]
 80120d8:	6879      	ldr	r1, [r7, #4]
 80120da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80120dc:	f7ff fde2 	bl	8011ca4 <ip_reass_chain_frag_into_datagram_and_validate>
 80120e0:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80120e2:	697b      	ldr	r3, [r7, #20]
 80120e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120e8:	f000 808a 	beq.w	8012200 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80120ec:	4b49      	ldr	r3, [pc, #292]	; (8012214 <ip4_reass+0x29c>)
 80120ee:	881a      	ldrh	r2, [r3, #0]
 80120f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80120f2:	4413      	add	r3, r2
 80120f4:	b29a      	uxth	r2, r3
 80120f6:	4b47      	ldr	r3, [pc, #284]	; (8012214 <ip4_reass+0x29c>)
 80120f8:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80120fa:	69fb      	ldr	r3, [r7, #28]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d00d      	beq.n	801211c <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8012100:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012102:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012104:	4413      	add	r3, r2
 8012106:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8012108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801210a:	8a7a      	ldrh	r2, [r7, #18]
 801210c:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801210e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012110:	7f9b      	ldrb	r3, [r3, #30]
 8012112:	f043 0301 	orr.w	r3, r3, #1
 8012116:	b2da      	uxtb	r2, r3
 8012118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801211a:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801211c:	697b      	ldr	r3, [r7, #20]
 801211e:	2b01      	cmp	r3, #1
 8012120:	d168      	bne.n	80121f4 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 8012122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012124:	8b9b      	ldrh	r3, [r3, #28]
 8012126:	3314      	adds	r3, #20
 8012128:	b29a      	uxth	r2, r3
 801212a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801212c:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801212e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012130:	685b      	ldr	r3, [r3, #4]
 8012132:	685b      	ldr	r3, [r3, #4]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8012138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801213a:	685b      	ldr	r3, [r3, #4]
 801213c:	685b      	ldr	r3, [r3, #4]
 801213e:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8012140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012142:	3308      	adds	r3, #8
 8012144:	2214      	movs	r2, #20
 8012146:	4619      	mov	r1, r3
 8012148:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801214a:	f001 f992 	bl	8013472 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801214e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012150:	8b9b      	ldrh	r3, [r3, #28]
 8012152:	4618      	mov	r0, r3
 8012154:	f7fc fbbc 	bl	800e8d0 <lwip_htons>
 8012158:	4603      	mov	r3, r0
 801215a:	461a      	mov	r2, r3
 801215c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801215e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8012160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012162:	2200      	movs	r2, #0
 8012164:	719a      	strb	r2, [r3, #6]
 8012166:	2200      	movs	r2, #0
 8012168:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801216c:	2200      	movs	r2, #0
 801216e:	729a      	strb	r2, [r3, #10]
 8012170:	2200      	movs	r2, #0
 8012172:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8012174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012176:	685b      	ldr	r3, [r3, #4]
 8012178:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801217a:	e00e      	b.n	801219a <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 801217c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801217e:	685b      	ldr	r3, [r3, #4]
 8012180:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 8012182:	f06f 0113 	mvn.w	r1, #19
 8012186:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8012188:	f7fd fc54 	bl	800fa34 <pbuf_header>
      pbuf_cat(p, r);
 801218c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801218e:	6878      	ldr	r0, [r7, #4]
 8012190:	f7fd fd40 	bl	800fc14 <pbuf_cat>
      r = iprh->next_pbuf;
 8012194:	68fb      	ldr	r3, [r7, #12]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801219a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801219c:	2b00      	cmp	r3, #0
 801219e:	d1ed      	bne.n	801217c <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80121a0:	4b1d      	ldr	r3, [pc, #116]	; (8012218 <ip4_reass+0x2a0>)
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80121a6:	429a      	cmp	r2, r3
 80121a8:	d102      	bne.n	80121b0 <ip4_reass+0x238>
      ipr_prev = NULL;
 80121aa:	2300      	movs	r3, #0
 80121ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80121ae:	e010      	b.n	80121d2 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80121b0:	4b19      	ldr	r3, [pc, #100]	; (8012218 <ip4_reass+0x2a0>)
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80121b6:	e007      	b.n	80121c8 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 80121b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80121be:	429a      	cmp	r2, r3
 80121c0:	d006      	beq.n	80121d0 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80121c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80121c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d1f4      	bne.n	80121b8 <ip4_reass+0x240>
 80121ce:	e000      	b.n	80121d2 <ip4_reass+0x25a>
          break;
 80121d0:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80121d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80121d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80121d6:	f7ff fd37 	bl	8011c48 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 80121da:	6878      	ldr	r0, [r7, #4]
 80121dc:	f7fd fce2 	bl	800fba4 <pbuf_clen>
 80121e0:	4603      	mov	r3, r0
 80121e2:	461a      	mov	r2, r3
 80121e4:	4b0b      	ldr	r3, [pc, #44]	; (8012214 <ip4_reass+0x29c>)
 80121e6:	881b      	ldrh	r3, [r3, #0]
 80121e8:	1a9b      	subs	r3, r3, r2
 80121ea:	b29a      	uxth	r2, r3
 80121ec:	4b09      	ldr	r3, [pc, #36]	; (8012214 <ip4_reass+0x29c>)
 80121ee:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	e00a      	b.n	801220a <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80121f4:	2300      	movs	r3, #0
 80121f6:	e008      	b.n	801220a <ip4_reass+0x292>
    goto nullreturn;
 80121f8:	bf00      	nop
 80121fa:	e002      	b.n	8012202 <ip4_reass+0x28a>

nullreturn:
 80121fc:	bf00      	nop
 80121fe:	e000      	b.n	8012202 <ip4_reass+0x28a>
    goto nullreturn;
 8012200:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8012202:	6878      	ldr	r0, [r7, #4]
 8012204:	f7fd fc3a 	bl	800fa7c <pbuf_free>
  return NULL;
 8012208:	2300      	movs	r3, #0
}
 801220a:	4618      	mov	r0, r3
 801220c:	3738      	adds	r7, #56	; 0x38
 801220e:	46bd      	mov	sp, r7
 8012210:	bd80      	pop	{r7, pc}
 8012212:	bf00      	nop
 8012214:	2000059c 	.word	0x2000059c
 8012218:	20000598 	.word	0x20000598

0801221c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8012220:	2002      	movs	r0, #2
 8012222:	f7fc fee3 	bl	800efec <memp_malloc>
 8012226:	4603      	mov	r3, r0
}
 8012228:	4618      	mov	r0, r3
 801222a:	bd80      	pop	{r7, pc}

0801222c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 801222c:	b580      	push	{r7, lr}
 801222e:	b082      	sub	sp, #8
 8012230:	af00      	add	r7, sp, #0
 8012232:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	2b00      	cmp	r3, #0
 8012238:	d106      	bne.n	8012248 <ip_frag_free_pbuf_custom_ref+0x1c>
 801223a:	4b07      	ldr	r3, [pc, #28]	; (8012258 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801223c:	f240 22ae 	movw	r2, #686	; 0x2ae
 8012240:	4906      	ldr	r1, [pc, #24]	; (801225c <ip_frag_free_pbuf_custom_ref+0x30>)
 8012242:	4807      	ldr	r0, [pc, #28]	; (8012260 <ip_frag_free_pbuf_custom_ref+0x34>)
 8012244:	f001 fe1e 	bl	8013e84 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8012248:	6879      	ldr	r1, [r7, #4]
 801224a:	2002      	movs	r0, #2
 801224c:	f7fc ff1a 	bl	800f084 <memp_free>
}
 8012250:	bf00      	nop
 8012252:	3708      	adds	r7, #8
 8012254:	46bd      	mov	sp, r7
 8012256:	bd80      	pop	{r7, pc}
 8012258:	08016e10 	.word	0x08016e10
 801225c:	08016f78 	.word	0x08016f78
 8012260:	08016e58 	.word	0x08016e58

08012264 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8012264:	b580      	push	{r7, lr}
 8012266:	b084      	sub	sp, #16
 8012268:	af00      	add	r7, sp, #0
 801226a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d106      	bne.n	8012284 <ipfrag_free_pbuf_custom+0x20>
 8012276:	4b11      	ldr	r3, [pc, #68]	; (80122bc <ipfrag_free_pbuf_custom+0x58>)
 8012278:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 801227c:	4910      	ldr	r1, [pc, #64]	; (80122c0 <ipfrag_free_pbuf_custom+0x5c>)
 801227e:	4811      	ldr	r0, [pc, #68]	; (80122c4 <ipfrag_free_pbuf_custom+0x60>)
 8012280:	f001 fe00 	bl	8013e84 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8012284:	68fa      	ldr	r2, [r7, #12]
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	429a      	cmp	r2, r3
 801228a:	d006      	beq.n	801229a <ipfrag_free_pbuf_custom+0x36>
 801228c:	4b0b      	ldr	r3, [pc, #44]	; (80122bc <ipfrag_free_pbuf_custom+0x58>)
 801228e:	f240 22b9 	movw	r2, #697	; 0x2b9
 8012292:	490d      	ldr	r1, [pc, #52]	; (80122c8 <ipfrag_free_pbuf_custom+0x64>)
 8012294:	480b      	ldr	r0, [pc, #44]	; (80122c4 <ipfrag_free_pbuf_custom+0x60>)
 8012296:	f001 fdf5 	bl	8013e84 <iprintf>
  if (pcr->original != NULL) {
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	695b      	ldr	r3, [r3, #20]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d004      	beq.n	80122ac <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	695b      	ldr	r3, [r3, #20]
 80122a6:	4618      	mov	r0, r3
 80122a8:	f7fd fbe8 	bl	800fa7c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80122ac:	68f8      	ldr	r0, [r7, #12]
 80122ae:	f7ff ffbd 	bl	801222c <ip_frag_free_pbuf_custom_ref>
}
 80122b2:	bf00      	nop
 80122b4:	3710      	adds	r7, #16
 80122b6:	46bd      	mov	sp, r7
 80122b8:	bd80      	pop	{r7, pc}
 80122ba:	bf00      	nop
 80122bc:	08016e10 	.word	0x08016e10
 80122c0:	08016f84 	.word	0x08016f84
 80122c4:	08016e58 	.word	0x08016e58
 80122c8:	08016f90 	.word	0x08016f90

080122cc <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80122cc:	b580      	push	{r7, lr}
 80122ce:	b092      	sub	sp, #72	; 0x48
 80122d0:	af02      	add	r7, sp, #8
 80122d2:	60f8      	str	r0, [r7, #12]
 80122d4:	60b9      	str	r1, [r7, #8]
 80122d6:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80122d8:	2300      	movs	r3, #0
 80122da:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80122e0:	3b14      	subs	r3, #20
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	da00      	bge.n	80122e8 <ip4_frag+0x1c>
 80122e6:	3307      	adds	r3, #7
 80122e8:	10db      	asrs	r3, r3, #3
 80122ea:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80122ec:	2314      	movs	r3, #20
 80122ee:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	685b      	ldr	r3, [r3, #4]
 80122f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 80122f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80122f8:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 80122fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122fc:	781b      	ldrb	r3, [r3, #0]
 80122fe:	f003 030f 	and.w	r3, r3, #15
 8012302:	009b      	lsls	r3, r3, #2
 8012304:	2b14      	cmp	r3, #20
 8012306:	d009      	beq.n	801231c <ip4_frag+0x50>
 8012308:	4b79      	ldr	r3, [pc, #484]	; (80124f0 <ip4_frag+0x224>)
 801230a:	f240 22e1 	movw	r2, #737	; 0x2e1
 801230e:	4979      	ldr	r1, [pc, #484]	; (80124f4 <ip4_frag+0x228>)
 8012310:	4879      	ldr	r0, [pc, #484]	; (80124f8 <ip4_frag+0x22c>)
 8012312:	f001 fdb7 	bl	8013e84 <iprintf>
 8012316:	f06f 0305 	mvn.w	r3, #5
 801231a:	e0e5      	b.n	80124e8 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801231c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801231e:	88db      	ldrh	r3, [r3, #6]
 8012320:	b29b      	uxth	r3, r3
 8012322:	4618      	mov	r0, r3
 8012324:	f7fc fad4 	bl	800e8d0 <lwip_htons>
 8012328:	4603      	mov	r3, r0
 801232a:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 801232c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801232e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012332:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8012334:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012336:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801233a:	2b00      	cmp	r3, #0
 801233c:	d009      	beq.n	8012352 <ip4_frag+0x86>
 801233e:	4b6c      	ldr	r3, [pc, #432]	; (80124f0 <ip4_frag+0x224>)
 8012340:	f240 22e6 	movw	r2, #742	; 0x2e6
 8012344:	496d      	ldr	r1, [pc, #436]	; (80124fc <ip4_frag+0x230>)
 8012346:	486c      	ldr	r0, [pc, #432]	; (80124f8 <ip4_frag+0x22c>)
 8012348:	f001 fd9c 	bl	8013e84 <iprintf>
 801234c:	f06f 0305 	mvn.w	r3, #5
 8012350:	e0ca      	b.n	80124e8 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	891b      	ldrh	r3, [r3, #8]
 8012356:	3b14      	subs	r3, #20
 8012358:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 801235a:	e0bc      	b.n	80124d6 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 801235c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801235e:	00da      	lsls	r2, r3, #3
 8012360:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012362:	4293      	cmp	r3, r2
 8012364:	bfa8      	it	ge
 8012366:	4613      	movge	r3, r2
 8012368:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801236a:	2200      	movs	r2, #0
 801236c:	2114      	movs	r1, #20
 801236e:	2002      	movs	r0, #2
 8012370:	f7fd f816 	bl	800f3a0 <pbuf_alloc>
 8012374:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 8012376:	6a3b      	ldr	r3, [r7, #32]
 8012378:	2b00      	cmp	r3, #0
 801237a:	f000 80b2 	beq.w	80124e2 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	895b      	ldrh	r3, [r3, #10]
 8012382:	2b13      	cmp	r3, #19
 8012384:	d806      	bhi.n	8012394 <ip4_frag+0xc8>
 8012386:	4b5a      	ldr	r3, [pc, #360]	; (80124f0 <ip4_frag+0x224>)
 8012388:	f240 3209 	movw	r2, #777	; 0x309
 801238c:	495c      	ldr	r1, [pc, #368]	; (8012500 <ip4_frag+0x234>)
 801238e:	485a      	ldr	r0, [pc, #360]	; (80124f8 <ip4_frag+0x22c>)
 8012390:	f001 fd78 	bl	8013e84 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8012394:	6a3b      	ldr	r3, [r7, #32]
 8012396:	685b      	ldr	r3, [r3, #4]
 8012398:	2214      	movs	r2, #20
 801239a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801239c:	4618      	mov	r0, r3
 801239e:	f001 f868 	bl	8013472 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80123a2:	6a3b      	ldr	r3, [r7, #32]
 80123a4:	685b      	ldr	r3, [r3, #4]
 80123a6:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 80123a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80123aa:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 80123ac:	e04f      	b.n	801244e <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	895a      	ldrh	r2, [r3, #10]
 80123b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80123b4:	1ad3      	subs	r3, r2, r3
 80123b6:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80123b8:	8b7a      	ldrh	r2, [r7, #26]
 80123ba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80123bc:	4293      	cmp	r3, r2
 80123be:	bf28      	it	cs
 80123c0:	4613      	movcs	r3, r2
 80123c2:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80123c4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d105      	bne.n	80123d6 <ip4_frag+0x10a>
        poff = 0;
 80123ca:	2300      	movs	r3, #0
 80123cc:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	681b      	ldr	r3, [r3, #0]
 80123d2:	60fb      	str	r3, [r7, #12]
        continue;
 80123d4:	e03b      	b.n	801244e <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80123d6:	f7ff ff21 	bl	801221c <ip_frag_alloc_pbuf_custom_ref>
 80123da:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 80123dc:	697b      	ldr	r3, [r7, #20]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d103      	bne.n	80123ea <ip4_frag+0x11e>
        pbuf_free(rambuf);
 80123e2:	6a38      	ldr	r0, [r7, #32]
 80123e4:	f7fd fb4a 	bl	800fa7c <pbuf_free>
        goto memerr;
 80123e8:	e07c      	b.n	80124e4 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80123ea:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 80123ec:	68fb      	ldr	r3, [r7, #12]
 80123ee:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80123f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80123f2:	4413      	add	r3, r2
 80123f4:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 80123f6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80123f8:	9201      	str	r2, [sp, #4]
 80123fa:	9300      	str	r3, [sp, #0]
 80123fc:	4603      	mov	r3, r0
 80123fe:	2202      	movs	r2, #2
 8012400:	2004      	movs	r0, #4
 8012402:	f7fd f95d 	bl	800f6c0 <pbuf_alloced_custom>
 8012406:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8012408:	693b      	ldr	r3, [r7, #16]
 801240a:	2b00      	cmp	r3, #0
 801240c:	d106      	bne.n	801241c <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801240e:	6978      	ldr	r0, [r7, #20]
 8012410:	f7ff ff0c 	bl	801222c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012414:	6a38      	ldr	r0, [r7, #32]
 8012416:	f7fd fb31 	bl	800fa7c <pbuf_free>
        goto memerr;
 801241a:	e063      	b.n	80124e4 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 801241c:	68f8      	ldr	r0, [r7, #12]
 801241e:	f7fd fbd7 	bl	800fbd0 <pbuf_ref>
      pcr->original = p;
 8012422:	697b      	ldr	r3, [r7, #20]
 8012424:	68fa      	ldr	r2, [r7, #12]
 8012426:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	4a36      	ldr	r2, [pc, #216]	; (8012504 <ip4_frag+0x238>)
 801242c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801242e:	6939      	ldr	r1, [r7, #16]
 8012430:	6a38      	ldr	r0, [r7, #32]
 8012432:	f7fd fbef 	bl	800fc14 <pbuf_cat>
      left_to_copy -= newpbuflen;
 8012436:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8012438:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801243a:	1ad3      	subs	r3, r2, r3
 801243c:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801243e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012440:	2b00      	cmp	r3, #0
 8012442:	d004      	beq.n	801244e <ip4_frag+0x182>
        poff = 0;
 8012444:	2300      	movs	r3, #0
 8012446:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801244e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012450:	2b00      	cmp	r3, #0
 8012452:	d1ac      	bne.n	80123ae <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8012454:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012456:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012458:	4413      	add	r3, r2
 801245a:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801245c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801245e:	68bb      	ldr	r3, [r7, #8]
 8012460:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012462:	3b14      	subs	r3, #20
 8012464:	429a      	cmp	r2, r3
 8012466:	bfd4      	ite	le
 8012468:	2301      	movle	r3, #1
 801246a:	2300      	movgt	r3, #0
 801246c:	b2db      	uxtb	r3, r3
 801246e:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8012470:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8012472:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012476:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8012478:	69fb      	ldr	r3, [r7, #28]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d103      	bne.n	8012486 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 801247e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012480:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8012484:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8012486:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012488:	4618      	mov	r0, r3
 801248a:	f7fc fa21 	bl	800e8d0 <lwip_htons>
 801248e:	4603      	mov	r3, r0
 8012490:	461a      	mov	r2, r3
 8012492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012494:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8012496:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012498:	3314      	adds	r3, #20
 801249a:	b29b      	uxth	r3, r3
 801249c:	4618      	mov	r0, r3
 801249e:	f7fc fa17 	bl	800e8d0 <lwip_htons>
 80124a2:	4603      	mov	r3, r0
 80124a4:	461a      	mov	r2, r3
 80124a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124a8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80124aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124ac:	2200      	movs	r2, #0
 80124ae:	729a      	strb	r2, [r3, #10]
 80124b0:	2200      	movs	r2, #0
 80124b2:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80124b4:	68bb      	ldr	r3, [r7, #8]
 80124b6:	695b      	ldr	r3, [r3, #20]
 80124b8:	687a      	ldr	r2, [r7, #4]
 80124ba:	6a39      	ldr	r1, [r7, #32]
 80124bc:	68b8      	ldr	r0, [r7, #8]
 80124be:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80124c0:	6a38      	ldr	r0, [r7, #32]
 80124c2:	f7fd fadb 	bl	800fa7c <pbuf_free>
    left -= fragsize;
 80124c6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80124c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80124ca:	1ad3      	subs	r3, r2, r3
 80124cc:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 80124ce:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80124d0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80124d2:	4413      	add	r3, r2
 80124d4:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 80124d6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80124d8:	2b00      	cmp	r3, #0
 80124da:	f47f af3f 	bne.w	801235c <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80124de:	2300      	movs	r3, #0
 80124e0:	e002      	b.n	80124e8 <ip4_frag+0x21c>
      goto memerr;
 80124e2:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80124e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80124e8:	4618      	mov	r0, r3
 80124ea:	3740      	adds	r7, #64	; 0x40
 80124ec:	46bd      	mov	sp, r7
 80124ee:	bd80      	pop	{r7, pc}
 80124f0:	08016e10 	.word	0x08016e10
 80124f4:	08016f9c 	.word	0x08016f9c
 80124f8:	08016e58 	.word	0x08016e58
 80124fc:	08016fc4 	.word	0x08016fc4
 8012500:	08016fe0 	.word	0x08016fe0
 8012504:	08012265 	.word	0x08012265

08012508 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b086      	sub	sp, #24
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
 8012510:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8012512:	230e      	movs	r3, #14
 8012514:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	895b      	ldrh	r3, [r3, #10]
 801251a:	2b0e      	cmp	r3, #14
 801251c:	d977      	bls.n	801260e <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	685b      	ldr	r3, [r3, #4]
 8012522:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8012524:	693b      	ldr	r3, [r7, #16]
 8012526:	7b1a      	ldrb	r2, [r3, #12]
 8012528:	7b5b      	ldrb	r3, [r3, #13]
 801252a:	021b      	lsls	r3, r3, #8
 801252c:	4313      	orrs	r3, r2
 801252e:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8012530:	693b      	ldr	r3, [r7, #16]
 8012532:	781b      	ldrb	r3, [r3, #0]
 8012534:	f003 0301 	and.w	r3, r3, #1
 8012538:	2b00      	cmp	r3, #0
 801253a:	d023      	beq.n	8012584 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801253c:	693b      	ldr	r3, [r7, #16]
 801253e:	781b      	ldrb	r3, [r3, #0]
 8012540:	2b01      	cmp	r3, #1
 8012542:	d10f      	bne.n	8012564 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012544:	693b      	ldr	r3, [r7, #16]
 8012546:	785b      	ldrb	r3, [r3, #1]
 8012548:	2b00      	cmp	r3, #0
 801254a:	d11b      	bne.n	8012584 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801254c:	693b      	ldr	r3, [r7, #16]
 801254e:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012550:	2b5e      	cmp	r3, #94	; 0x5e
 8012552:	d117      	bne.n	8012584 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	7b5b      	ldrb	r3, [r3, #13]
 8012558:	f043 0310 	orr.w	r3, r3, #16
 801255c:	b2da      	uxtb	r2, r3
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	735a      	strb	r2, [r3, #13]
 8012562:	e00f      	b.n	8012584 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8012564:	693b      	ldr	r3, [r7, #16]
 8012566:	2206      	movs	r2, #6
 8012568:	4930      	ldr	r1, [pc, #192]	; (801262c <ethernet_input+0x124>)
 801256a:	4618      	mov	r0, r3
 801256c:	f000 ff72 	bl	8013454 <memcmp>
 8012570:	4603      	mov	r3, r0
 8012572:	2b00      	cmp	r3, #0
 8012574:	d106      	bne.n	8012584 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	7b5b      	ldrb	r3, [r3, #13]
 801257a:	f043 0308 	orr.w	r3, r3, #8
 801257e:	b2da      	uxtb	r2, r3
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8012584:	89fb      	ldrh	r3, [r7, #14]
 8012586:	2b08      	cmp	r3, #8
 8012588:	d003      	beq.n	8012592 <ethernet_input+0x8a>
 801258a:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801258e:	d01e      	beq.n	80125ce <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8012590:	e044      	b.n	801261c <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012592:	683b      	ldr	r3, [r7, #0]
 8012594:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012598:	f003 0308 	and.w	r3, r3, #8
 801259c:	2b00      	cmp	r3, #0
 801259e:	d038      	beq.n	8012612 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	895b      	ldrh	r3, [r3, #10]
 80125a4:	461a      	mov	r2, r3
 80125a6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80125aa:	429a      	cmp	r2, r3
 80125ac:	db33      	blt.n	8012616 <ethernet_input+0x10e>
 80125ae:	8afb      	ldrh	r3, [r7, #22]
 80125b0:	425b      	negs	r3, r3
 80125b2:	b29b      	uxth	r3, r3
 80125b4:	b21b      	sxth	r3, r3
 80125b6:	4619      	mov	r1, r3
 80125b8:	6878      	ldr	r0, [r7, #4]
 80125ba:	f7fd fa3b 	bl	800fa34 <pbuf_header>
 80125be:	4603      	mov	r3, r0
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d128      	bne.n	8012616 <ethernet_input+0x10e>
        ip4_input(p, netif);
 80125c4:	6839      	ldr	r1, [r7, #0]
 80125c6:	6878      	ldr	r0, [r7, #4]
 80125c8:	f7fe ff8a 	bl	80114e0 <ip4_input>
      break;
 80125cc:	e01d      	b.n	801260a <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80125d4:	f003 0308 	and.w	r3, r3, #8
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d01e      	beq.n	801261a <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	895b      	ldrh	r3, [r3, #10]
 80125e0:	461a      	mov	r2, r3
 80125e2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80125e6:	429a      	cmp	r2, r3
 80125e8:	db15      	blt.n	8012616 <ethernet_input+0x10e>
 80125ea:	8afb      	ldrh	r3, [r7, #22]
 80125ec:	425b      	negs	r3, r3
 80125ee:	b29b      	uxth	r3, r3
 80125f0:	b21b      	sxth	r3, r3
 80125f2:	4619      	mov	r1, r3
 80125f4:	6878      	ldr	r0, [r7, #4]
 80125f6:	f7fd fa1d 	bl	800fa34 <pbuf_header>
 80125fa:	4603      	mov	r3, r0
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d10a      	bne.n	8012616 <ethernet_input+0x10e>
        etharp_input(p, netif);
 8012600:	6839      	ldr	r1, [r7, #0]
 8012602:	6878      	ldr	r0, [r7, #4]
 8012604:	f7fe f958 	bl	80108b8 <etharp_input>
      break;
 8012608:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801260a:	2300      	movs	r3, #0
 801260c:	e00a      	b.n	8012624 <ethernet_input+0x11c>
    goto free_and_return;
 801260e:	bf00      	nop
 8012610:	e004      	b.n	801261c <ethernet_input+0x114>
        goto free_and_return;
 8012612:	bf00      	nop
 8012614:	e002      	b.n	801261c <ethernet_input+0x114>

free_and_return:
 8012616:	bf00      	nop
 8012618:	e000      	b.n	801261c <ethernet_input+0x114>
        goto free_and_return;
 801261a:	bf00      	nop
  pbuf_free(p);
 801261c:	6878      	ldr	r0, [r7, #4]
 801261e:	f7fd fa2d 	bl	800fa7c <pbuf_free>
  return ERR_OK;
 8012622:	2300      	movs	r3, #0
}
 8012624:	4618      	mov	r0, r3
 8012626:	3718      	adds	r7, #24
 8012628:	46bd      	mov	sp, r7
 801262a:	bd80      	pop	{r7, pc}
 801262c:	080171bc 	.word	0x080171bc

08012630 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b086      	sub	sp, #24
 8012634:	af00      	add	r7, sp, #0
 8012636:	60f8      	str	r0, [r7, #12]
 8012638:	60b9      	str	r1, [r7, #8]
 801263a:	607a      	str	r2, [r7, #4]
 801263c:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801263e:	8c3b      	ldrh	r3, [r7, #32]
 8012640:	4618      	mov	r0, r3
 8012642:	f7fc f945 	bl	800e8d0 <lwip_htons>
 8012646:	4603      	mov	r3, r0
 8012648:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 801264a:	210e      	movs	r1, #14
 801264c:	68b8      	ldr	r0, [r7, #8]
 801264e:	f7fd f9f1 	bl	800fa34 <pbuf_header>
 8012652:	4603      	mov	r3, r0
 8012654:	2b00      	cmp	r3, #0
 8012656:	d125      	bne.n	80126a4 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8012658:	68bb      	ldr	r3, [r7, #8]
 801265a:	685b      	ldr	r3, [r3, #4]
 801265c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801265e:	693b      	ldr	r3, [r7, #16]
 8012660:	8afa      	ldrh	r2, [r7, #22]
 8012662:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8012664:	693b      	ldr	r3, [r7, #16]
 8012666:	2206      	movs	r2, #6
 8012668:	6839      	ldr	r1, [r7, #0]
 801266a:	4618      	mov	r0, r3
 801266c:	f000 ff01 	bl	8013472 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8012670:	693b      	ldr	r3, [r7, #16]
 8012672:	3306      	adds	r3, #6
 8012674:	2206      	movs	r2, #6
 8012676:	6879      	ldr	r1, [r7, #4]
 8012678:	4618      	mov	r0, r3
 801267a:	f000 fefa 	bl	8013472 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012684:	2b06      	cmp	r3, #6
 8012686:	d006      	beq.n	8012696 <ethernet_output+0x66>
 8012688:	4b0a      	ldr	r3, [pc, #40]	; (80126b4 <ethernet_output+0x84>)
 801268a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 801268e:	490a      	ldr	r1, [pc, #40]	; (80126b8 <ethernet_output+0x88>)
 8012690:	480a      	ldr	r0, [pc, #40]	; (80126bc <ethernet_output+0x8c>)
 8012692:	f001 fbf7 	bl	8013e84 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8012696:	68fb      	ldr	r3, [r7, #12]
 8012698:	699b      	ldr	r3, [r3, #24]
 801269a:	68b9      	ldr	r1, [r7, #8]
 801269c:	68f8      	ldr	r0, [r7, #12]
 801269e:	4798      	blx	r3
 80126a0:	4603      	mov	r3, r0
 80126a2:	e002      	b.n	80126aa <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80126a4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80126a6:	f06f 0301 	mvn.w	r3, #1
}
 80126aa:	4618      	mov	r0, r3
 80126ac:	3718      	adds	r7, #24
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}
 80126b2:	bf00      	nop
 80126b4:	08017000 	.word	0x08017000
 80126b8:	08017038 	.word	0x08017038
 80126bc:	0801706c 	.word	0x0801706c

080126c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80126c0:	b580      	push	{r7, lr}
 80126c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80126c4:	2200      	movs	r2, #0
 80126c6:	4912      	ldr	r1, [pc, #72]	; (8012710 <MX_USB_DEVICE_Init+0x50>)
 80126c8:	4812      	ldr	r0, [pc, #72]	; (8012714 <MX_USB_DEVICE_Init+0x54>)
 80126ca:	f7fa fef4 	bl	800d4b6 <USBD_Init>
 80126ce:	4603      	mov	r3, r0
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d001      	beq.n	80126d8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80126d4:	f7ef fa80 	bl	8001bd8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80126d8:	490f      	ldr	r1, [pc, #60]	; (8012718 <MX_USB_DEVICE_Init+0x58>)
 80126da:	480e      	ldr	r0, [pc, #56]	; (8012714 <MX_USB_DEVICE_Init+0x54>)
 80126dc:	f7fa ff16 	bl	800d50c <USBD_RegisterClass>
 80126e0:	4603      	mov	r3, r0
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d001      	beq.n	80126ea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80126e6:	f7ef fa77 	bl	8001bd8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80126ea:	490c      	ldr	r1, [pc, #48]	; (801271c <MX_USB_DEVICE_Init+0x5c>)
 80126ec:	4809      	ldr	r0, [pc, #36]	; (8012714 <MX_USB_DEVICE_Init+0x54>)
 80126ee:	f7fa fe47 	bl	800d380 <USBD_CDC_RegisterInterface>
 80126f2:	4603      	mov	r3, r0
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	d001      	beq.n	80126fc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80126f8:	f7ef fa6e 	bl	8001bd8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80126fc:	4805      	ldr	r0, [pc, #20]	; (8012714 <MX_USB_DEVICE_Init+0x54>)
 80126fe:	f7fa ff1e 	bl	800d53e <USBD_Start>
 8012702:	4603      	mov	r3, r0
 8012704:	2b00      	cmp	r3, #0
 8012706:	d001      	beq.n	801270c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012708:	f7ef fa66 	bl	8001bd8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801270c:	bf00      	nop
 801270e:	bd80      	pop	{r7, pc}
 8012710:	2000021c 	.word	0x2000021c
 8012714:	200076f8 	.word	0x200076f8
 8012718:	2000001c 	.word	0x2000001c
 801271c:	20000204 	.word	0x20000204

08012720 <LL_TIM_EnableCounter>:
{
 8012720:	b480      	push	{r7}
 8012722:	b083      	sub	sp, #12
 8012724:	af00      	add	r7, sp, #0
 8012726:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	f043 0201 	orr.w	r2, r3, #1
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	601a      	str	r2, [r3, #0]
}
 8012734:	bf00      	nop
 8012736:	370c      	adds	r7, #12
 8012738:	46bd      	mov	sp, r7
 801273a:	bc80      	pop	{r7}
 801273c:	4770      	bx	lr

0801273e <LL_TIM_ClearFlag_UPDATE>:
{
 801273e:	b480      	push	{r7}
 8012740:	b083      	sub	sp, #12
 8012742:	af00      	add	r7, sp, #0
 8012744:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	f06f 0201 	mvn.w	r2, #1
 801274c:	611a      	str	r2, [r3, #16]
}
 801274e:	bf00      	nop
 8012750:	370c      	adds	r7, #12
 8012752:	46bd      	mov	sp, r7
 8012754:	bc80      	pop	{r7}
 8012756:	4770      	bx	lr

08012758 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 8012758:	b580      	push	{r7, lr}
 801275a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801275c:	2200      	movs	r2, #0
 801275e:	4905      	ldr	r1, [pc, #20]	; (8012774 <CDC_Init_FS+0x1c>)
 8012760:	4805      	ldr	r0, [pc, #20]	; (8012778 <CDC_Init_FS+0x20>)
 8012762:	f7fa fe23 	bl	800d3ac <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012766:	4905      	ldr	r1, [pc, #20]	; (801277c <CDC_Init_FS+0x24>)
 8012768:	4803      	ldr	r0, [pc, #12]	; (8012778 <CDC_Init_FS+0x20>)
 801276a:	f7fa fe38 	bl	800d3de <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 801276e:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 8012770:	4618      	mov	r0, r3
 8012772:	bd80      	pop	{r7, pc}
 8012774:	20007bb4 	.word	0x20007bb4
 8012778:	200076f8 	.word	0x200076f8
 801277c:	20007a88 	.word	0x20007a88

08012780 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 8012780:	b480      	push	{r7}
 8012782:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 8012784:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 8012786:	4618      	mov	r0, r3
 8012788:	46bd      	mov	sp, r7
 801278a:	bc80      	pop	{r7}
 801278c:	4770      	bx	lr
	...

08012790 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8012790:	b480      	push	{r7}
 8012792:	b083      	sub	sp, #12
 8012794:	af00      	add	r7, sp, #0
 8012796:	4603      	mov	r3, r0
 8012798:	6039      	str	r1, [r7, #0]
 801279a:	71fb      	strb	r3, [r7, #7]
 801279c:	4613      	mov	r3, r2
 801279e:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 80127a0:	79fb      	ldrb	r3, [r7, #7]
 80127a2:	2b23      	cmp	r3, #35	; 0x23
 80127a4:	d85c      	bhi.n	8012860 <CDC_Control_FS+0xd0>
 80127a6:	a201      	add	r2, pc, #4	; (adr r2, 80127ac <CDC_Control_FS+0x1c>)
 80127a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127ac:	08012861 	.word	0x08012861
 80127b0:	08012861 	.word	0x08012861
 80127b4:	08012861 	.word	0x08012861
 80127b8:	08012861 	.word	0x08012861
 80127bc:	08012861 	.word	0x08012861
 80127c0:	08012861 	.word	0x08012861
 80127c4:	08012861 	.word	0x08012861
 80127c8:	08012861 	.word	0x08012861
 80127cc:	08012861 	.word	0x08012861
 80127d0:	08012861 	.word	0x08012861
 80127d4:	08012861 	.word	0x08012861
 80127d8:	08012861 	.word	0x08012861
 80127dc:	08012861 	.word	0x08012861
 80127e0:	08012861 	.word	0x08012861
 80127e4:	08012861 	.word	0x08012861
 80127e8:	08012861 	.word	0x08012861
 80127ec:	08012861 	.word	0x08012861
 80127f0:	08012861 	.word	0x08012861
 80127f4:	08012861 	.word	0x08012861
 80127f8:	08012861 	.word	0x08012861
 80127fc:	08012861 	.word	0x08012861
 8012800:	08012861 	.word	0x08012861
 8012804:	08012861 	.word	0x08012861
 8012808:	08012861 	.word	0x08012861
 801280c:	08012861 	.word	0x08012861
 8012810:	08012861 	.word	0x08012861
 8012814:	08012861 	.word	0x08012861
 8012818:	08012861 	.word	0x08012861
 801281c:	08012861 	.word	0x08012861
 8012820:	08012861 	.word	0x08012861
 8012824:	08012861 	.word	0x08012861
 8012828:	08012861 	.word	0x08012861
 801282c:	0801283d 	.word	0x0801283d
 8012830:	0801284f 	.word	0x0801284f
 8012834:	08012861 	.word	0x08012861
 8012838:	08012861 	.word	0x08012861
		/*******************************************************************************/
		static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(lineCoding, pbuf, sizeof(lineCoding));
 801283c:	4b0c      	ldr	r3, [pc, #48]	; (8012870 <CDC_Control_FS+0xe0>)
 801283e:	683a      	ldr	r2, [r7, #0]
 8012840:	6810      	ldr	r0, [r2, #0]
 8012842:	6018      	str	r0, [r3, #0]
 8012844:	8891      	ldrh	r1, [r2, #4]
 8012846:	7992      	ldrb	r2, [r2, #6]
 8012848:	8099      	strh	r1, [r3, #4]
 801284a:	719a      	strb	r2, [r3, #6]
		break;
 801284c:	e009      	b.n	8012862 <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, lineCoding, sizeof(lineCoding));
 801284e:	683b      	ldr	r3, [r7, #0]
 8012850:	4a07      	ldr	r2, [pc, #28]	; (8012870 <CDC_Control_FS+0xe0>)
 8012852:	6810      	ldr	r0, [r2, #0]
 8012854:	6018      	str	r0, [r3, #0]
 8012856:	8891      	ldrh	r1, [r2, #4]
 8012858:	7992      	ldrb	r2, [r2, #6]
 801285a:	8099      	strh	r1, [r3, #4]
 801285c:	719a      	strb	r2, [r3, #6]
		break;
 801285e:	e000      	b.n	8012862 <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8012860:	bf00      	nop
	}

	return (USBD_OK);
 8012862:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 8012864:	4618      	mov	r0, r3
 8012866:	370c      	adds	r7, #12
 8012868:	46bd      	mov	sp, r7
 801286a:	bc80      	pop	{r7}
 801286c:	4770      	bx	lr
 801286e:	bf00      	nop
 8012870:	20000214 	.word	0x20000214

08012874 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b084      	sub	sp, #16
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
 801287c:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801287e:	6879      	ldr	r1, [r7, #4]
 8012880:	48a6      	ldr	r0, [pc, #664]	; (8012b1c <CDC_Receive_FS+0x2a8>)
 8012882:	f7fa fdac 	bl	800d3de <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012886:	48a5      	ldr	r0, [pc, #660]	; (8012b1c <CDC_Receive_FS+0x2a8>)
 8012888:	f7fa fdeb 	bl	800d462 <USBD_CDC_ReceivePacket>

	if (UFlag == 0)
 801288c:	4ba4      	ldr	r3, [pc, #656]	; (8012b20 <CDC_Receive_FS+0x2ac>)
 801288e:	781b      	ldrb	r3, [r3, #0]
 8012890:	2b00      	cmp	r3, #0
 8012892:	f040 80fd 	bne.w	8012a90 <CDC_Receive_FS+0x21c>
	{
		// UI INPUT DATA
		switch (Buf[0])
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	781b      	ldrb	r3, [r3, #0]
 801289a:	3b32      	subs	r3, #50	; 0x32
 801289c:	2b42      	cmp	r3, #66	; 0x42
 801289e:	f200 80ec 	bhi.w	8012a7a <CDC_Receive_FS+0x206>
 80128a2:	a201      	add	r2, pc, #4	; (adr r2, 80128a8 <CDC_Receive_FS+0x34>)
 80128a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128a8:	080129e7 	.word	0x080129e7
 80128ac:	08012a01 	.word	0x08012a01
 80128b0:	08012a7b 	.word	0x08012a7b
 80128b4:	08012a7b 	.word	0x08012a7b
 80128b8:	08012a7b 	.word	0x08012a7b
 80128bc:	08012a7b 	.word	0x08012a7b
 80128c0:	08012a7b 	.word	0x08012a7b
 80128c4:	08012a7b 	.word	0x08012a7b
 80128c8:	08012a7b 	.word	0x08012a7b
 80128cc:	08012a7b 	.word	0x08012a7b
 80128d0:	08012a7b 	.word	0x08012a7b
 80128d4:	08012a7b 	.word	0x08012a7b
 80128d8:	08012a7b 	.word	0x08012a7b
 80128dc:	08012a7b 	.word	0x08012a7b
 80128e0:	08012a7b 	.word	0x08012a7b
 80128e4:	08012a49 	.word	0x08012a49
 80128e8:	08012a7b 	.word	0x08012a7b
 80128ec:	08012a7b 	.word	0x08012a7b
 80128f0:	08012a7b 	.word	0x08012a7b
 80128f4:	08012a7b 	.word	0x08012a7b
 80128f8:	08012a1b 	.word	0x08012a1b
 80128fc:	08012a7b 	.word	0x08012a7b
 8012900:	080129df 	.word	0x080129df
 8012904:	080129d7 	.word	0x080129d7
 8012908:	08012a7b 	.word	0x08012a7b
 801290c:	08012a7b 	.word	0x08012a7b
 8012910:	08012a7b 	.word	0x08012a7b
 8012914:	080129b5 	.word	0x080129b5
 8012918:	08012a7b 	.word	0x08012a7b
 801291c:	08012a7b 	.word	0x08012a7b
 8012920:	080129cf 	.word	0x080129cf
 8012924:	08012a7b 	.word	0x08012a7b
 8012928:	08012a7b 	.word	0x08012a7b
 801292c:	08012a7b 	.word	0x08012a7b
 8012930:	08012a6b 	.word	0x08012a6b
 8012934:	08012a7b 	.word	0x08012a7b
 8012938:	08012a7b 	.word	0x08012a7b
 801293c:	08012a7b 	.word	0x08012a7b
 8012940:	08012a7b 	.word	0x08012a7b
 8012944:	08012a7b 	.word	0x08012a7b
 8012948:	08012a7b 	.word	0x08012a7b
 801294c:	08012a7b 	.word	0x08012a7b
 8012950:	08012a7b 	.word	0x08012a7b
 8012954:	08012a7b 	.word	0x08012a7b
 8012958:	08012a7b 	.word	0x08012a7b
 801295c:	08012a7b 	.word	0x08012a7b
 8012960:	08012a7b 	.word	0x08012a7b
 8012964:	08012a49 	.word	0x08012a49
 8012968:	08012a7b 	.word	0x08012a7b
 801296c:	08012a7b 	.word	0x08012a7b
 8012970:	08012a7b 	.word	0x08012a7b
 8012974:	08012a7b 	.word	0x08012a7b
 8012978:	08012a1b 	.word	0x08012a1b
 801297c:	08012a7b 	.word	0x08012a7b
 8012980:	080129df 	.word	0x080129df
 8012984:	080129d7 	.word	0x080129d7
 8012988:	08012a7b 	.word	0x08012a7b
 801298c:	08012a7b 	.word	0x08012a7b
 8012990:	08012a7b 	.word	0x08012a7b
 8012994:	080129b5 	.word	0x080129b5
 8012998:	08012a7b 	.word	0x08012a7b
 801299c:	08012a7b 	.word	0x08012a7b
 80129a0:	080129cf 	.word	0x080129cf
 80129a4:	08012a7b 	.word	0x08012a7b
 80129a8:	08012a7b 	.word	0x08012a7b
 80129ac:	08012a7b 	.word	0x08012a7b
 80129b0:	08012a6b 	.word	0x08012a6b
		{
		// SHELL INPUT DATA
		case 'M':
		case 'm':
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 80129b4:	485b      	ldr	r0, [pc, #364]	; (8012b24 <CDC_Receive_FS+0x2b0>)
 80129b6:	f7ed fc07 	bl	80001c8 <strlen>
 80129ba:	4603      	mov	r3, r0
 80129bc:	b29b      	uxth	r3, r3
 80129be:	4619      	mov	r1, r3
 80129c0:	4858      	ldr	r0, [pc, #352]	; (8012b24 <CDC_Receive_FS+0x2b0>)
 80129c2:	f000 f8cf 	bl	8012b64 <CDC_Transmit_FS>
			bufptr = URxbuf;
 80129c6:	4b58      	ldr	r3, [pc, #352]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 80129c8:	4a58      	ldr	r2, [pc, #352]	; (8012b2c <CDC_Receive_FS+0x2b8>)
 80129ca:	601a      	str	r2, [r3, #0]
			break;
 80129cc:	e0a0      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case 'P':
		case 'p':
			UFlag = 1;
 80129ce:	4b54      	ldr	r3, [pc, #336]	; (8012b20 <CDC_Receive_FS+0x2ac>)
 80129d0:	2201      	movs	r2, #1
 80129d2:	701a      	strb	r2, [r3, #0]
			break;
 80129d4:	e09c      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case 'I':
		case 'i':
			UFlag = 2;
 80129d6:	4b52      	ldr	r3, [pc, #328]	; (8012b20 <CDC_Receive_FS+0x2ac>)
 80129d8:	2202      	movs	r2, #2
 80129da:	701a      	strb	r2, [r3, #0]
			break;
 80129dc:	e098      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case 'H': // Save
		case 'h':
			UFlag = 7;
 80129de:	4b50      	ldr	r3, [pc, #320]	; (8012b20 <CDC_Receive_FS+0x2ac>)
 80129e0:	2207      	movs	r2, #7
 80129e2:	701a      	strb	r2, [r3, #0]
			break;
 80129e4:	e094      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case '2': // USB 2
			CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 80129e6:	2110      	movs	r1, #16
 80129e8:	4851      	ldr	r0, [pc, #324]	; (8012b30 <CDC_Receive_FS+0x2bc>)
 80129ea:	f000 f8bb 	bl	8012b64 <CDC_Transmit_FS>
			usbselect = 2;
 80129ee:	4b51      	ldr	r3, [pc, #324]	; (8012b34 <CDC_Receive_FS+0x2c0>)
 80129f0:	2202      	movs	r2, #2
 80129f2:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 80129f4:	4b4f      	ldr	r3, [pc, #316]	; (8012b34 <CDC_Receive_FS+0x2c0>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	4618      	mov	r0, r3
 80129fa:	f7ee fba1 	bl	8001140 <CAN_Transmit>
			break;
 80129fe:	e087      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case '3': // USB 3
			CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 8012a00:	2110      	movs	r1, #16
 8012a02:	484d      	ldr	r0, [pc, #308]	; (8012b38 <CDC_Receive_FS+0x2c4>)
 8012a04:	f000 f8ae 	bl	8012b64 <CDC_Transmit_FS>
			usbselect = 3;
 8012a08:	4b4a      	ldr	r3, [pc, #296]	; (8012b34 <CDC_Receive_FS+0x2c0>)
 8012a0a:	2203      	movs	r2, #3
 8012a0c:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 8012a0e:	4b49      	ldr	r3, [pc, #292]	; (8012b34 <CDC_Receive_FS+0x2c0>)
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	4618      	mov	r0, r3
 8012a14:	f7ee fb94 	bl	8001140 <CAN_Transmit>
			break;
 8012a18:	e07a      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case 'F':
		case 'f':
			HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8012a1a:	2201      	movs	r2, #1
 8012a1c:	2120      	movs	r1, #32
 8012a1e:	4847      	ldr	r0, [pc, #284]	; (8012b3c <CDC_Receive_FS+0x2c8>)
 8012a20:	f7f3 fabd 	bl	8005f9e <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 8012a24:	2201      	movs	r2, #1
 8012a26:	2110      	movs	r1, #16
 8012a28:	4844      	ldr	r0, [pc, #272]	; (8012b3c <CDC_Receive_FS+0x2c8>)
 8012a2a:	f7f3 fab8 	bl	8005f9e <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin,
 8012a2e:	2200      	movs	r2, #0
 8012a30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8012a34:	4842      	ldr	r0, [pc, #264]	; (8012b40 <CDC_Receive_FS+0x2cc>)
 8012a36:	f7f3 fab2 	bl	8005f9e <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			LL_TIM_ClearFlag_UPDATE(TIM3);
 8012a3a:	4842      	ldr	r0, [pc, #264]	; (8012b44 <CDC_Receive_FS+0x2d0>)
 8012a3c:	f7ff fe7f 	bl	801273e <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8012a40:	4840      	ldr	r0, [pc, #256]	; (8012b44 <CDC_Receive_FS+0x2d0>)
 8012a42:	f7ff fe6d 	bl	8012720 <LL_TIM_EnableCounter>
			break;
 8012a46:	e063      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case 'A':
		case 'a':
			TIM8->CNT = 0;
 8012a48:	4b3f      	ldr	r3, [pc, #252]	; (8012b48 <CDC_Receive_FS+0x2d4>)
 8012a4a:	2200      	movs	r2, #0
 8012a4c:	625a      	str	r2, [r3, #36]	; 0x24
			A_PLS_CNT = 0;
 8012a4e:	4b3f      	ldr	r3, [pc, #252]	; (8012b4c <CDC_Receive_FS+0x2d8>)
 8012a50:	2200      	movs	r2, #0
 8012a52:	801a      	strh	r2, [r3, #0]
			B_PLS_CNT = 0;
 8012a54:	4b3e      	ldr	r3, [pc, #248]	; (8012b50 <CDC_Receive_FS+0x2dc>)
 8012a56:	2200      	movs	r2, #0
 8012a58:	801a      	strh	r2, [r3, #0]
			bFlag = 1;
 8012a5a:	4b3e      	ldr	r3, [pc, #248]	; (8012b54 <CDC_Receive_FS+0x2e0>)
 8012a5c:	2201      	movs	r2, #1
 8012a5e:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 8012a60:	2116      	movs	r1, #22
 8012a62:	483d      	ldr	r0, [pc, #244]	; (8012b58 <CDC_Receive_FS+0x2e4>)
 8012a64:	f000 f87e 	bl	8012b64 <CDC_Transmit_FS>
			break;
 8012a68:	e052      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		case 'T':
		case 't':
			bFlag = 0;
 8012a6a:	4b3a      	ldr	r3, [pc, #232]	; (8012b54 <CDC_Receive_FS+0x2e0>)
 8012a6c:	2200      	movs	r2, #0
 8012a6e:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 8012a70:	210a      	movs	r1, #10
 8012a72:	483a      	ldr	r0, [pc, #232]	; (8012b5c <CDC_Receive_FS+0x2e8>)
 8012a74:	f000 f876 	bl	8012b64 <CDC_Transmit_FS>
			break;
 8012a78:	e04a      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		default:
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8012a7a:	482a      	ldr	r0, [pc, #168]	; (8012b24 <CDC_Receive_FS+0x2b0>)
 8012a7c:	f7ed fba4 	bl	80001c8 <strlen>
 8012a80:	4603      	mov	r3, r0
 8012a82:	b29b      	uxth	r3, r3
 8012a84:	4619      	mov	r1, r3
 8012a86:	4827      	ldr	r0, [pc, #156]	; (8012b24 <CDC_Receive_FS+0x2b0>)
 8012a88:	f000 f86c 	bl	8012b64 <CDC_Transmit_FS>
			break;
 8012a8c:	bf00      	nop
 8012a8e:	e03f      	b.n	8012b10 <CDC_Receive_FS+0x29c>
		}
	}

	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 8012a90:	2300      	movs	r3, #0
 8012a92:	81fb      	strh	r3, [r7, #14]
 8012a94:	e037      	b.n	8012b06 <CDC_Receive_FS+0x292>
		{
			*bufptr = Buf[i];
 8012a96:	89fb      	ldrh	r3, [r7, #14]
 8012a98:	687a      	ldr	r2, [r7, #4]
 8012a9a:	441a      	add	r2, r3
 8012a9c:	4b22      	ldr	r3, [pc, #136]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	7812      	ldrb	r2, [r2, #0]
 8012aa2:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 8012aa4:	4b20      	ldr	r3, [pc, #128]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	2101      	movs	r1, #1
 8012aaa:	4618      	mov	r0, r3
 8012aac:	f000 f85a 	bl	8012b64 <CDC_Transmit_FS>
			bufptr++;
 8012ab0:	4b1d      	ldr	r3, [pc, #116]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	3301      	adds	r3, #1
 8012ab6:	4a1c      	ldr	r2, [pc, #112]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012ab8:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8012aba:	89fb      	ldrh	r3, [r7, #14]
 8012abc:	687a      	ldr	r2, [r7, #4]
 8012abe:	4413      	add	r3, r2
 8012ac0:	781b      	ldrb	r3, [r3, #0]
 8012ac2:	2b0d      	cmp	r3, #13
 8012ac4:	d005      	beq.n	8012ad2 <CDC_Receive_FS+0x25e>
 8012ac6:	89fb      	ldrh	r3, [r7, #14]
 8012ac8:	687a      	ldr	r2, [r7, #4]
 8012aca:	4413      	add	r3, r2
 8012acc:	781b      	ldrb	r3, [r3, #0]
 8012ace:	2b0a      	cmp	r3, #10
 8012ad0:	d106      	bne.n	8012ae0 <CDC_Receive_FS+0x26c>
			{
				EnterFlag = 1;
 8012ad2:	4b23      	ldr	r3, [pc, #140]	; (8012b60 <CDC_Receive_FS+0x2ec>)
 8012ad4:	2201      	movs	r2, #1
 8012ad6:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8012ad8:	4b13      	ldr	r3, [pc, #76]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012ada:	4a14      	ldr	r2, [pc, #80]	; (8012b2c <CDC_Receive_FS+0x2b8>)
 8012adc:	601a      	str	r2, [r3, #0]
 8012ade:	e00f      	b.n	8012b00 <CDC_Receive_FS+0x28c>
			}
			else if (Buf[i] == '\b')
 8012ae0:	89fb      	ldrh	r3, [r7, #14]
 8012ae2:	687a      	ldr	r2, [r7, #4]
 8012ae4:	4413      	add	r3, r2
 8012ae6:	781b      	ldrb	r3, [r3, #0]
 8012ae8:	2b08      	cmp	r3, #8
 8012aea:	d109      	bne.n	8012b00 <CDC_Receive_FS+0x28c>
			{
				if (bufptr != URxbuf)
 8012aec:	4b0e      	ldr	r3, [pc, #56]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	4a0e      	ldr	r2, [pc, #56]	; (8012b2c <CDC_Receive_FS+0x2b8>)
 8012af2:	4293      	cmp	r3, r2
 8012af4:	d004      	beq.n	8012b00 <CDC_Receive_FS+0x28c>
				{
					bufptr--;
 8012af6:	4b0c      	ldr	r3, [pc, #48]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	3b01      	subs	r3, #1
 8012afc:	4a0a      	ldr	r2, [pc, #40]	; (8012b28 <CDC_Receive_FS+0x2b4>)
 8012afe:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8012b00:	89fb      	ldrh	r3, [r7, #14]
 8012b02:	3301      	adds	r3, #1
 8012b04:	81fb      	strh	r3, [r7, #14]
 8012b06:	89fa      	ldrh	r2, [r7, #14]
 8012b08:	683b      	ldr	r3, [r7, #0]
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	429a      	cmp	r2, r3
 8012b0e:	d3c2      	bcc.n	8012a96 <CDC_Receive_FS+0x222>
				}
			}
		}
	}
	return (USBD_OK);
 8012b10:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 8012b12:	4618      	mov	r0, r3
 8012b14:	3710      	adds	r7, #16
 8012b16:	46bd      	mov	sp, r7
 8012b18:	bd80      	pop	{r7, pc}
 8012b1a:	bf00      	nop
 8012b1c:	200076f8 	.word	0x200076f8
 8012b20:	2000045d 	.word	0x2000045d
 8012b24:	20000120 	.word	0x20000120
 8012b28:	200079bc 	.word	0x200079bc
 8012b2c:	200079c0 	.word	0x200079c0
 8012b30:	08017094 	.word	0x08017094
 8012b34:	20000000 	.word	0x20000000
 8012b38:	080170a8 	.word	0x080170a8
 8012b3c:	40021800 	.word	0x40021800
 8012b40:	40021000 	.word	0x40021000
 8012b44:	40000400 	.word	0x40000400
 8012b48:	40010400 	.word	0x40010400
 8012b4c:	20000458 	.word	0x20000458
 8012b50:	2000045a 	.word	0x2000045a
 8012b54:	2000045c 	.word	0x2000045c
 8012b58:	080170bc 	.word	0x080170bc
 8012b5c:	080170d4 	.word	0x080170d4
 8012b60:	2000045e 	.word	0x2000045e

08012b64 <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b084      	sub	sp, #16
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	6078      	str	r0, [r7, #4]
 8012b6c:	460b      	mov	r3, r1
 8012b6e:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 8012b70:	2300      	movs	r3, #0
 8012b72:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8012b74:	4b0d      	ldr	r3, [pc, #52]	; (8012bac <CDC_Transmit_FS+0x48>)
 8012b76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012b7a:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8012b7c:	68bb      	ldr	r3, [r7, #8]
 8012b7e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d001      	beq.n	8012b8a <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8012b86:	2301      	movs	r3, #1
 8012b88:	e00b      	b.n	8012ba2 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8012b8a:	887b      	ldrh	r3, [r7, #2]
 8012b8c:	461a      	mov	r2, r3
 8012b8e:	6879      	ldr	r1, [r7, #4]
 8012b90:	4806      	ldr	r0, [pc, #24]	; (8012bac <CDC_Transmit_FS+0x48>)
 8012b92:	f7fa fc0b 	bl	800d3ac <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012b96:	4805      	ldr	r0, [pc, #20]	; (8012bac <CDC_Transmit_FS+0x48>)
 8012b98:	f7fa fc34 	bl	800d404 <USBD_CDC_TransmitPacket>
 8012b9c:	4603      	mov	r3, r0
 8012b9e:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 8012ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ba2:	4618      	mov	r0, r3
 8012ba4:	3710      	adds	r7, #16
 8012ba6:	46bd      	mov	sp, r7
 8012ba8:	bd80      	pop	{r7, pc}
 8012baa:	bf00      	nop
 8012bac:	200076f8 	.word	0x200076f8

08012bb0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bb0:	b480      	push	{r7}
 8012bb2:	b083      	sub	sp, #12
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	4603      	mov	r3, r0
 8012bb8:	6039      	str	r1, [r7, #0]
 8012bba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012bbc:	683b      	ldr	r3, [r7, #0]
 8012bbe:	2212      	movs	r2, #18
 8012bc0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012bc2:	4b03      	ldr	r3, [pc, #12]	; (8012bd0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	370c      	adds	r7, #12
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	bc80      	pop	{r7}
 8012bcc:	4770      	bx	lr
 8012bce:	bf00      	nop
 8012bd0:	20000238 	.word	0x20000238

08012bd4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bd4:	b480      	push	{r7}
 8012bd6:	b083      	sub	sp, #12
 8012bd8:	af00      	add	r7, sp, #0
 8012bda:	4603      	mov	r3, r0
 8012bdc:	6039      	str	r1, [r7, #0]
 8012bde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012be0:	683b      	ldr	r3, [r7, #0]
 8012be2:	2204      	movs	r2, #4
 8012be4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012be6:	4b03      	ldr	r3, [pc, #12]	; (8012bf4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012be8:	4618      	mov	r0, r3
 8012bea:	370c      	adds	r7, #12
 8012bec:	46bd      	mov	sp, r7
 8012bee:	bc80      	pop	{r7}
 8012bf0:	4770      	bx	lr
 8012bf2:	bf00      	nop
 8012bf4:	2000024c 	.word	0x2000024c

08012bf8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012bf8:	b580      	push	{r7, lr}
 8012bfa:	b082      	sub	sp, #8
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	4603      	mov	r3, r0
 8012c00:	6039      	str	r1, [r7, #0]
 8012c02:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012c04:	79fb      	ldrb	r3, [r7, #7]
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d105      	bne.n	8012c16 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012c0a:	683a      	ldr	r2, [r7, #0]
 8012c0c:	4907      	ldr	r1, [pc, #28]	; (8012c2c <USBD_FS_ProductStrDescriptor+0x34>)
 8012c0e:	4808      	ldr	r0, [pc, #32]	; (8012c30 <USBD_FS_ProductStrDescriptor+0x38>)
 8012c10:	f7fb fc39 	bl	800e486 <USBD_GetString>
 8012c14:	e004      	b.n	8012c20 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012c16:	683a      	ldr	r2, [r7, #0]
 8012c18:	4904      	ldr	r1, [pc, #16]	; (8012c2c <USBD_FS_ProductStrDescriptor+0x34>)
 8012c1a:	4805      	ldr	r0, [pc, #20]	; (8012c30 <USBD_FS_ProductStrDescriptor+0x38>)
 8012c1c:	f7fb fc33 	bl	800e486 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012c20:	4b02      	ldr	r3, [pc, #8]	; (8012c2c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012c22:	4618      	mov	r0, r3
 8012c24:	3708      	adds	r7, #8
 8012c26:	46bd      	mov	sp, r7
 8012c28:	bd80      	pop	{r7, pc}
 8012c2a:	bf00      	nop
 8012c2c:	20007ce0 	.word	0x20007ce0
 8012c30:	080170e0 	.word	0x080170e0

08012c34 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b082      	sub	sp, #8
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	4603      	mov	r3, r0
 8012c3c:	6039      	str	r1, [r7, #0]
 8012c3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012c40:	683a      	ldr	r2, [r7, #0]
 8012c42:	4904      	ldr	r1, [pc, #16]	; (8012c54 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012c44:	4804      	ldr	r0, [pc, #16]	; (8012c58 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012c46:	f7fb fc1e 	bl	800e486 <USBD_GetString>
  return USBD_StrDesc;
 8012c4a:	4b02      	ldr	r3, [pc, #8]	; (8012c54 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012c4c:	4618      	mov	r0, r3
 8012c4e:	3708      	adds	r7, #8
 8012c50:	46bd      	mov	sp, r7
 8012c52:	bd80      	pop	{r7, pc}
 8012c54:	20007ce0 	.word	0x20007ce0
 8012c58:	080170ec 	.word	0x080170ec

08012c5c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c5c:	b580      	push	{r7, lr}
 8012c5e:	b082      	sub	sp, #8
 8012c60:	af00      	add	r7, sp, #0
 8012c62:	4603      	mov	r3, r0
 8012c64:	6039      	str	r1, [r7, #0]
 8012c66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012c68:	683b      	ldr	r3, [r7, #0]
 8012c6a:	221a      	movs	r2, #26
 8012c6c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012c6e:	f000 f843 	bl	8012cf8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012c72:	4b02      	ldr	r3, [pc, #8]	; (8012c7c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012c74:	4618      	mov	r0, r3
 8012c76:	3708      	adds	r7, #8
 8012c78:	46bd      	mov	sp, r7
 8012c7a:	bd80      	pop	{r7, pc}
 8012c7c:	20000250 	.word	0x20000250

08012c80 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012c80:	b580      	push	{r7, lr}
 8012c82:	b082      	sub	sp, #8
 8012c84:	af00      	add	r7, sp, #0
 8012c86:	4603      	mov	r3, r0
 8012c88:	6039      	str	r1, [r7, #0]
 8012c8a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012c8c:	79fb      	ldrb	r3, [r7, #7]
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d105      	bne.n	8012c9e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012c92:	683a      	ldr	r2, [r7, #0]
 8012c94:	4907      	ldr	r1, [pc, #28]	; (8012cb4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012c96:	4808      	ldr	r0, [pc, #32]	; (8012cb8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012c98:	f7fb fbf5 	bl	800e486 <USBD_GetString>
 8012c9c:	e004      	b.n	8012ca8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012c9e:	683a      	ldr	r2, [r7, #0]
 8012ca0:	4904      	ldr	r1, [pc, #16]	; (8012cb4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012ca2:	4805      	ldr	r0, [pc, #20]	; (8012cb8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012ca4:	f7fb fbef 	bl	800e486 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012ca8:	4b02      	ldr	r3, [pc, #8]	; (8012cb4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012caa:	4618      	mov	r0, r3
 8012cac:	3708      	adds	r7, #8
 8012cae:	46bd      	mov	sp, r7
 8012cb0:	bd80      	pop	{r7, pc}
 8012cb2:	bf00      	nop
 8012cb4:	20007ce0 	.word	0x20007ce0
 8012cb8:	080170f8 	.word	0x080170f8

08012cbc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012cbc:	b580      	push	{r7, lr}
 8012cbe:	b082      	sub	sp, #8
 8012cc0:	af00      	add	r7, sp, #0
 8012cc2:	4603      	mov	r3, r0
 8012cc4:	6039      	str	r1, [r7, #0]
 8012cc6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012cc8:	79fb      	ldrb	r3, [r7, #7]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d105      	bne.n	8012cda <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012cce:	683a      	ldr	r2, [r7, #0]
 8012cd0:	4907      	ldr	r1, [pc, #28]	; (8012cf0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012cd2:	4808      	ldr	r0, [pc, #32]	; (8012cf4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012cd4:	f7fb fbd7 	bl	800e486 <USBD_GetString>
 8012cd8:	e004      	b.n	8012ce4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012cda:	683a      	ldr	r2, [r7, #0]
 8012cdc:	4904      	ldr	r1, [pc, #16]	; (8012cf0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012cde:	4805      	ldr	r0, [pc, #20]	; (8012cf4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012ce0:	f7fb fbd1 	bl	800e486 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012ce4:	4b02      	ldr	r3, [pc, #8]	; (8012cf0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	3708      	adds	r7, #8
 8012cea:	46bd      	mov	sp, r7
 8012cec:	bd80      	pop	{r7, pc}
 8012cee:	bf00      	nop
 8012cf0:	20007ce0 	.word	0x20007ce0
 8012cf4:	08017104 	.word	0x08017104

08012cf8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012cf8:	b580      	push	{r7, lr}
 8012cfa:	b084      	sub	sp, #16
 8012cfc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012cfe:	4b0f      	ldr	r3, [pc, #60]	; (8012d3c <Get_SerialNum+0x44>)
 8012d00:	681b      	ldr	r3, [r3, #0]
 8012d02:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012d04:	4b0e      	ldr	r3, [pc, #56]	; (8012d40 <Get_SerialNum+0x48>)
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012d0a:	4b0e      	ldr	r3, [pc, #56]	; (8012d44 <Get_SerialNum+0x4c>)
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012d10:	68fa      	ldr	r2, [r7, #12]
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	4413      	add	r3, r2
 8012d16:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d009      	beq.n	8012d32 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012d1e:	2208      	movs	r2, #8
 8012d20:	4909      	ldr	r1, [pc, #36]	; (8012d48 <Get_SerialNum+0x50>)
 8012d22:	68f8      	ldr	r0, [r7, #12]
 8012d24:	f000 f814 	bl	8012d50 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012d28:	2204      	movs	r2, #4
 8012d2a:	4908      	ldr	r1, [pc, #32]	; (8012d4c <Get_SerialNum+0x54>)
 8012d2c:	68b8      	ldr	r0, [r7, #8]
 8012d2e:	f000 f80f 	bl	8012d50 <IntToUnicode>
  }
}
 8012d32:	bf00      	nop
 8012d34:	3710      	adds	r7, #16
 8012d36:	46bd      	mov	sp, r7
 8012d38:	bd80      	pop	{r7, pc}
 8012d3a:	bf00      	nop
 8012d3c:	1fff7a10 	.word	0x1fff7a10
 8012d40:	1fff7a14 	.word	0x1fff7a14
 8012d44:	1fff7a18 	.word	0x1fff7a18
 8012d48:	20000252 	.word	0x20000252
 8012d4c:	20000262 	.word	0x20000262

08012d50 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012d50:	b480      	push	{r7}
 8012d52:	b087      	sub	sp, #28
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	60f8      	str	r0, [r7, #12]
 8012d58:	60b9      	str	r1, [r7, #8]
 8012d5a:	4613      	mov	r3, r2
 8012d5c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012d5e:	2300      	movs	r3, #0
 8012d60:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012d62:	2300      	movs	r3, #0
 8012d64:	75fb      	strb	r3, [r7, #23]
 8012d66:	e027      	b.n	8012db8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	0f1b      	lsrs	r3, r3, #28
 8012d6c:	2b09      	cmp	r3, #9
 8012d6e:	d80b      	bhi.n	8012d88 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012d70:	68fb      	ldr	r3, [r7, #12]
 8012d72:	0f1b      	lsrs	r3, r3, #28
 8012d74:	b2da      	uxtb	r2, r3
 8012d76:	7dfb      	ldrb	r3, [r7, #23]
 8012d78:	005b      	lsls	r3, r3, #1
 8012d7a:	4619      	mov	r1, r3
 8012d7c:	68bb      	ldr	r3, [r7, #8]
 8012d7e:	440b      	add	r3, r1
 8012d80:	3230      	adds	r2, #48	; 0x30
 8012d82:	b2d2      	uxtb	r2, r2
 8012d84:	701a      	strb	r2, [r3, #0]
 8012d86:	e00a      	b.n	8012d9e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	0f1b      	lsrs	r3, r3, #28
 8012d8c:	b2da      	uxtb	r2, r3
 8012d8e:	7dfb      	ldrb	r3, [r7, #23]
 8012d90:	005b      	lsls	r3, r3, #1
 8012d92:	4619      	mov	r1, r3
 8012d94:	68bb      	ldr	r3, [r7, #8]
 8012d96:	440b      	add	r3, r1
 8012d98:	3237      	adds	r2, #55	; 0x37
 8012d9a:	b2d2      	uxtb	r2, r2
 8012d9c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	011b      	lsls	r3, r3, #4
 8012da2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012da4:	7dfb      	ldrb	r3, [r7, #23]
 8012da6:	005b      	lsls	r3, r3, #1
 8012da8:	3301      	adds	r3, #1
 8012daa:	68ba      	ldr	r2, [r7, #8]
 8012dac:	4413      	add	r3, r2
 8012dae:	2200      	movs	r2, #0
 8012db0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012db2:	7dfb      	ldrb	r3, [r7, #23]
 8012db4:	3301      	adds	r3, #1
 8012db6:	75fb      	strb	r3, [r7, #23]
 8012db8:	7dfa      	ldrb	r2, [r7, #23]
 8012dba:	79fb      	ldrb	r3, [r7, #7]
 8012dbc:	429a      	cmp	r2, r3
 8012dbe:	d3d3      	bcc.n	8012d68 <IntToUnicode+0x18>
  }
}
 8012dc0:	bf00      	nop
 8012dc2:	371c      	adds	r7, #28
 8012dc4:	46bd      	mov	sp, r7
 8012dc6:	bc80      	pop	{r7}
 8012dc8:	4770      	bx	lr
	...

08012dcc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012dcc:	b580      	push	{r7, lr}
 8012dce:	b08a      	sub	sp, #40	; 0x28
 8012dd0:	af00      	add	r7, sp, #0
 8012dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012dd4:	f107 0314 	add.w	r3, r7, #20
 8012dd8:	2200      	movs	r2, #0
 8012dda:	601a      	str	r2, [r3, #0]
 8012ddc:	605a      	str	r2, [r3, #4]
 8012dde:	609a      	str	r2, [r3, #8]
 8012de0:	60da      	str	r2, [r3, #12]
 8012de2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012dec:	d147      	bne.n	8012e7e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012dee:	2300      	movs	r3, #0
 8012df0:	613b      	str	r3, [r7, #16]
 8012df2:	4b25      	ldr	r3, [pc, #148]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012df6:	4a24      	ldr	r2, [pc, #144]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012df8:	f043 0301 	orr.w	r3, r3, #1
 8012dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8012dfe:	4b22      	ldr	r3, [pc, #136]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e02:	f003 0301 	and.w	r3, r3, #1
 8012e06:	613b      	str	r3, [r7, #16]
 8012e08:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8012e0a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8012e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012e10:	2302      	movs	r3, #2
 8012e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012e14:	2300      	movs	r3, #0
 8012e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012e18:	2303      	movs	r3, #3
 8012e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012e1c:	230a      	movs	r3, #10
 8012e1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012e20:	f107 0314 	add.w	r3, r7, #20
 8012e24:	4619      	mov	r1, r3
 8012e26:	4819      	ldr	r0, [pc, #100]	; (8012e8c <HAL_PCD_MspInit+0xc0>)
 8012e28:	f7f2 ff04 	bl	8005c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8012e2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012e32:	2300      	movs	r3, #0
 8012e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012e36:	2300      	movs	r3, #0
 8012e38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8012e3a:	f107 0314 	add.w	r3, r7, #20
 8012e3e:	4619      	mov	r1, r3
 8012e40:	4812      	ldr	r0, [pc, #72]	; (8012e8c <HAL_PCD_MspInit+0xc0>)
 8012e42:	f7f2 fef7 	bl	8005c34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012e46:	4b10      	ldr	r3, [pc, #64]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e4a:	4a0f      	ldr	r2, [pc, #60]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012e50:	6353      	str	r3, [r2, #52]	; 0x34
 8012e52:	2300      	movs	r3, #0
 8012e54:	60fb      	str	r3, [r7, #12]
 8012e56:	4b0c      	ldr	r3, [pc, #48]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012e5a:	4a0b      	ldr	r2, [pc, #44]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012e5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012e60:	6453      	str	r3, [r2, #68]	; 0x44
 8012e62:	4b09      	ldr	r3, [pc, #36]	; (8012e88 <HAL_PCD_MspInit+0xbc>)
 8012e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012e6a:	60fb      	str	r3, [r7, #12]
 8012e6c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8012e6e:	2200      	movs	r2, #0
 8012e70:	2101      	movs	r1, #1
 8012e72:	2043      	movs	r0, #67	; 0x43
 8012e74:	f7f0 ffbb 	bl	8003dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8012e78:	2043      	movs	r0, #67	; 0x43
 8012e7a:	f7f0 ffd4 	bl	8003e26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012e7e:	bf00      	nop
 8012e80:	3728      	adds	r7, #40	; 0x28
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}
 8012e86:	bf00      	nop
 8012e88:	40023800 	.word	0x40023800
 8012e8c:	40020000 	.word	0x40020000

08012e90 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e90:	b580      	push	{r7, lr}
 8012e92:	b082      	sub	sp, #8
 8012e94:	af00      	add	r7, sp, #0
 8012e96:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8012ea4:	4619      	mov	r1, r3
 8012ea6:	4610      	mov	r0, r2
 8012ea8:	f7fa fb91 	bl	800d5ce <USBD_LL_SetupStage>
}
 8012eac:	bf00      	nop
 8012eae:	3708      	adds	r7, #8
 8012eb0:	46bd      	mov	sp, r7
 8012eb2:	bd80      	pop	{r7, pc}

08012eb4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	b082      	sub	sp, #8
 8012eb8:	af00      	add	r7, sp, #0
 8012eba:	6078      	str	r0, [r7, #4]
 8012ebc:	460b      	mov	r3, r1
 8012ebe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8012ec6:	78fa      	ldrb	r2, [r7, #3]
 8012ec8:	6879      	ldr	r1, [r7, #4]
 8012eca:	4613      	mov	r3, r2
 8012ecc:	00db      	lsls	r3, r3, #3
 8012ece:	1a9b      	subs	r3, r3, r2
 8012ed0:	009b      	lsls	r3, r3, #2
 8012ed2:	440b      	add	r3, r1
 8012ed4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8012ed8:	681a      	ldr	r2, [r3, #0]
 8012eda:	78fb      	ldrb	r3, [r7, #3]
 8012edc:	4619      	mov	r1, r3
 8012ede:	f7fa fbc1 	bl	800d664 <USBD_LL_DataOutStage>
}
 8012ee2:	bf00      	nop
 8012ee4:	3708      	adds	r7, #8
 8012ee6:	46bd      	mov	sp, r7
 8012ee8:	bd80      	pop	{r7, pc}

08012eea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012eea:	b580      	push	{r7, lr}
 8012eec:	b082      	sub	sp, #8
 8012eee:	af00      	add	r7, sp, #0
 8012ef0:	6078      	str	r0, [r7, #4]
 8012ef2:	460b      	mov	r3, r1
 8012ef4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8012efc:	78fa      	ldrb	r2, [r7, #3]
 8012efe:	6879      	ldr	r1, [r7, #4]
 8012f00:	4613      	mov	r3, r2
 8012f02:	00db      	lsls	r3, r3, #3
 8012f04:	1a9b      	subs	r3, r3, r2
 8012f06:	009b      	lsls	r3, r3, #2
 8012f08:	440b      	add	r3, r1
 8012f0a:	3348      	adds	r3, #72	; 0x48
 8012f0c:	681a      	ldr	r2, [r3, #0]
 8012f0e:	78fb      	ldrb	r3, [r7, #3]
 8012f10:	4619      	mov	r1, r3
 8012f12:	f7fa fc18 	bl	800d746 <USBD_LL_DataInStage>
}
 8012f16:	bf00      	nop
 8012f18:	3708      	adds	r7, #8
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	bd80      	pop	{r7, pc}

08012f1e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f1e:	b580      	push	{r7, lr}
 8012f20:	b082      	sub	sp, #8
 8012f22:	af00      	add	r7, sp, #0
 8012f24:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8012f2c:	4618      	mov	r0, r3
 8012f2e:	f7fa fd28 	bl	800d982 <USBD_LL_SOF>
}
 8012f32:	bf00      	nop
 8012f34:	3708      	adds	r7, #8
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}

08012f3a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f3a:	b580      	push	{r7, lr}
 8012f3c:	b084      	sub	sp, #16
 8012f3e:	af00      	add	r7, sp, #0
 8012f40:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012f42:	2301      	movs	r3, #1
 8012f44:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	68db      	ldr	r3, [r3, #12]
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d102      	bne.n	8012f54 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8012f4e:	2300      	movs	r3, #0
 8012f50:	73fb      	strb	r3, [r7, #15]
 8012f52:	e008      	b.n	8012f66 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	68db      	ldr	r3, [r3, #12]
 8012f58:	2b02      	cmp	r3, #2
 8012f5a:	d102      	bne.n	8012f62 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8012f5c:	2301      	movs	r3, #1
 8012f5e:	73fb      	strb	r3, [r7, #15]
 8012f60:	e001      	b.n	8012f66 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8012f62:	f7ee fe39 	bl	8001bd8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8012f6c:	7bfa      	ldrb	r2, [r7, #15]
 8012f6e:	4611      	mov	r1, r2
 8012f70:	4618      	mov	r0, r3
 8012f72:	f7fa fcce 	bl	800d912 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	f7fa fc87 	bl	800d890 <USBD_LL_Reset>
}
 8012f82:	bf00      	nop
 8012f84:	3710      	adds	r7, #16
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bd80      	pop	{r7, pc}
	...

08012f8c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b082      	sub	sp, #8
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8012f9a:	4618      	mov	r0, r3
 8012f9c:	f7fa fcc8 	bl	800d930 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	687a      	ldr	r2, [r7, #4]
 8012fac:	6812      	ldr	r2, [r2, #0]
 8012fae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012fb2:	f043 0301 	orr.w	r3, r3, #1
 8012fb6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	6a1b      	ldr	r3, [r3, #32]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d005      	beq.n	8012fcc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012fc0:	4b04      	ldr	r3, [pc, #16]	; (8012fd4 <HAL_PCD_SuspendCallback+0x48>)
 8012fc2:	691b      	ldr	r3, [r3, #16]
 8012fc4:	4a03      	ldr	r2, [pc, #12]	; (8012fd4 <HAL_PCD_SuspendCallback+0x48>)
 8012fc6:	f043 0306 	orr.w	r3, r3, #6
 8012fca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012fcc:	bf00      	nop
 8012fce:	3708      	adds	r7, #8
 8012fd0:	46bd      	mov	sp, r7
 8012fd2:	bd80      	pop	{r7, pc}
 8012fd4:	e000ed00 	.word	0xe000ed00

08012fd8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b082      	sub	sp, #8
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8012fe6:	4618      	mov	r0, r3
 8012fe8:	f7fa fcb6 	bl	800d958 <USBD_LL_Resume>
}
 8012fec:	bf00      	nop
 8012fee:	3708      	adds	r7, #8
 8012ff0:	46bd      	mov	sp, r7
 8012ff2:	bd80      	pop	{r7, pc}

08012ff4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b082      	sub	sp, #8
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	6078      	str	r0, [r7, #4]
 8012ffc:	460b      	mov	r3, r1
 8012ffe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013006:	78fa      	ldrb	r2, [r7, #3]
 8013008:	4611      	mov	r1, r2
 801300a:	4618      	mov	r0, r3
 801300c:	f7fa fcdf 	bl	800d9ce <USBD_LL_IsoOUTIncomplete>
}
 8013010:	bf00      	nop
 8013012:	3708      	adds	r7, #8
 8013014:	46bd      	mov	sp, r7
 8013016:	bd80      	pop	{r7, pc}

08013018 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013018:	b580      	push	{r7, lr}
 801301a:	b082      	sub	sp, #8
 801301c:	af00      	add	r7, sp, #0
 801301e:	6078      	str	r0, [r7, #4]
 8013020:	460b      	mov	r3, r1
 8013022:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801302a:	78fa      	ldrb	r2, [r7, #3]
 801302c:	4611      	mov	r1, r2
 801302e:	4618      	mov	r0, r3
 8013030:	f7fa fcc1 	bl	800d9b6 <USBD_LL_IsoINIncomplete>
}
 8013034:	bf00      	nop
 8013036:	3708      	adds	r7, #8
 8013038:	46bd      	mov	sp, r7
 801303a:	bd80      	pop	{r7, pc}

0801303c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801303c:	b580      	push	{r7, lr}
 801303e:	b082      	sub	sp, #8
 8013040:	af00      	add	r7, sp, #0
 8013042:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801304a:	4618      	mov	r0, r3
 801304c:	f7fa fccb 	bl	800d9e6 <USBD_LL_DevConnected>
}
 8013050:	bf00      	nop
 8013052:	3708      	adds	r7, #8
 8013054:	46bd      	mov	sp, r7
 8013056:	bd80      	pop	{r7, pc}

08013058 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013058:	b580      	push	{r7, lr}
 801305a:	b082      	sub	sp, #8
 801305c:	af00      	add	r7, sp, #0
 801305e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013066:	4618      	mov	r0, r3
 8013068:	f7fa fcc7 	bl	800d9fa <USBD_LL_DevDisconnected>
}
 801306c:	bf00      	nop
 801306e:	3708      	adds	r7, #8
 8013070:	46bd      	mov	sp, r7
 8013072:	bd80      	pop	{r7, pc}

08013074 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b082      	sub	sp, #8
 8013078:	af00      	add	r7, sp, #0
 801307a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	781b      	ldrb	r3, [r3, #0]
 8013080:	2b00      	cmp	r3, #0
 8013082:	d139      	bne.n	80130f8 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8013084:	4a1f      	ldr	r2, [pc, #124]	; (8013104 <USBD_LL_Init+0x90>)
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	4a1d      	ldr	r2, [pc, #116]	; (8013104 <USBD_LL_Init+0x90>)
 8013090:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8013094:	4b1b      	ldr	r3, [pc, #108]	; (8013104 <USBD_LL_Init+0x90>)
 8013096:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801309a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 801309c:	4b19      	ldr	r3, [pc, #100]	; (8013104 <USBD_LL_Init+0x90>)
 801309e:	2204      	movs	r2, #4
 80130a0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80130a2:	4b18      	ldr	r3, [pc, #96]	; (8013104 <USBD_LL_Init+0x90>)
 80130a4:	2202      	movs	r2, #2
 80130a6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80130a8:	4b16      	ldr	r3, [pc, #88]	; (8013104 <USBD_LL_Init+0x90>)
 80130aa:	2200      	movs	r2, #0
 80130ac:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80130ae:	4b15      	ldr	r3, [pc, #84]	; (8013104 <USBD_LL_Init+0x90>)
 80130b0:	2202      	movs	r2, #2
 80130b2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80130b4:	4b13      	ldr	r3, [pc, #76]	; (8013104 <USBD_LL_Init+0x90>)
 80130b6:	2201      	movs	r2, #1
 80130b8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80130ba:	4b12      	ldr	r3, [pc, #72]	; (8013104 <USBD_LL_Init+0x90>)
 80130bc:	2200      	movs	r2, #0
 80130be:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80130c0:	4b10      	ldr	r3, [pc, #64]	; (8013104 <USBD_LL_Init+0x90>)
 80130c2:	2201      	movs	r2, #1
 80130c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80130c6:	4b0f      	ldr	r3, [pc, #60]	; (8013104 <USBD_LL_Init+0x90>)
 80130c8:	2200      	movs	r2, #0
 80130ca:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80130cc:	480d      	ldr	r0, [pc, #52]	; (8013104 <USBD_LL_Init+0x90>)
 80130ce:	f7f2 ffaf 	bl	8006030 <HAL_PCD_Init>
 80130d2:	4603      	mov	r3, r0
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d001      	beq.n	80130dc <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80130d8:	f7ee fd7e 	bl	8001bd8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80130dc:	2180      	movs	r1, #128	; 0x80
 80130de:	4809      	ldr	r0, [pc, #36]	; (8013104 <USBD_LL_Init+0x90>)
 80130e0:	f7f4 f8ec 	bl	80072bc <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80130e4:	2240      	movs	r2, #64	; 0x40
 80130e6:	2100      	movs	r1, #0
 80130e8:	4806      	ldr	r0, [pc, #24]	; (8013104 <USBD_LL_Init+0x90>)
 80130ea:	f7f4 f8a1 	bl	8007230 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80130ee:	2280      	movs	r2, #128	; 0x80
 80130f0:	2101      	movs	r1, #1
 80130f2:	4804      	ldr	r0, [pc, #16]	; (8013104 <USBD_LL_Init+0x90>)
 80130f4:	f7f4 f89c 	bl	8007230 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80130f8:	2300      	movs	r3, #0
}
 80130fa:	4618      	mov	r0, r3
 80130fc:	3708      	adds	r7, #8
 80130fe:	46bd      	mov	sp, r7
 8013100:	bd80      	pop	{r7, pc}
 8013102:	bf00      	nop
 8013104:	20007ee0 	.word	0x20007ee0

08013108 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b084      	sub	sp, #16
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013110:	2300      	movs	r3, #0
 8013112:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013114:	2300      	movs	r3, #0
 8013116:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801311e:	4618      	mov	r0, r3
 8013120:	f7f3 f8a3 	bl	800626a <HAL_PCD_Start>
 8013124:	4603      	mov	r3, r0
 8013126:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013128:	7bfb      	ldrb	r3, [r7, #15]
 801312a:	4618      	mov	r0, r3
 801312c:	f000 f92e 	bl	801338c <USBD_Get_USB_Status>
 8013130:	4603      	mov	r3, r0
 8013132:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013134:	7bbb      	ldrb	r3, [r7, #14]
}
 8013136:	4618      	mov	r0, r3
 8013138:	3710      	adds	r7, #16
 801313a:	46bd      	mov	sp, r7
 801313c:	bd80      	pop	{r7, pc}

0801313e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801313e:	b580      	push	{r7, lr}
 8013140:	b084      	sub	sp, #16
 8013142:	af00      	add	r7, sp, #0
 8013144:	6078      	str	r0, [r7, #4]
 8013146:	4608      	mov	r0, r1
 8013148:	4611      	mov	r1, r2
 801314a:	461a      	mov	r2, r3
 801314c:	4603      	mov	r3, r0
 801314e:	70fb      	strb	r3, [r7, #3]
 8013150:	460b      	mov	r3, r1
 8013152:	70bb      	strb	r3, [r7, #2]
 8013154:	4613      	mov	r3, r2
 8013156:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013158:	2300      	movs	r3, #0
 801315a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801315c:	2300      	movs	r3, #0
 801315e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013166:	78bb      	ldrb	r3, [r7, #2]
 8013168:	883a      	ldrh	r2, [r7, #0]
 801316a:	78f9      	ldrb	r1, [r7, #3]
 801316c:	f7f3 fc68 	bl	8006a40 <HAL_PCD_EP_Open>
 8013170:	4603      	mov	r3, r0
 8013172:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013174:	7bfb      	ldrb	r3, [r7, #15]
 8013176:	4618      	mov	r0, r3
 8013178:	f000 f908 	bl	801338c <USBD_Get_USB_Status>
 801317c:	4603      	mov	r3, r0
 801317e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013180:	7bbb      	ldrb	r3, [r7, #14]
}
 8013182:	4618      	mov	r0, r3
 8013184:	3710      	adds	r7, #16
 8013186:	46bd      	mov	sp, r7
 8013188:	bd80      	pop	{r7, pc}

0801318a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801318a:	b580      	push	{r7, lr}
 801318c:	b084      	sub	sp, #16
 801318e:	af00      	add	r7, sp, #0
 8013190:	6078      	str	r0, [r7, #4]
 8013192:	460b      	mov	r3, r1
 8013194:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013196:	2300      	movs	r3, #0
 8013198:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801319a:	2300      	movs	r3, #0
 801319c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80131a4:	78fa      	ldrb	r2, [r7, #3]
 80131a6:	4611      	mov	r1, r2
 80131a8:	4618      	mov	r0, r3
 80131aa:	f7f3 fcb1 	bl	8006b10 <HAL_PCD_EP_Close>
 80131ae:	4603      	mov	r3, r0
 80131b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80131b2:	7bfb      	ldrb	r3, [r7, #15]
 80131b4:	4618      	mov	r0, r3
 80131b6:	f000 f8e9 	bl	801338c <USBD_Get_USB_Status>
 80131ba:	4603      	mov	r3, r0
 80131bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80131be:	7bbb      	ldrb	r3, [r7, #14]
}
 80131c0:	4618      	mov	r0, r3
 80131c2:	3710      	adds	r7, #16
 80131c4:	46bd      	mov	sp, r7
 80131c6:	bd80      	pop	{r7, pc}

080131c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80131c8:	b580      	push	{r7, lr}
 80131ca:	b084      	sub	sp, #16
 80131cc:	af00      	add	r7, sp, #0
 80131ce:	6078      	str	r0, [r7, #4]
 80131d0:	460b      	mov	r3, r1
 80131d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80131d4:	2300      	movs	r3, #0
 80131d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80131d8:	2300      	movs	r3, #0
 80131da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80131e2:	78fa      	ldrb	r2, [r7, #3]
 80131e4:	4611      	mov	r1, r2
 80131e6:	4618      	mov	r0, r3
 80131e8:	f7f3 fd88 	bl	8006cfc <HAL_PCD_EP_SetStall>
 80131ec:	4603      	mov	r3, r0
 80131ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80131f0:	7bfb      	ldrb	r3, [r7, #15]
 80131f2:	4618      	mov	r0, r3
 80131f4:	f000 f8ca 	bl	801338c <USBD_Get_USB_Status>
 80131f8:	4603      	mov	r3, r0
 80131fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80131fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80131fe:	4618      	mov	r0, r3
 8013200:	3710      	adds	r7, #16
 8013202:	46bd      	mov	sp, r7
 8013204:	bd80      	pop	{r7, pc}

08013206 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013206:	b580      	push	{r7, lr}
 8013208:	b084      	sub	sp, #16
 801320a:	af00      	add	r7, sp, #0
 801320c:	6078      	str	r0, [r7, #4]
 801320e:	460b      	mov	r3, r1
 8013210:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013212:	2300      	movs	r3, #0
 8013214:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013216:	2300      	movs	r3, #0
 8013218:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013220:	78fa      	ldrb	r2, [r7, #3]
 8013222:	4611      	mov	r1, r2
 8013224:	4618      	mov	r0, r3
 8013226:	f7f3 fdcd 	bl	8006dc4 <HAL_PCD_EP_ClrStall>
 801322a:	4603      	mov	r3, r0
 801322c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801322e:	7bfb      	ldrb	r3, [r7, #15]
 8013230:	4618      	mov	r0, r3
 8013232:	f000 f8ab 	bl	801338c <USBD_Get_USB_Status>
 8013236:	4603      	mov	r3, r0
 8013238:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801323a:	7bbb      	ldrb	r3, [r7, #14]
}
 801323c:	4618      	mov	r0, r3
 801323e:	3710      	adds	r7, #16
 8013240:	46bd      	mov	sp, r7
 8013242:	bd80      	pop	{r7, pc}

08013244 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013244:	b480      	push	{r7}
 8013246:	b085      	sub	sp, #20
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
 801324c:	460b      	mov	r3, r1
 801324e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013256:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013258:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801325c:	2b00      	cmp	r3, #0
 801325e:	da0b      	bge.n	8013278 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013260:	78fb      	ldrb	r3, [r7, #3]
 8013262:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013266:	68f9      	ldr	r1, [r7, #12]
 8013268:	4613      	mov	r3, r2
 801326a:	00db      	lsls	r3, r3, #3
 801326c:	1a9b      	subs	r3, r3, r2
 801326e:	009b      	lsls	r3, r3, #2
 8013270:	440b      	add	r3, r1
 8013272:	333e      	adds	r3, #62	; 0x3e
 8013274:	781b      	ldrb	r3, [r3, #0]
 8013276:	e00b      	b.n	8013290 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013278:	78fb      	ldrb	r3, [r7, #3]
 801327a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801327e:	68f9      	ldr	r1, [r7, #12]
 8013280:	4613      	mov	r3, r2
 8013282:	00db      	lsls	r3, r3, #3
 8013284:	1a9b      	subs	r3, r3, r2
 8013286:	009b      	lsls	r3, r3, #2
 8013288:	440b      	add	r3, r1
 801328a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801328e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013290:	4618      	mov	r0, r3
 8013292:	3714      	adds	r7, #20
 8013294:	46bd      	mov	sp, r7
 8013296:	bc80      	pop	{r7}
 8013298:	4770      	bx	lr

0801329a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801329a:	b580      	push	{r7, lr}
 801329c:	b084      	sub	sp, #16
 801329e:	af00      	add	r7, sp, #0
 80132a0:	6078      	str	r0, [r7, #4]
 80132a2:	460b      	mov	r3, r1
 80132a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132a6:	2300      	movs	r3, #0
 80132a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132aa:	2300      	movs	r3, #0
 80132ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80132b4:	78fa      	ldrb	r2, [r7, #3]
 80132b6:	4611      	mov	r1, r2
 80132b8:	4618      	mov	r0, r3
 80132ba:	f7f3 fb9c 	bl	80069f6 <HAL_PCD_SetAddress>
 80132be:	4603      	mov	r3, r0
 80132c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80132c2:	7bfb      	ldrb	r3, [r7, #15]
 80132c4:	4618      	mov	r0, r3
 80132c6:	f000 f861 	bl	801338c <USBD_Get_USB_Status>
 80132ca:	4603      	mov	r3, r0
 80132cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80132ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80132d0:	4618      	mov	r0, r3
 80132d2:	3710      	adds	r7, #16
 80132d4:	46bd      	mov	sp, r7
 80132d6:	bd80      	pop	{r7, pc}

080132d8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80132d8:	b580      	push	{r7, lr}
 80132da:	b086      	sub	sp, #24
 80132dc:	af00      	add	r7, sp, #0
 80132de:	60f8      	str	r0, [r7, #12]
 80132e0:	607a      	str	r2, [r7, #4]
 80132e2:	461a      	mov	r2, r3
 80132e4:	460b      	mov	r3, r1
 80132e6:	72fb      	strb	r3, [r7, #11]
 80132e8:	4613      	mov	r3, r2
 80132ea:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132ec:	2300      	movs	r3, #0
 80132ee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132f0:	2300      	movs	r3, #0
 80132f2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80132fa:	893b      	ldrh	r3, [r7, #8]
 80132fc:	7af9      	ldrb	r1, [r7, #11]
 80132fe:	687a      	ldr	r2, [r7, #4]
 8013300:	f7f3 fcb2 	bl	8006c68 <HAL_PCD_EP_Transmit>
 8013304:	4603      	mov	r3, r0
 8013306:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013308:	7dfb      	ldrb	r3, [r7, #23]
 801330a:	4618      	mov	r0, r3
 801330c:	f000 f83e 	bl	801338c <USBD_Get_USB_Status>
 8013310:	4603      	mov	r3, r0
 8013312:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013314:	7dbb      	ldrb	r3, [r7, #22]
}
 8013316:	4618      	mov	r0, r3
 8013318:	3718      	adds	r7, #24
 801331a:	46bd      	mov	sp, r7
 801331c:	bd80      	pop	{r7, pc}

0801331e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801331e:	b580      	push	{r7, lr}
 8013320:	b086      	sub	sp, #24
 8013322:	af00      	add	r7, sp, #0
 8013324:	60f8      	str	r0, [r7, #12]
 8013326:	607a      	str	r2, [r7, #4]
 8013328:	461a      	mov	r2, r3
 801332a:	460b      	mov	r3, r1
 801332c:	72fb      	strb	r3, [r7, #11]
 801332e:	4613      	mov	r3, r2
 8013330:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013332:	2300      	movs	r3, #0
 8013334:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013336:	2300      	movs	r3, #0
 8013338:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013340:	893b      	ldrh	r3, [r7, #8]
 8013342:	7af9      	ldrb	r1, [r7, #11]
 8013344:	687a      	ldr	r2, [r7, #4]
 8013346:	f7f3 fc2d 	bl	8006ba4 <HAL_PCD_EP_Receive>
 801334a:	4603      	mov	r3, r0
 801334c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801334e:	7dfb      	ldrb	r3, [r7, #23]
 8013350:	4618      	mov	r0, r3
 8013352:	f000 f81b 	bl	801338c <USBD_Get_USB_Status>
 8013356:	4603      	mov	r3, r0
 8013358:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801335a:	7dbb      	ldrb	r3, [r7, #22]
}
 801335c:	4618      	mov	r0, r3
 801335e:	3718      	adds	r7, #24
 8013360:	46bd      	mov	sp, r7
 8013362:	bd80      	pop	{r7, pc}

08013364 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b082      	sub	sp, #8
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
 801336c:	460b      	mov	r3, r1
 801336e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013376:	78fa      	ldrb	r2, [r7, #3]
 8013378:	4611      	mov	r1, r2
 801337a:	4618      	mov	r0, r3
 801337c:	f7f3 fc5d 	bl	8006c3a <HAL_PCD_EP_GetRxCount>
 8013380:	4603      	mov	r3, r0
}
 8013382:	4618      	mov	r0, r3
 8013384:	3708      	adds	r7, #8
 8013386:	46bd      	mov	sp, r7
 8013388:	bd80      	pop	{r7, pc}
	...

0801338c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801338c:	b480      	push	{r7}
 801338e:	b085      	sub	sp, #20
 8013390:	af00      	add	r7, sp, #0
 8013392:	4603      	mov	r3, r0
 8013394:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013396:	2300      	movs	r3, #0
 8013398:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801339a:	79fb      	ldrb	r3, [r7, #7]
 801339c:	2b03      	cmp	r3, #3
 801339e:	d817      	bhi.n	80133d0 <USBD_Get_USB_Status+0x44>
 80133a0:	a201      	add	r2, pc, #4	; (adr r2, 80133a8 <USBD_Get_USB_Status+0x1c>)
 80133a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133a6:	bf00      	nop
 80133a8:	080133b9 	.word	0x080133b9
 80133ac:	080133bf 	.word	0x080133bf
 80133b0:	080133c5 	.word	0x080133c5
 80133b4:	080133cb 	.word	0x080133cb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80133b8:	2300      	movs	r3, #0
 80133ba:	73fb      	strb	r3, [r7, #15]
    break;
 80133bc:	e00b      	b.n	80133d6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80133be:	2302      	movs	r3, #2
 80133c0:	73fb      	strb	r3, [r7, #15]
    break;
 80133c2:	e008      	b.n	80133d6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80133c4:	2301      	movs	r3, #1
 80133c6:	73fb      	strb	r3, [r7, #15]
    break;
 80133c8:	e005      	b.n	80133d6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80133ca:	2302      	movs	r3, #2
 80133cc:	73fb      	strb	r3, [r7, #15]
    break;
 80133ce:	e002      	b.n	80133d6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80133d0:	2302      	movs	r3, #2
 80133d2:	73fb      	strb	r3, [r7, #15]
    break;
 80133d4:	bf00      	nop
  }
  return usb_status;
 80133d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80133d8:	4618      	mov	r0, r3
 80133da:	3714      	adds	r7, #20
 80133dc:	46bd      	mov	sp, r7
 80133de:	bc80      	pop	{r7}
 80133e0:	4770      	bx	lr
 80133e2:	bf00      	nop

080133e4 <atoi>:
 80133e4:	220a      	movs	r2, #10
 80133e6:	2100      	movs	r1, #0
 80133e8:	f000 be10 	b.w	801400c <strtol>

080133ec <__libc_init_array>:
 80133ec:	b570      	push	{r4, r5, r6, lr}
 80133ee:	2500      	movs	r5, #0
 80133f0:	4e0c      	ldr	r6, [pc, #48]	; (8013424 <__libc_init_array+0x38>)
 80133f2:	4c0d      	ldr	r4, [pc, #52]	; (8013428 <__libc_init_array+0x3c>)
 80133f4:	1ba4      	subs	r4, r4, r6
 80133f6:	10a4      	asrs	r4, r4, #2
 80133f8:	42a5      	cmp	r5, r4
 80133fa:	d109      	bne.n	8013410 <__libc_init_array+0x24>
 80133fc:	f002 fdae 	bl	8015f5c <_init>
 8013400:	2500      	movs	r5, #0
 8013402:	4e0a      	ldr	r6, [pc, #40]	; (801342c <__libc_init_array+0x40>)
 8013404:	4c0a      	ldr	r4, [pc, #40]	; (8013430 <__libc_init_array+0x44>)
 8013406:	1ba4      	subs	r4, r4, r6
 8013408:	10a4      	asrs	r4, r4, #2
 801340a:	42a5      	cmp	r5, r4
 801340c:	d105      	bne.n	801341a <__libc_init_array+0x2e>
 801340e:	bd70      	pop	{r4, r5, r6, pc}
 8013410:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013414:	4798      	blx	r3
 8013416:	3501      	adds	r5, #1
 8013418:	e7ee      	b.n	80133f8 <__libc_init_array+0xc>
 801341a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801341e:	4798      	blx	r3
 8013420:	3501      	adds	r5, #1
 8013422:	e7f2      	b.n	801340a <__libc_init_array+0x1e>
 8013424:	08017498 	.word	0x08017498
 8013428:	08017498 	.word	0x08017498
 801342c:	08017498 	.word	0x08017498
 8013430:	0801749c 	.word	0x0801749c

08013434 <malloc>:
 8013434:	4b02      	ldr	r3, [pc, #8]	; (8013440 <malloc+0xc>)
 8013436:	4601      	mov	r1, r0
 8013438:	6818      	ldr	r0, [r3, #0]
 801343a:	f000 b879 	b.w	8013530 <_malloc_r>
 801343e:	bf00      	nop
 8013440:	2000026c 	.word	0x2000026c

08013444 <free>:
 8013444:	4b02      	ldr	r3, [pc, #8]	; (8013450 <free+0xc>)
 8013446:	4601      	mov	r1, r0
 8013448:	6818      	ldr	r0, [r3, #0]
 801344a:	f000 b825 	b.w	8013498 <_free_r>
 801344e:	bf00      	nop
 8013450:	2000026c 	.word	0x2000026c

08013454 <memcmp>:
 8013454:	b530      	push	{r4, r5, lr}
 8013456:	2400      	movs	r4, #0
 8013458:	42a2      	cmp	r2, r4
 801345a:	d101      	bne.n	8013460 <memcmp+0xc>
 801345c:	2000      	movs	r0, #0
 801345e:	e007      	b.n	8013470 <memcmp+0x1c>
 8013460:	5d03      	ldrb	r3, [r0, r4]
 8013462:	3401      	adds	r4, #1
 8013464:	190d      	adds	r5, r1, r4
 8013466:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801346a:	42ab      	cmp	r3, r5
 801346c:	d0f4      	beq.n	8013458 <memcmp+0x4>
 801346e:	1b58      	subs	r0, r3, r5
 8013470:	bd30      	pop	{r4, r5, pc}

08013472 <memcpy>:
 8013472:	b510      	push	{r4, lr}
 8013474:	1e43      	subs	r3, r0, #1
 8013476:	440a      	add	r2, r1
 8013478:	4291      	cmp	r1, r2
 801347a:	d100      	bne.n	801347e <memcpy+0xc>
 801347c:	bd10      	pop	{r4, pc}
 801347e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013482:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013486:	e7f7      	b.n	8013478 <memcpy+0x6>

08013488 <memset>:
 8013488:	4603      	mov	r3, r0
 801348a:	4402      	add	r2, r0
 801348c:	4293      	cmp	r3, r2
 801348e:	d100      	bne.n	8013492 <memset+0xa>
 8013490:	4770      	bx	lr
 8013492:	f803 1b01 	strb.w	r1, [r3], #1
 8013496:	e7f9      	b.n	801348c <memset+0x4>

08013498 <_free_r>:
 8013498:	b538      	push	{r3, r4, r5, lr}
 801349a:	4605      	mov	r5, r0
 801349c:	2900      	cmp	r1, #0
 801349e:	d043      	beq.n	8013528 <_free_r+0x90>
 80134a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134a4:	1f0c      	subs	r4, r1, #4
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	bfb8      	it	lt
 80134aa:	18e4      	addlt	r4, r4, r3
 80134ac:	f001 fd04 	bl	8014eb8 <__malloc_lock>
 80134b0:	4a1e      	ldr	r2, [pc, #120]	; (801352c <_free_r+0x94>)
 80134b2:	6813      	ldr	r3, [r2, #0]
 80134b4:	4610      	mov	r0, r2
 80134b6:	b933      	cbnz	r3, 80134c6 <_free_r+0x2e>
 80134b8:	6063      	str	r3, [r4, #4]
 80134ba:	6014      	str	r4, [r2, #0]
 80134bc:	4628      	mov	r0, r5
 80134be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134c2:	f001 bcfa 	b.w	8014eba <__malloc_unlock>
 80134c6:	42a3      	cmp	r3, r4
 80134c8:	d90b      	bls.n	80134e2 <_free_r+0x4a>
 80134ca:	6821      	ldr	r1, [r4, #0]
 80134cc:	1862      	adds	r2, r4, r1
 80134ce:	4293      	cmp	r3, r2
 80134d0:	bf01      	itttt	eq
 80134d2:	681a      	ldreq	r2, [r3, #0]
 80134d4:	685b      	ldreq	r3, [r3, #4]
 80134d6:	1852      	addeq	r2, r2, r1
 80134d8:	6022      	streq	r2, [r4, #0]
 80134da:	6063      	str	r3, [r4, #4]
 80134dc:	6004      	str	r4, [r0, #0]
 80134de:	e7ed      	b.n	80134bc <_free_r+0x24>
 80134e0:	4613      	mov	r3, r2
 80134e2:	685a      	ldr	r2, [r3, #4]
 80134e4:	b10a      	cbz	r2, 80134ea <_free_r+0x52>
 80134e6:	42a2      	cmp	r2, r4
 80134e8:	d9fa      	bls.n	80134e0 <_free_r+0x48>
 80134ea:	6819      	ldr	r1, [r3, #0]
 80134ec:	1858      	adds	r0, r3, r1
 80134ee:	42a0      	cmp	r0, r4
 80134f0:	d10b      	bne.n	801350a <_free_r+0x72>
 80134f2:	6820      	ldr	r0, [r4, #0]
 80134f4:	4401      	add	r1, r0
 80134f6:	1858      	adds	r0, r3, r1
 80134f8:	4282      	cmp	r2, r0
 80134fa:	6019      	str	r1, [r3, #0]
 80134fc:	d1de      	bne.n	80134bc <_free_r+0x24>
 80134fe:	6810      	ldr	r0, [r2, #0]
 8013500:	6852      	ldr	r2, [r2, #4]
 8013502:	4401      	add	r1, r0
 8013504:	6019      	str	r1, [r3, #0]
 8013506:	605a      	str	r2, [r3, #4]
 8013508:	e7d8      	b.n	80134bc <_free_r+0x24>
 801350a:	d902      	bls.n	8013512 <_free_r+0x7a>
 801350c:	230c      	movs	r3, #12
 801350e:	602b      	str	r3, [r5, #0]
 8013510:	e7d4      	b.n	80134bc <_free_r+0x24>
 8013512:	6820      	ldr	r0, [r4, #0]
 8013514:	1821      	adds	r1, r4, r0
 8013516:	428a      	cmp	r2, r1
 8013518:	bf01      	itttt	eq
 801351a:	6811      	ldreq	r1, [r2, #0]
 801351c:	6852      	ldreq	r2, [r2, #4]
 801351e:	1809      	addeq	r1, r1, r0
 8013520:	6021      	streq	r1, [r4, #0]
 8013522:	6062      	str	r2, [r4, #4]
 8013524:	605c      	str	r4, [r3, #4]
 8013526:	e7c9      	b.n	80134bc <_free_r+0x24>
 8013528:	bd38      	pop	{r3, r4, r5, pc}
 801352a:	bf00      	nop
 801352c:	200005a0 	.word	0x200005a0

08013530 <_malloc_r>:
 8013530:	b570      	push	{r4, r5, r6, lr}
 8013532:	1ccd      	adds	r5, r1, #3
 8013534:	f025 0503 	bic.w	r5, r5, #3
 8013538:	3508      	adds	r5, #8
 801353a:	2d0c      	cmp	r5, #12
 801353c:	bf38      	it	cc
 801353e:	250c      	movcc	r5, #12
 8013540:	2d00      	cmp	r5, #0
 8013542:	4606      	mov	r6, r0
 8013544:	db01      	blt.n	801354a <_malloc_r+0x1a>
 8013546:	42a9      	cmp	r1, r5
 8013548:	d903      	bls.n	8013552 <_malloc_r+0x22>
 801354a:	230c      	movs	r3, #12
 801354c:	6033      	str	r3, [r6, #0]
 801354e:	2000      	movs	r0, #0
 8013550:	bd70      	pop	{r4, r5, r6, pc}
 8013552:	f001 fcb1 	bl	8014eb8 <__malloc_lock>
 8013556:	4a21      	ldr	r2, [pc, #132]	; (80135dc <_malloc_r+0xac>)
 8013558:	6814      	ldr	r4, [r2, #0]
 801355a:	4621      	mov	r1, r4
 801355c:	b991      	cbnz	r1, 8013584 <_malloc_r+0x54>
 801355e:	4c20      	ldr	r4, [pc, #128]	; (80135e0 <_malloc_r+0xb0>)
 8013560:	6823      	ldr	r3, [r4, #0]
 8013562:	b91b      	cbnz	r3, 801356c <_malloc_r+0x3c>
 8013564:	4630      	mov	r0, r6
 8013566:	f000 fca5 	bl	8013eb4 <_sbrk_r>
 801356a:	6020      	str	r0, [r4, #0]
 801356c:	4629      	mov	r1, r5
 801356e:	4630      	mov	r0, r6
 8013570:	f000 fca0 	bl	8013eb4 <_sbrk_r>
 8013574:	1c43      	adds	r3, r0, #1
 8013576:	d124      	bne.n	80135c2 <_malloc_r+0x92>
 8013578:	230c      	movs	r3, #12
 801357a:	4630      	mov	r0, r6
 801357c:	6033      	str	r3, [r6, #0]
 801357e:	f001 fc9c 	bl	8014eba <__malloc_unlock>
 8013582:	e7e4      	b.n	801354e <_malloc_r+0x1e>
 8013584:	680b      	ldr	r3, [r1, #0]
 8013586:	1b5b      	subs	r3, r3, r5
 8013588:	d418      	bmi.n	80135bc <_malloc_r+0x8c>
 801358a:	2b0b      	cmp	r3, #11
 801358c:	d90f      	bls.n	80135ae <_malloc_r+0x7e>
 801358e:	600b      	str	r3, [r1, #0]
 8013590:	18cc      	adds	r4, r1, r3
 8013592:	50cd      	str	r5, [r1, r3]
 8013594:	4630      	mov	r0, r6
 8013596:	f001 fc90 	bl	8014eba <__malloc_unlock>
 801359a:	f104 000b 	add.w	r0, r4, #11
 801359e:	1d23      	adds	r3, r4, #4
 80135a0:	f020 0007 	bic.w	r0, r0, #7
 80135a4:	1ac3      	subs	r3, r0, r3
 80135a6:	d0d3      	beq.n	8013550 <_malloc_r+0x20>
 80135a8:	425a      	negs	r2, r3
 80135aa:	50e2      	str	r2, [r4, r3]
 80135ac:	e7d0      	b.n	8013550 <_malloc_r+0x20>
 80135ae:	684b      	ldr	r3, [r1, #4]
 80135b0:	428c      	cmp	r4, r1
 80135b2:	bf16      	itet	ne
 80135b4:	6063      	strne	r3, [r4, #4]
 80135b6:	6013      	streq	r3, [r2, #0]
 80135b8:	460c      	movne	r4, r1
 80135ba:	e7eb      	b.n	8013594 <_malloc_r+0x64>
 80135bc:	460c      	mov	r4, r1
 80135be:	6849      	ldr	r1, [r1, #4]
 80135c0:	e7cc      	b.n	801355c <_malloc_r+0x2c>
 80135c2:	1cc4      	adds	r4, r0, #3
 80135c4:	f024 0403 	bic.w	r4, r4, #3
 80135c8:	42a0      	cmp	r0, r4
 80135ca:	d005      	beq.n	80135d8 <_malloc_r+0xa8>
 80135cc:	1a21      	subs	r1, r4, r0
 80135ce:	4630      	mov	r0, r6
 80135d0:	f000 fc70 	bl	8013eb4 <_sbrk_r>
 80135d4:	3001      	adds	r0, #1
 80135d6:	d0cf      	beq.n	8013578 <_malloc_r+0x48>
 80135d8:	6025      	str	r5, [r4, #0]
 80135da:	e7db      	b.n	8013594 <_malloc_r+0x64>
 80135dc:	200005a0 	.word	0x200005a0
 80135e0:	200005a4 	.word	0x200005a4

080135e4 <__cvt>:
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80135ea:	461e      	mov	r6, r3
 80135ec:	bfbb      	ittet	lt
 80135ee:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80135f2:	461e      	movlt	r6, r3
 80135f4:	2300      	movge	r3, #0
 80135f6:	232d      	movlt	r3, #45	; 0x2d
 80135f8:	b088      	sub	sp, #32
 80135fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80135fc:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8013600:	f027 0720 	bic.w	r7, r7, #32
 8013604:	2f46      	cmp	r7, #70	; 0x46
 8013606:	4614      	mov	r4, r2
 8013608:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801360a:	700b      	strb	r3, [r1, #0]
 801360c:	d004      	beq.n	8013618 <__cvt+0x34>
 801360e:	2f45      	cmp	r7, #69	; 0x45
 8013610:	d100      	bne.n	8013614 <__cvt+0x30>
 8013612:	3501      	adds	r5, #1
 8013614:	2302      	movs	r3, #2
 8013616:	e000      	b.n	801361a <__cvt+0x36>
 8013618:	2303      	movs	r3, #3
 801361a:	aa07      	add	r2, sp, #28
 801361c:	9204      	str	r2, [sp, #16]
 801361e:	aa06      	add	r2, sp, #24
 8013620:	e9cd a202 	strd	sl, r2, [sp, #8]
 8013624:	e9cd 3500 	strd	r3, r5, [sp]
 8013628:	4622      	mov	r2, r4
 801362a:	4633      	mov	r3, r6
 801362c:	f000 fd94 	bl	8014158 <_dtoa_r>
 8013630:	2f47      	cmp	r7, #71	; 0x47
 8013632:	4680      	mov	r8, r0
 8013634:	d102      	bne.n	801363c <__cvt+0x58>
 8013636:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013638:	07db      	lsls	r3, r3, #31
 801363a:	d526      	bpl.n	801368a <__cvt+0xa6>
 801363c:	2f46      	cmp	r7, #70	; 0x46
 801363e:	eb08 0905 	add.w	r9, r8, r5
 8013642:	d111      	bne.n	8013668 <__cvt+0x84>
 8013644:	f898 3000 	ldrb.w	r3, [r8]
 8013648:	2b30      	cmp	r3, #48	; 0x30
 801364a:	d10a      	bne.n	8013662 <__cvt+0x7e>
 801364c:	2200      	movs	r2, #0
 801364e:	2300      	movs	r3, #0
 8013650:	4620      	mov	r0, r4
 8013652:	4631      	mov	r1, r6
 8013654:	f7ed f9e4 	bl	8000a20 <__aeabi_dcmpeq>
 8013658:	b918      	cbnz	r0, 8013662 <__cvt+0x7e>
 801365a:	f1c5 0501 	rsb	r5, r5, #1
 801365e:	f8ca 5000 	str.w	r5, [sl]
 8013662:	f8da 3000 	ldr.w	r3, [sl]
 8013666:	4499      	add	r9, r3
 8013668:	2200      	movs	r2, #0
 801366a:	2300      	movs	r3, #0
 801366c:	4620      	mov	r0, r4
 801366e:	4631      	mov	r1, r6
 8013670:	f7ed f9d6 	bl	8000a20 <__aeabi_dcmpeq>
 8013674:	b938      	cbnz	r0, 8013686 <__cvt+0xa2>
 8013676:	2230      	movs	r2, #48	; 0x30
 8013678:	9b07      	ldr	r3, [sp, #28]
 801367a:	454b      	cmp	r3, r9
 801367c:	d205      	bcs.n	801368a <__cvt+0xa6>
 801367e:	1c59      	adds	r1, r3, #1
 8013680:	9107      	str	r1, [sp, #28]
 8013682:	701a      	strb	r2, [r3, #0]
 8013684:	e7f8      	b.n	8013678 <__cvt+0x94>
 8013686:	f8cd 901c 	str.w	r9, [sp, #28]
 801368a:	4640      	mov	r0, r8
 801368c:	9b07      	ldr	r3, [sp, #28]
 801368e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013690:	eba3 0308 	sub.w	r3, r3, r8
 8013694:	6013      	str	r3, [r2, #0]
 8013696:	b008      	add	sp, #32
 8013698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0801369c <__exponent>:
 801369c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801369e:	2900      	cmp	r1, #0
 80136a0:	bfb4      	ite	lt
 80136a2:	232d      	movlt	r3, #45	; 0x2d
 80136a4:	232b      	movge	r3, #43	; 0x2b
 80136a6:	4604      	mov	r4, r0
 80136a8:	bfb8      	it	lt
 80136aa:	4249      	neglt	r1, r1
 80136ac:	2909      	cmp	r1, #9
 80136ae:	f804 2b02 	strb.w	r2, [r4], #2
 80136b2:	7043      	strb	r3, [r0, #1]
 80136b4:	dd21      	ble.n	80136fa <__exponent+0x5e>
 80136b6:	f10d 0307 	add.w	r3, sp, #7
 80136ba:	461f      	mov	r7, r3
 80136bc:	260a      	movs	r6, #10
 80136be:	fb91 f5f6 	sdiv	r5, r1, r6
 80136c2:	fb06 1115 	mls	r1, r6, r5, r1
 80136c6:	2d09      	cmp	r5, #9
 80136c8:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80136cc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80136d0:	f103 32ff 	add.w	r2, r3, #4294967295
 80136d4:	4629      	mov	r1, r5
 80136d6:	dc09      	bgt.n	80136ec <__exponent+0x50>
 80136d8:	3130      	adds	r1, #48	; 0x30
 80136da:	3b02      	subs	r3, #2
 80136dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80136e0:	42bb      	cmp	r3, r7
 80136e2:	4622      	mov	r2, r4
 80136e4:	d304      	bcc.n	80136f0 <__exponent+0x54>
 80136e6:	1a10      	subs	r0, r2, r0
 80136e8:	b003      	add	sp, #12
 80136ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80136ec:	4613      	mov	r3, r2
 80136ee:	e7e6      	b.n	80136be <__exponent+0x22>
 80136f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80136f4:	f804 2b01 	strb.w	r2, [r4], #1
 80136f8:	e7f2      	b.n	80136e0 <__exponent+0x44>
 80136fa:	2330      	movs	r3, #48	; 0x30
 80136fc:	4419      	add	r1, r3
 80136fe:	7083      	strb	r3, [r0, #2]
 8013700:	1d02      	adds	r2, r0, #4
 8013702:	70c1      	strb	r1, [r0, #3]
 8013704:	e7ef      	b.n	80136e6 <__exponent+0x4a>
	...

08013708 <_printf_float>:
 8013708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801370c:	b091      	sub	sp, #68	; 0x44
 801370e:	460c      	mov	r4, r1
 8013710:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8013712:	4693      	mov	fp, r2
 8013714:	461e      	mov	r6, r3
 8013716:	4605      	mov	r5, r0
 8013718:	f001 fba0 	bl	8014e5c <_localeconv_r>
 801371c:	6803      	ldr	r3, [r0, #0]
 801371e:	4618      	mov	r0, r3
 8013720:	9309      	str	r3, [sp, #36]	; 0x24
 8013722:	f7ec fd51 	bl	80001c8 <strlen>
 8013726:	2300      	movs	r3, #0
 8013728:	930e      	str	r3, [sp, #56]	; 0x38
 801372a:	683b      	ldr	r3, [r7, #0]
 801372c:	900a      	str	r0, [sp, #40]	; 0x28
 801372e:	3307      	adds	r3, #7
 8013730:	f023 0307 	bic.w	r3, r3, #7
 8013734:	f103 0208 	add.w	r2, r3, #8
 8013738:	f894 8018 	ldrb.w	r8, [r4, #24]
 801373c:	f8d4 a000 	ldr.w	sl, [r4]
 8013740:	603a      	str	r2, [r7, #0]
 8013742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013746:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801374a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 801374e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013752:	930b      	str	r3, [sp, #44]	; 0x2c
 8013754:	f04f 32ff 	mov.w	r2, #4294967295
 8013758:	4ba6      	ldr	r3, [pc, #664]	; (80139f4 <_printf_float+0x2ec>)
 801375a:	4638      	mov	r0, r7
 801375c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801375e:	f7ed f991 	bl	8000a84 <__aeabi_dcmpun>
 8013762:	bb68      	cbnz	r0, 80137c0 <_printf_float+0xb8>
 8013764:	f04f 32ff 	mov.w	r2, #4294967295
 8013768:	4ba2      	ldr	r3, [pc, #648]	; (80139f4 <_printf_float+0x2ec>)
 801376a:	4638      	mov	r0, r7
 801376c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801376e:	f7ed f96b 	bl	8000a48 <__aeabi_dcmple>
 8013772:	bb28      	cbnz	r0, 80137c0 <_printf_float+0xb8>
 8013774:	2200      	movs	r2, #0
 8013776:	2300      	movs	r3, #0
 8013778:	4638      	mov	r0, r7
 801377a:	4649      	mov	r1, r9
 801377c:	f7ed f95a 	bl	8000a34 <__aeabi_dcmplt>
 8013780:	b110      	cbz	r0, 8013788 <_printf_float+0x80>
 8013782:	232d      	movs	r3, #45	; 0x2d
 8013784:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013788:	4f9b      	ldr	r7, [pc, #620]	; (80139f8 <_printf_float+0x2f0>)
 801378a:	4b9c      	ldr	r3, [pc, #624]	; (80139fc <_printf_float+0x2f4>)
 801378c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013790:	bf98      	it	ls
 8013792:	461f      	movls	r7, r3
 8013794:	2303      	movs	r3, #3
 8013796:	f04f 0900 	mov.w	r9, #0
 801379a:	6123      	str	r3, [r4, #16]
 801379c:	f02a 0304 	bic.w	r3, sl, #4
 80137a0:	6023      	str	r3, [r4, #0]
 80137a2:	9600      	str	r6, [sp, #0]
 80137a4:	465b      	mov	r3, fp
 80137a6:	aa0f      	add	r2, sp, #60	; 0x3c
 80137a8:	4621      	mov	r1, r4
 80137aa:	4628      	mov	r0, r5
 80137ac:	f000 f9e2 	bl	8013b74 <_printf_common>
 80137b0:	3001      	adds	r0, #1
 80137b2:	f040 8090 	bne.w	80138d6 <_printf_float+0x1ce>
 80137b6:	f04f 30ff 	mov.w	r0, #4294967295
 80137ba:	b011      	add	sp, #68	; 0x44
 80137bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137c0:	463a      	mov	r2, r7
 80137c2:	464b      	mov	r3, r9
 80137c4:	4638      	mov	r0, r7
 80137c6:	4649      	mov	r1, r9
 80137c8:	f7ed f95c 	bl	8000a84 <__aeabi_dcmpun>
 80137cc:	b110      	cbz	r0, 80137d4 <_printf_float+0xcc>
 80137ce:	4f8c      	ldr	r7, [pc, #560]	; (8013a00 <_printf_float+0x2f8>)
 80137d0:	4b8c      	ldr	r3, [pc, #560]	; (8013a04 <_printf_float+0x2fc>)
 80137d2:	e7db      	b.n	801378c <_printf_float+0x84>
 80137d4:	6863      	ldr	r3, [r4, #4]
 80137d6:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80137da:	1c59      	adds	r1, r3, #1
 80137dc:	a80d      	add	r0, sp, #52	; 0x34
 80137de:	a90e      	add	r1, sp, #56	; 0x38
 80137e0:	d140      	bne.n	8013864 <_printf_float+0x15c>
 80137e2:	2306      	movs	r3, #6
 80137e4:	6063      	str	r3, [r4, #4]
 80137e6:	f04f 0c00 	mov.w	ip, #0
 80137ea:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80137ee:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80137f2:	6863      	ldr	r3, [r4, #4]
 80137f4:	6022      	str	r2, [r4, #0]
 80137f6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80137fa:	9300      	str	r3, [sp, #0]
 80137fc:	463a      	mov	r2, r7
 80137fe:	464b      	mov	r3, r9
 8013800:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8013804:	4628      	mov	r0, r5
 8013806:	f7ff feed 	bl	80135e4 <__cvt>
 801380a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 801380e:	2b47      	cmp	r3, #71	; 0x47
 8013810:	4607      	mov	r7, r0
 8013812:	d109      	bne.n	8013828 <_printf_float+0x120>
 8013814:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013816:	1cd8      	adds	r0, r3, #3
 8013818:	db02      	blt.n	8013820 <_printf_float+0x118>
 801381a:	6862      	ldr	r2, [r4, #4]
 801381c:	4293      	cmp	r3, r2
 801381e:	dd47      	ble.n	80138b0 <_printf_float+0x1a8>
 8013820:	f1a8 0802 	sub.w	r8, r8, #2
 8013824:	fa5f f888 	uxtb.w	r8, r8
 8013828:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801382c:	990d      	ldr	r1, [sp, #52]	; 0x34
 801382e:	d824      	bhi.n	801387a <_printf_float+0x172>
 8013830:	3901      	subs	r1, #1
 8013832:	4642      	mov	r2, r8
 8013834:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013838:	910d      	str	r1, [sp, #52]	; 0x34
 801383a:	f7ff ff2f 	bl	801369c <__exponent>
 801383e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013840:	4681      	mov	r9, r0
 8013842:	1813      	adds	r3, r2, r0
 8013844:	2a01      	cmp	r2, #1
 8013846:	6123      	str	r3, [r4, #16]
 8013848:	dc02      	bgt.n	8013850 <_printf_float+0x148>
 801384a:	6822      	ldr	r2, [r4, #0]
 801384c:	07d1      	lsls	r1, r2, #31
 801384e:	d501      	bpl.n	8013854 <_printf_float+0x14c>
 8013850:	3301      	adds	r3, #1
 8013852:	6123      	str	r3, [r4, #16]
 8013854:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8013858:	2b00      	cmp	r3, #0
 801385a:	d0a2      	beq.n	80137a2 <_printf_float+0x9a>
 801385c:	232d      	movs	r3, #45	; 0x2d
 801385e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013862:	e79e      	b.n	80137a2 <_printf_float+0x9a>
 8013864:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8013868:	f000 816e 	beq.w	8013b48 <_printf_float+0x440>
 801386c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013870:	d1b9      	bne.n	80137e6 <_printf_float+0xde>
 8013872:	2b00      	cmp	r3, #0
 8013874:	d1b7      	bne.n	80137e6 <_printf_float+0xde>
 8013876:	2301      	movs	r3, #1
 8013878:	e7b4      	b.n	80137e4 <_printf_float+0xdc>
 801387a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 801387e:	d119      	bne.n	80138b4 <_printf_float+0x1ac>
 8013880:	2900      	cmp	r1, #0
 8013882:	6863      	ldr	r3, [r4, #4]
 8013884:	dd0c      	ble.n	80138a0 <_printf_float+0x198>
 8013886:	6121      	str	r1, [r4, #16]
 8013888:	b913      	cbnz	r3, 8013890 <_printf_float+0x188>
 801388a:	6822      	ldr	r2, [r4, #0]
 801388c:	07d2      	lsls	r2, r2, #31
 801388e:	d502      	bpl.n	8013896 <_printf_float+0x18e>
 8013890:	3301      	adds	r3, #1
 8013892:	440b      	add	r3, r1
 8013894:	6123      	str	r3, [r4, #16]
 8013896:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013898:	f04f 0900 	mov.w	r9, #0
 801389c:	65a3      	str	r3, [r4, #88]	; 0x58
 801389e:	e7d9      	b.n	8013854 <_printf_float+0x14c>
 80138a0:	b913      	cbnz	r3, 80138a8 <_printf_float+0x1a0>
 80138a2:	6822      	ldr	r2, [r4, #0]
 80138a4:	07d0      	lsls	r0, r2, #31
 80138a6:	d501      	bpl.n	80138ac <_printf_float+0x1a4>
 80138a8:	3302      	adds	r3, #2
 80138aa:	e7f3      	b.n	8013894 <_printf_float+0x18c>
 80138ac:	2301      	movs	r3, #1
 80138ae:	e7f1      	b.n	8013894 <_printf_float+0x18c>
 80138b0:	f04f 0867 	mov.w	r8, #103	; 0x67
 80138b4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80138b8:	4293      	cmp	r3, r2
 80138ba:	db05      	blt.n	80138c8 <_printf_float+0x1c0>
 80138bc:	6822      	ldr	r2, [r4, #0]
 80138be:	6123      	str	r3, [r4, #16]
 80138c0:	07d1      	lsls	r1, r2, #31
 80138c2:	d5e8      	bpl.n	8013896 <_printf_float+0x18e>
 80138c4:	3301      	adds	r3, #1
 80138c6:	e7e5      	b.n	8013894 <_printf_float+0x18c>
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	bfcc      	ite	gt
 80138cc:	2301      	movgt	r3, #1
 80138ce:	f1c3 0302 	rsble	r3, r3, #2
 80138d2:	4413      	add	r3, r2
 80138d4:	e7de      	b.n	8013894 <_printf_float+0x18c>
 80138d6:	6823      	ldr	r3, [r4, #0]
 80138d8:	055a      	lsls	r2, r3, #21
 80138da:	d407      	bmi.n	80138ec <_printf_float+0x1e4>
 80138dc:	6923      	ldr	r3, [r4, #16]
 80138de:	463a      	mov	r2, r7
 80138e0:	4659      	mov	r1, fp
 80138e2:	4628      	mov	r0, r5
 80138e4:	47b0      	blx	r6
 80138e6:	3001      	adds	r0, #1
 80138e8:	d129      	bne.n	801393e <_printf_float+0x236>
 80138ea:	e764      	b.n	80137b6 <_printf_float+0xae>
 80138ec:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80138f0:	f240 80d7 	bls.w	8013aa2 <_printf_float+0x39a>
 80138f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80138f8:	2200      	movs	r2, #0
 80138fa:	2300      	movs	r3, #0
 80138fc:	f7ed f890 	bl	8000a20 <__aeabi_dcmpeq>
 8013900:	b388      	cbz	r0, 8013966 <_printf_float+0x25e>
 8013902:	2301      	movs	r3, #1
 8013904:	4a40      	ldr	r2, [pc, #256]	; (8013a08 <_printf_float+0x300>)
 8013906:	4659      	mov	r1, fp
 8013908:	4628      	mov	r0, r5
 801390a:	47b0      	blx	r6
 801390c:	3001      	adds	r0, #1
 801390e:	f43f af52 	beq.w	80137b6 <_printf_float+0xae>
 8013912:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8013916:	429a      	cmp	r2, r3
 8013918:	db02      	blt.n	8013920 <_printf_float+0x218>
 801391a:	6823      	ldr	r3, [r4, #0]
 801391c:	07d8      	lsls	r0, r3, #31
 801391e:	d50e      	bpl.n	801393e <_printf_float+0x236>
 8013920:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013924:	4659      	mov	r1, fp
 8013926:	4628      	mov	r0, r5
 8013928:	47b0      	blx	r6
 801392a:	3001      	adds	r0, #1
 801392c:	f43f af43 	beq.w	80137b6 <_printf_float+0xae>
 8013930:	2700      	movs	r7, #0
 8013932:	f104 081a 	add.w	r8, r4, #26
 8013936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013938:	3b01      	subs	r3, #1
 801393a:	42bb      	cmp	r3, r7
 801393c:	dc09      	bgt.n	8013952 <_printf_float+0x24a>
 801393e:	6823      	ldr	r3, [r4, #0]
 8013940:	079f      	lsls	r7, r3, #30
 8013942:	f100 80fd 	bmi.w	8013b40 <_printf_float+0x438>
 8013946:	68e0      	ldr	r0, [r4, #12]
 8013948:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801394a:	4298      	cmp	r0, r3
 801394c:	bfb8      	it	lt
 801394e:	4618      	movlt	r0, r3
 8013950:	e733      	b.n	80137ba <_printf_float+0xb2>
 8013952:	2301      	movs	r3, #1
 8013954:	4642      	mov	r2, r8
 8013956:	4659      	mov	r1, fp
 8013958:	4628      	mov	r0, r5
 801395a:	47b0      	blx	r6
 801395c:	3001      	adds	r0, #1
 801395e:	f43f af2a 	beq.w	80137b6 <_printf_float+0xae>
 8013962:	3701      	adds	r7, #1
 8013964:	e7e7      	b.n	8013936 <_printf_float+0x22e>
 8013966:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013968:	2b00      	cmp	r3, #0
 801396a:	dc2b      	bgt.n	80139c4 <_printf_float+0x2bc>
 801396c:	2301      	movs	r3, #1
 801396e:	4a26      	ldr	r2, [pc, #152]	; (8013a08 <_printf_float+0x300>)
 8013970:	4659      	mov	r1, fp
 8013972:	4628      	mov	r0, r5
 8013974:	47b0      	blx	r6
 8013976:	3001      	adds	r0, #1
 8013978:	f43f af1d 	beq.w	80137b6 <_printf_float+0xae>
 801397c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801397e:	b923      	cbnz	r3, 801398a <_printf_float+0x282>
 8013980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013982:	b913      	cbnz	r3, 801398a <_printf_float+0x282>
 8013984:	6823      	ldr	r3, [r4, #0]
 8013986:	07d9      	lsls	r1, r3, #31
 8013988:	d5d9      	bpl.n	801393e <_printf_float+0x236>
 801398a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801398e:	4659      	mov	r1, fp
 8013990:	4628      	mov	r0, r5
 8013992:	47b0      	blx	r6
 8013994:	3001      	adds	r0, #1
 8013996:	f43f af0e 	beq.w	80137b6 <_printf_float+0xae>
 801399a:	f04f 0800 	mov.w	r8, #0
 801399e:	f104 091a 	add.w	r9, r4, #26
 80139a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80139a4:	425b      	negs	r3, r3
 80139a6:	4543      	cmp	r3, r8
 80139a8:	dc01      	bgt.n	80139ae <_printf_float+0x2a6>
 80139aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80139ac:	e797      	b.n	80138de <_printf_float+0x1d6>
 80139ae:	2301      	movs	r3, #1
 80139b0:	464a      	mov	r2, r9
 80139b2:	4659      	mov	r1, fp
 80139b4:	4628      	mov	r0, r5
 80139b6:	47b0      	blx	r6
 80139b8:	3001      	adds	r0, #1
 80139ba:	f43f aefc 	beq.w	80137b6 <_printf_float+0xae>
 80139be:	f108 0801 	add.w	r8, r8, #1
 80139c2:	e7ee      	b.n	80139a2 <_printf_float+0x29a>
 80139c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80139c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80139c8:	429a      	cmp	r2, r3
 80139ca:	bfa8      	it	ge
 80139cc:	461a      	movge	r2, r3
 80139ce:	2a00      	cmp	r2, #0
 80139d0:	4690      	mov	r8, r2
 80139d2:	dd07      	ble.n	80139e4 <_printf_float+0x2dc>
 80139d4:	4613      	mov	r3, r2
 80139d6:	4659      	mov	r1, fp
 80139d8:	463a      	mov	r2, r7
 80139da:	4628      	mov	r0, r5
 80139dc:	47b0      	blx	r6
 80139de:	3001      	adds	r0, #1
 80139e0:	f43f aee9 	beq.w	80137b6 <_printf_float+0xae>
 80139e4:	f104 031a 	add.w	r3, r4, #26
 80139e8:	f04f 0a00 	mov.w	sl, #0
 80139ec:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80139f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80139f2:	e015      	b.n	8013a20 <_printf_float+0x318>
 80139f4:	7fefffff 	.word	0x7fefffff
 80139f8:	080171d4 	.word	0x080171d4
 80139fc:	080171d0 	.word	0x080171d0
 8013a00:	080171dc 	.word	0x080171dc
 8013a04:	080171d8 	.word	0x080171d8
 8013a08:	080171e0 	.word	0x080171e0
 8013a0c:	2301      	movs	r3, #1
 8013a0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013a10:	4659      	mov	r1, fp
 8013a12:	4628      	mov	r0, r5
 8013a14:	47b0      	blx	r6
 8013a16:	3001      	adds	r0, #1
 8013a18:	f43f aecd 	beq.w	80137b6 <_printf_float+0xae>
 8013a1c:	f10a 0a01 	add.w	sl, sl, #1
 8013a20:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8013a24:	eba9 0308 	sub.w	r3, r9, r8
 8013a28:	4553      	cmp	r3, sl
 8013a2a:	dcef      	bgt.n	8013a0c <_printf_float+0x304>
 8013a2c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8013a30:	429a      	cmp	r2, r3
 8013a32:	444f      	add	r7, r9
 8013a34:	db14      	blt.n	8013a60 <_printf_float+0x358>
 8013a36:	6823      	ldr	r3, [r4, #0]
 8013a38:	07da      	lsls	r2, r3, #31
 8013a3a:	d411      	bmi.n	8013a60 <_printf_float+0x358>
 8013a3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013a3e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8013a40:	eba3 0209 	sub.w	r2, r3, r9
 8013a44:	eba3 0901 	sub.w	r9, r3, r1
 8013a48:	4591      	cmp	r9, r2
 8013a4a:	bfa8      	it	ge
 8013a4c:	4691      	movge	r9, r2
 8013a4e:	f1b9 0f00 	cmp.w	r9, #0
 8013a52:	dc0d      	bgt.n	8013a70 <_printf_float+0x368>
 8013a54:	2700      	movs	r7, #0
 8013a56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013a5a:	f104 081a 	add.w	r8, r4, #26
 8013a5e:	e018      	b.n	8013a92 <_printf_float+0x38a>
 8013a60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013a64:	4659      	mov	r1, fp
 8013a66:	4628      	mov	r0, r5
 8013a68:	47b0      	blx	r6
 8013a6a:	3001      	adds	r0, #1
 8013a6c:	d1e6      	bne.n	8013a3c <_printf_float+0x334>
 8013a6e:	e6a2      	b.n	80137b6 <_printf_float+0xae>
 8013a70:	464b      	mov	r3, r9
 8013a72:	463a      	mov	r2, r7
 8013a74:	4659      	mov	r1, fp
 8013a76:	4628      	mov	r0, r5
 8013a78:	47b0      	blx	r6
 8013a7a:	3001      	adds	r0, #1
 8013a7c:	d1ea      	bne.n	8013a54 <_printf_float+0x34c>
 8013a7e:	e69a      	b.n	80137b6 <_printf_float+0xae>
 8013a80:	2301      	movs	r3, #1
 8013a82:	4642      	mov	r2, r8
 8013a84:	4659      	mov	r1, fp
 8013a86:	4628      	mov	r0, r5
 8013a88:	47b0      	blx	r6
 8013a8a:	3001      	adds	r0, #1
 8013a8c:	f43f ae93 	beq.w	80137b6 <_printf_float+0xae>
 8013a90:	3701      	adds	r7, #1
 8013a92:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8013a96:	1a9b      	subs	r3, r3, r2
 8013a98:	eba3 0309 	sub.w	r3, r3, r9
 8013a9c:	42bb      	cmp	r3, r7
 8013a9e:	dcef      	bgt.n	8013a80 <_printf_float+0x378>
 8013aa0:	e74d      	b.n	801393e <_printf_float+0x236>
 8013aa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013aa4:	2a01      	cmp	r2, #1
 8013aa6:	dc01      	bgt.n	8013aac <_printf_float+0x3a4>
 8013aa8:	07db      	lsls	r3, r3, #31
 8013aaa:	d538      	bpl.n	8013b1e <_printf_float+0x416>
 8013aac:	2301      	movs	r3, #1
 8013aae:	463a      	mov	r2, r7
 8013ab0:	4659      	mov	r1, fp
 8013ab2:	4628      	mov	r0, r5
 8013ab4:	47b0      	blx	r6
 8013ab6:	3001      	adds	r0, #1
 8013ab8:	f43f ae7d 	beq.w	80137b6 <_printf_float+0xae>
 8013abc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013ac0:	4659      	mov	r1, fp
 8013ac2:	4628      	mov	r0, r5
 8013ac4:	47b0      	blx	r6
 8013ac6:	3001      	adds	r0, #1
 8013ac8:	f107 0701 	add.w	r7, r7, #1
 8013acc:	f43f ae73 	beq.w	80137b6 <_printf_float+0xae>
 8013ad0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013ad4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ad6:	2200      	movs	r2, #0
 8013ad8:	f103 38ff 	add.w	r8, r3, #4294967295
 8013adc:	2300      	movs	r3, #0
 8013ade:	f7ec ff9f 	bl	8000a20 <__aeabi_dcmpeq>
 8013ae2:	b9c0      	cbnz	r0, 8013b16 <_printf_float+0x40e>
 8013ae4:	4643      	mov	r3, r8
 8013ae6:	463a      	mov	r2, r7
 8013ae8:	4659      	mov	r1, fp
 8013aea:	4628      	mov	r0, r5
 8013aec:	47b0      	blx	r6
 8013aee:	3001      	adds	r0, #1
 8013af0:	d10d      	bne.n	8013b0e <_printf_float+0x406>
 8013af2:	e660      	b.n	80137b6 <_printf_float+0xae>
 8013af4:	2301      	movs	r3, #1
 8013af6:	4642      	mov	r2, r8
 8013af8:	4659      	mov	r1, fp
 8013afa:	4628      	mov	r0, r5
 8013afc:	47b0      	blx	r6
 8013afe:	3001      	adds	r0, #1
 8013b00:	f43f ae59 	beq.w	80137b6 <_printf_float+0xae>
 8013b04:	3701      	adds	r7, #1
 8013b06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013b08:	3b01      	subs	r3, #1
 8013b0a:	42bb      	cmp	r3, r7
 8013b0c:	dcf2      	bgt.n	8013af4 <_printf_float+0x3ec>
 8013b0e:	464b      	mov	r3, r9
 8013b10:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013b14:	e6e4      	b.n	80138e0 <_printf_float+0x1d8>
 8013b16:	2700      	movs	r7, #0
 8013b18:	f104 081a 	add.w	r8, r4, #26
 8013b1c:	e7f3      	b.n	8013b06 <_printf_float+0x3fe>
 8013b1e:	2301      	movs	r3, #1
 8013b20:	e7e1      	b.n	8013ae6 <_printf_float+0x3de>
 8013b22:	2301      	movs	r3, #1
 8013b24:	4642      	mov	r2, r8
 8013b26:	4659      	mov	r1, fp
 8013b28:	4628      	mov	r0, r5
 8013b2a:	47b0      	blx	r6
 8013b2c:	3001      	adds	r0, #1
 8013b2e:	f43f ae42 	beq.w	80137b6 <_printf_float+0xae>
 8013b32:	3701      	adds	r7, #1
 8013b34:	68e3      	ldr	r3, [r4, #12]
 8013b36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013b38:	1a9b      	subs	r3, r3, r2
 8013b3a:	42bb      	cmp	r3, r7
 8013b3c:	dcf1      	bgt.n	8013b22 <_printf_float+0x41a>
 8013b3e:	e702      	b.n	8013946 <_printf_float+0x23e>
 8013b40:	2700      	movs	r7, #0
 8013b42:	f104 0819 	add.w	r8, r4, #25
 8013b46:	e7f5      	b.n	8013b34 <_printf_float+0x42c>
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	f43f ae94 	beq.w	8013876 <_printf_float+0x16e>
 8013b4e:	f04f 0c00 	mov.w	ip, #0
 8013b52:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8013b56:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8013b5a:	6022      	str	r2, [r4, #0]
 8013b5c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8013b60:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8013b64:	9300      	str	r3, [sp, #0]
 8013b66:	463a      	mov	r2, r7
 8013b68:	464b      	mov	r3, r9
 8013b6a:	4628      	mov	r0, r5
 8013b6c:	f7ff fd3a 	bl	80135e4 <__cvt>
 8013b70:	4607      	mov	r7, r0
 8013b72:	e64f      	b.n	8013814 <_printf_float+0x10c>

08013b74 <_printf_common>:
 8013b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b78:	4691      	mov	r9, r2
 8013b7a:	461f      	mov	r7, r3
 8013b7c:	688a      	ldr	r2, [r1, #8]
 8013b7e:	690b      	ldr	r3, [r1, #16]
 8013b80:	4606      	mov	r6, r0
 8013b82:	4293      	cmp	r3, r2
 8013b84:	bfb8      	it	lt
 8013b86:	4613      	movlt	r3, r2
 8013b88:	f8c9 3000 	str.w	r3, [r9]
 8013b8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013b90:	460c      	mov	r4, r1
 8013b92:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013b96:	b112      	cbz	r2, 8013b9e <_printf_common+0x2a>
 8013b98:	3301      	adds	r3, #1
 8013b9a:	f8c9 3000 	str.w	r3, [r9]
 8013b9e:	6823      	ldr	r3, [r4, #0]
 8013ba0:	0699      	lsls	r1, r3, #26
 8013ba2:	bf42      	ittt	mi
 8013ba4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8013ba8:	3302      	addmi	r3, #2
 8013baa:	f8c9 3000 	strmi.w	r3, [r9]
 8013bae:	6825      	ldr	r5, [r4, #0]
 8013bb0:	f015 0506 	ands.w	r5, r5, #6
 8013bb4:	d107      	bne.n	8013bc6 <_printf_common+0x52>
 8013bb6:	f104 0a19 	add.w	sl, r4, #25
 8013bba:	68e3      	ldr	r3, [r4, #12]
 8013bbc:	f8d9 2000 	ldr.w	r2, [r9]
 8013bc0:	1a9b      	subs	r3, r3, r2
 8013bc2:	42ab      	cmp	r3, r5
 8013bc4:	dc29      	bgt.n	8013c1a <_printf_common+0xa6>
 8013bc6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013bca:	6822      	ldr	r2, [r4, #0]
 8013bcc:	3300      	adds	r3, #0
 8013bce:	bf18      	it	ne
 8013bd0:	2301      	movne	r3, #1
 8013bd2:	0692      	lsls	r2, r2, #26
 8013bd4:	d42e      	bmi.n	8013c34 <_printf_common+0xc0>
 8013bd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013bda:	4639      	mov	r1, r7
 8013bdc:	4630      	mov	r0, r6
 8013bde:	47c0      	blx	r8
 8013be0:	3001      	adds	r0, #1
 8013be2:	d021      	beq.n	8013c28 <_printf_common+0xb4>
 8013be4:	6823      	ldr	r3, [r4, #0]
 8013be6:	68e5      	ldr	r5, [r4, #12]
 8013be8:	f003 0306 	and.w	r3, r3, #6
 8013bec:	2b04      	cmp	r3, #4
 8013bee:	bf18      	it	ne
 8013bf0:	2500      	movne	r5, #0
 8013bf2:	f8d9 2000 	ldr.w	r2, [r9]
 8013bf6:	f04f 0900 	mov.w	r9, #0
 8013bfa:	bf08      	it	eq
 8013bfc:	1aad      	subeq	r5, r5, r2
 8013bfe:	68a3      	ldr	r3, [r4, #8]
 8013c00:	6922      	ldr	r2, [r4, #16]
 8013c02:	bf08      	it	eq
 8013c04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013c08:	4293      	cmp	r3, r2
 8013c0a:	bfc4      	itt	gt
 8013c0c:	1a9b      	subgt	r3, r3, r2
 8013c0e:	18ed      	addgt	r5, r5, r3
 8013c10:	341a      	adds	r4, #26
 8013c12:	454d      	cmp	r5, r9
 8013c14:	d11a      	bne.n	8013c4c <_printf_common+0xd8>
 8013c16:	2000      	movs	r0, #0
 8013c18:	e008      	b.n	8013c2c <_printf_common+0xb8>
 8013c1a:	2301      	movs	r3, #1
 8013c1c:	4652      	mov	r2, sl
 8013c1e:	4639      	mov	r1, r7
 8013c20:	4630      	mov	r0, r6
 8013c22:	47c0      	blx	r8
 8013c24:	3001      	adds	r0, #1
 8013c26:	d103      	bne.n	8013c30 <_printf_common+0xbc>
 8013c28:	f04f 30ff 	mov.w	r0, #4294967295
 8013c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c30:	3501      	adds	r5, #1
 8013c32:	e7c2      	b.n	8013bba <_printf_common+0x46>
 8013c34:	2030      	movs	r0, #48	; 0x30
 8013c36:	18e1      	adds	r1, r4, r3
 8013c38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013c3c:	1c5a      	adds	r2, r3, #1
 8013c3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013c42:	4422      	add	r2, r4
 8013c44:	3302      	adds	r3, #2
 8013c46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013c4a:	e7c4      	b.n	8013bd6 <_printf_common+0x62>
 8013c4c:	2301      	movs	r3, #1
 8013c4e:	4622      	mov	r2, r4
 8013c50:	4639      	mov	r1, r7
 8013c52:	4630      	mov	r0, r6
 8013c54:	47c0      	blx	r8
 8013c56:	3001      	adds	r0, #1
 8013c58:	d0e6      	beq.n	8013c28 <_printf_common+0xb4>
 8013c5a:	f109 0901 	add.w	r9, r9, #1
 8013c5e:	e7d8      	b.n	8013c12 <_printf_common+0x9e>

08013c60 <_printf_i>:
 8013c60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013c64:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013c68:	460c      	mov	r4, r1
 8013c6a:	7e09      	ldrb	r1, [r1, #24]
 8013c6c:	b085      	sub	sp, #20
 8013c6e:	296e      	cmp	r1, #110	; 0x6e
 8013c70:	4617      	mov	r7, r2
 8013c72:	4606      	mov	r6, r0
 8013c74:	4698      	mov	r8, r3
 8013c76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013c78:	f000 80b3 	beq.w	8013de2 <_printf_i+0x182>
 8013c7c:	d822      	bhi.n	8013cc4 <_printf_i+0x64>
 8013c7e:	2963      	cmp	r1, #99	; 0x63
 8013c80:	d036      	beq.n	8013cf0 <_printf_i+0x90>
 8013c82:	d80a      	bhi.n	8013c9a <_printf_i+0x3a>
 8013c84:	2900      	cmp	r1, #0
 8013c86:	f000 80b9 	beq.w	8013dfc <_printf_i+0x19c>
 8013c8a:	2958      	cmp	r1, #88	; 0x58
 8013c8c:	f000 8083 	beq.w	8013d96 <_printf_i+0x136>
 8013c90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013c94:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013c98:	e032      	b.n	8013d00 <_printf_i+0xa0>
 8013c9a:	2964      	cmp	r1, #100	; 0x64
 8013c9c:	d001      	beq.n	8013ca2 <_printf_i+0x42>
 8013c9e:	2969      	cmp	r1, #105	; 0x69
 8013ca0:	d1f6      	bne.n	8013c90 <_printf_i+0x30>
 8013ca2:	6820      	ldr	r0, [r4, #0]
 8013ca4:	6813      	ldr	r3, [r2, #0]
 8013ca6:	0605      	lsls	r5, r0, #24
 8013ca8:	f103 0104 	add.w	r1, r3, #4
 8013cac:	d52a      	bpl.n	8013d04 <_printf_i+0xa4>
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	6011      	str	r1, [r2, #0]
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	da03      	bge.n	8013cbe <_printf_i+0x5e>
 8013cb6:	222d      	movs	r2, #45	; 0x2d
 8013cb8:	425b      	negs	r3, r3
 8013cba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013cbe:	486f      	ldr	r0, [pc, #444]	; (8013e7c <_printf_i+0x21c>)
 8013cc0:	220a      	movs	r2, #10
 8013cc2:	e039      	b.n	8013d38 <_printf_i+0xd8>
 8013cc4:	2973      	cmp	r1, #115	; 0x73
 8013cc6:	f000 809d 	beq.w	8013e04 <_printf_i+0x1a4>
 8013cca:	d808      	bhi.n	8013cde <_printf_i+0x7e>
 8013ccc:	296f      	cmp	r1, #111	; 0x6f
 8013cce:	d020      	beq.n	8013d12 <_printf_i+0xb2>
 8013cd0:	2970      	cmp	r1, #112	; 0x70
 8013cd2:	d1dd      	bne.n	8013c90 <_printf_i+0x30>
 8013cd4:	6823      	ldr	r3, [r4, #0]
 8013cd6:	f043 0320 	orr.w	r3, r3, #32
 8013cda:	6023      	str	r3, [r4, #0]
 8013cdc:	e003      	b.n	8013ce6 <_printf_i+0x86>
 8013cde:	2975      	cmp	r1, #117	; 0x75
 8013ce0:	d017      	beq.n	8013d12 <_printf_i+0xb2>
 8013ce2:	2978      	cmp	r1, #120	; 0x78
 8013ce4:	d1d4      	bne.n	8013c90 <_printf_i+0x30>
 8013ce6:	2378      	movs	r3, #120	; 0x78
 8013ce8:	4865      	ldr	r0, [pc, #404]	; (8013e80 <_printf_i+0x220>)
 8013cea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013cee:	e055      	b.n	8013d9c <_printf_i+0x13c>
 8013cf0:	6813      	ldr	r3, [r2, #0]
 8013cf2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013cf6:	1d19      	adds	r1, r3, #4
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	6011      	str	r1, [r2, #0]
 8013cfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013d00:	2301      	movs	r3, #1
 8013d02:	e08c      	b.n	8013e1e <_printf_i+0x1be>
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013d0a:	6011      	str	r1, [r2, #0]
 8013d0c:	bf18      	it	ne
 8013d0e:	b21b      	sxthne	r3, r3
 8013d10:	e7cf      	b.n	8013cb2 <_printf_i+0x52>
 8013d12:	6813      	ldr	r3, [r2, #0]
 8013d14:	6825      	ldr	r5, [r4, #0]
 8013d16:	1d18      	adds	r0, r3, #4
 8013d18:	6010      	str	r0, [r2, #0]
 8013d1a:	0628      	lsls	r0, r5, #24
 8013d1c:	d501      	bpl.n	8013d22 <_printf_i+0xc2>
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	e002      	b.n	8013d28 <_printf_i+0xc8>
 8013d22:	0668      	lsls	r0, r5, #25
 8013d24:	d5fb      	bpl.n	8013d1e <_printf_i+0xbe>
 8013d26:	881b      	ldrh	r3, [r3, #0]
 8013d28:	296f      	cmp	r1, #111	; 0x6f
 8013d2a:	bf14      	ite	ne
 8013d2c:	220a      	movne	r2, #10
 8013d2e:	2208      	moveq	r2, #8
 8013d30:	4852      	ldr	r0, [pc, #328]	; (8013e7c <_printf_i+0x21c>)
 8013d32:	2100      	movs	r1, #0
 8013d34:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013d38:	6865      	ldr	r5, [r4, #4]
 8013d3a:	2d00      	cmp	r5, #0
 8013d3c:	60a5      	str	r5, [r4, #8]
 8013d3e:	f2c0 8095 	blt.w	8013e6c <_printf_i+0x20c>
 8013d42:	6821      	ldr	r1, [r4, #0]
 8013d44:	f021 0104 	bic.w	r1, r1, #4
 8013d48:	6021      	str	r1, [r4, #0]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d13d      	bne.n	8013dca <_printf_i+0x16a>
 8013d4e:	2d00      	cmp	r5, #0
 8013d50:	f040 808e 	bne.w	8013e70 <_printf_i+0x210>
 8013d54:	4665      	mov	r5, ip
 8013d56:	2a08      	cmp	r2, #8
 8013d58:	d10b      	bne.n	8013d72 <_printf_i+0x112>
 8013d5a:	6823      	ldr	r3, [r4, #0]
 8013d5c:	07db      	lsls	r3, r3, #31
 8013d5e:	d508      	bpl.n	8013d72 <_printf_i+0x112>
 8013d60:	6923      	ldr	r3, [r4, #16]
 8013d62:	6862      	ldr	r2, [r4, #4]
 8013d64:	429a      	cmp	r2, r3
 8013d66:	bfde      	ittt	le
 8013d68:	2330      	movle	r3, #48	; 0x30
 8013d6a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013d6e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013d72:	ebac 0305 	sub.w	r3, ip, r5
 8013d76:	6123      	str	r3, [r4, #16]
 8013d78:	f8cd 8000 	str.w	r8, [sp]
 8013d7c:	463b      	mov	r3, r7
 8013d7e:	aa03      	add	r2, sp, #12
 8013d80:	4621      	mov	r1, r4
 8013d82:	4630      	mov	r0, r6
 8013d84:	f7ff fef6 	bl	8013b74 <_printf_common>
 8013d88:	3001      	adds	r0, #1
 8013d8a:	d14d      	bne.n	8013e28 <_printf_i+0x1c8>
 8013d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8013d90:	b005      	add	sp, #20
 8013d92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013d96:	4839      	ldr	r0, [pc, #228]	; (8013e7c <_printf_i+0x21c>)
 8013d98:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013d9c:	6813      	ldr	r3, [r2, #0]
 8013d9e:	6821      	ldr	r1, [r4, #0]
 8013da0:	1d1d      	adds	r5, r3, #4
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	6015      	str	r5, [r2, #0]
 8013da6:	060a      	lsls	r2, r1, #24
 8013da8:	d50b      	bpl.n	8013dc2 <_printf_i+0x162>
 8013daa:	07ca      	lsls	r2, r1, #31
 8013dac:	bf44      	itt	mi
 8013dae:	f041 0120 	orrmi.w	r1, r1, #32
 8013db2:	6021      	strmi	r1, [r4, #0]
 8013db4:	b91b      	cbnz	r3, 8013dbe <_printf_i+0x15e>
 8013db6:	6822      	ldr	r2, [r4, #0]
 8013db8:	f022 0220 	bic.w	r2, r2, #32
 8013dbc:	6022      	str	r2, [r4, #0]
 8013dbe:	2210      	movs	r2, #16
 8013dc0:	e7b7      	b.n	8013d32 <_printf_i+0xd2>
 8013dc2:	064d      	lsls	r5, r1, #25
 8013dc4:	bf48      	it	mi
 8013dc6:	b29b      	uxthmi	r3, r3
 8013dc8:	e7ef      	b.n	8013daa <_printf_i+0x14a>
 8013dca:	4665      	mov	r5, ip
 8013dcc:	fbb3 f1f2 	udiv	r1, r3, r2
 8013dd0:	fb02 3311 	mls	r3, r2, r1, r3
 8013dd4:	5cc3      	ldrb	r3, [r0, r3]
 8013dd6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013dda:	460b      	mov	r3, r1
 8013ddc:	2900      	cmp	r1, #0
 8013dde:	d1f5      	bne.n	8013dcc <_printf_i+0x16c>
 8013de0:	e7b9      	b.n	8013d56 <_printf_i+0xf6>
 8013de2:	6813      	ldr	r3, [r2, #0]
 8013de4:	6825      	ldr	r5, [r4, #0]
 8013de6:	1d18      	adds	r0, r3, #4
 8013de8:	6961      	ldr	r1, [r4, #20]
 8013dea:	6010      	str	r0, [r2, #0]
 8013dec:	0628      	lsls	r0, r5, #24
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	d501      	bpl.n	8013df6 <_printf_i+0x196>
 8013df2:	6019      	str	r1, [r3, #0]
 8013df4:	e002      	b.n	8013dfc <_printf_i+0x19c>
 8013df6:	066a      	lsls	r2, r5, #25
 8013df8:	d5fb      	bpl.n	8013df2 <_printf_i+0x192>
 8013dfa:	8019      	strh	r1, [r3, #0]
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	4665      	mov	r5, ip
 8013e00:	6123      	str	r3, [r4, #16]
 8013e02:	e7b9      	b.n	8013d78 <_printf_i+0x118>
 8013e04:	6813      	ldr	r3, [r2, #0]
 8013e06:	1d19      	adds	r1, r3, #4
 8013e08:	6011      	str	r1, [r2, #0]
 8013e0a:	681d      	ldr	r5, [r3, #0]
 8013e0c:	6862      	ldr	r2, [r4, #4]
 8013e0e:	2100      	movs	r1, #0
 8013e10:	4628      	mov	r0, r5
 8013e12:	f001 f843 	bl	8014e9c <memchr>
 8013e16:	b108      	cbz	r0, 8013e1c <_printf_i+0x1bc>
 8013e18:	1b40      	subs	r0, r0, r5
 8013e1a:	6060      	str	r0, [r4, #4]
 8013e1c:	6863      	ldr	r3, [r4, #4]
 8013e1e:	6123      	str	r3, [r4, #16]
 8013e20:	2300      	movs	r3, #0
 8013e22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013e26:	e7a7      	b.n	8013d78 <_printf_i+0x118>
 8013e28:	6923      	ldr	r3, [r4, #16]
 8013e2a:	462a      	mov	r2, r5
 8013e2c:	4639      	mov	r1, r7
 8013e2e:	4630      	mov	r0, r6
 8013e30:	47c0      	blx	r8
 8013e32:	3001      	adds	r0, #1
 8013e34:	d0aa      	beq.n	8013d8c <_printf_i+0x12c>
 8013e36:	6823      	ldr	r3, [r4, #0]
 8013e38:	079b      	lsls	r3, r3, #30
 8013e3a:	d413      	bmi.n	8013e64 <_printf_i+0x204>
 8013e3c:	68e0      	ldr	r0, [r4, #12]
 8013e3e:	9b03      	ldr	r3, [sp, #12]
 8013e40:	4298      	cmp	r0, r3
 8013e42:	bfb8      	it	lt
 8013e44:	4618      	movlt	r0, r3
 8013e46:	e7a3      	b.n	8013d90 <_printf_i+0x130>
 8013e48:	2301      	movs	r3, #1
 8013e4a:	464a      	mov	r2, r9
 8013e4c:	4639      	mov	r1, r7
 8013e4e:	4630      	mov	r0, r6
 8013e50:	47c0      	blx	r8
 8013e52:	3001      	adds	r0, #1
 8013e54:	d09a      	beq.n	8013d8c <_printf_i+0x12c>
 8013e56:	3501      	adds	r5, #1
 8013e58:	68e3      	ldr	r3, [r4, #12]
 8013e5a:	9a03      	ldr	r2, [sp, #12]
 8013e5c:	1a9b      	subs	r3, r3, r2
 8013e5e:	42ab      	cmp	r3, r5
 8013e60:	dcf2      	bgt.n	8013e48 <_printf_i+0x1e8>
 8013e62:	e7eb      	b.n	8013e3c <_printf_i+0x1dc>
 8013e64:	2500      	movs	r5, #0
 8013e66:	f104 0919 	add.w	r9, r4, #25
 8013e6a:	e7f5      	b.n	8013e58 <_printf_i+0x1f8>
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d1ac      	bne.n	8013dca <_printf_i+0x16a>
 8013e70:	7803      	ldrb	r3, [r0, #0]
 8013e72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013e76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013e7a:	e76c      	b.n	8013d56 <_printf_i+0xf6>
 8013e7c:	080171e2 	.word	0x080171e2
 8013e80:	080171f3 	.word	0x080171f3

08013e84 <iprintf>:
 8013e84:	b40f      	push	{r0, r1, r2, r3}
 8013e86:	4b0a      	ldr	r3, [pc, #40]	; (8013eb0 <iprintf+0x2c>)
 8013e88:	b513      	push	{r0, r1, r4, lr}
 8013e8a:	681c      	ldr	r4, [r3, #0]
 8013e8c:	b124      	cbz	r4, 8013e98 <iprintf+0x14>
 8013e8e:	69a3      	ldr	r3, [r4, #24]
 8013e90:	b913      	cbnz	r3, 8013e98 <iprintf+0x14>
 8013e92:	4620      	mov	r0, r4
 8013e94:	f000 ff54 	bl	8014d40 <__sinit>
 8013e98:	ab05      	add	r3, sp, #20
 8013e9a:	9a04      	ldr	r2, [sp, #16]
 8013e9c:	68a1      	ldr	r1, [r4, #8]
 8013e9e:	4620      	mov	r0, r4
 8013ea0:	9301      	str	r3, [sp, #4]
 8013ea2:	f001 fc6f 	bl	8015784 <_vfiprintf_r>
 8013ea6:	b002      	add	sp, #8
 8013ea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013eac:	b004      	add	sp, #16
 8013eae:	4770      	bx	lr
 8013eb0:	2000026c 	.word	0x2000026c

08013eb4 <_sbrk_r>:
 8013eb4:	b538      	push	{r3, r4, r5, lr}
 8013eb6:	2300      	movs	r3, #0
 8013eb8:	4c05      	ldr	r4, [pc, #20]	; (8013ed0 <_sbrk_r+0x1c>)
 8013eba:	4605      	mov	r5, r0
 8013ebc:	4608      	mov	r0, r1
 8013ebe:	6023      	str	r3, [r4, #0]
 8013ec0:	f7ee fc56 	bl	8002770 <_sbrk>
 8013ec4:	1c43      	adds	r3, r0, #1
 8013ec6:	d102      	bne.n	8013ece <_sbrk_r+0x1a>
 8013ec8:	6823      	ldr	r3, [r4, #0]
 8013eca:	b103      	cbz	r3, 8013ece <_sbrk_r+0x1a>
 8013ecc:	602b      	str	r3, [r5, #0]
 8013ece:	bd38      	pop	{r3, r4, r5, pc}
 8013ed0:	200082e0 	.word	0x200082e0

08013ed4 <siprintf>:
 8013ed4:	b40e      	push	{r1, r2, r3}
 8013ed6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013eda:	b500      	push	{lr}
 8013edc:	b09c      	sub	sp, #112	; 0x70
 8013ede:	ab1d      	add	r3, sp, #116	; 0x74
 8013ee0:	9002      	str	r0, [sp, #8]
 8013ee2:	9006      	str	r0, [sp, #24]
 8013ee4:	9107      	str	r1, [sp, #28]
 8013ee6:	9104      	str	r1, [sp, #16]
 8013ee8:	4808      	ldr	r0, [pc, #32]	; (8013f0c <siprintf+0x38>)
 8013eea:	4909      	ldr	r1, [pc, #36]	; (8013f10 <siprintf+0x3c>)
 8013eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ef0:	9105      	str	r1, [sp, #20]
 8013ef2:	6800      	ldr	r0, [r0, #0]
 8013ef4:	a902      	add	r1, sp, #8
 8013ef6:	9301      	str	r3, [sp, #4]
 8013ef8:	f001 fb24 	bl	8015544 <_svfiprintf_r>
 8013efc:	2200      	movs	r2, #0
 8013efe:	9b02      	ldr	r3, [sp, #8]
 8013f00:	701a      	strb	r2, [r3, #0]
 8013f02:	b01c      	add	sp, #112	; 0x70
 8013f04:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f08:	b003      	add	sp, #12
 8013f0a:	4770      	bx	lr
 8013f0c:	2000026c 	.word	0x2000026c
 8013f10:	ffff0208 	.word	0xffff0208

08013f14 <_strtol_l.isra.0>:
 8013f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f18:	4680      	mov	r8, r0
 8013f1a:	4689      	mov	r9, r1
 8013f1c:	4692      	mov	sl, r2
 8013f1e:	461e      	mov	r6, r3
 8013f20:	460f      	mov	r7, r1
 8013f22:	463d      	mov	r5, r7
 8013f24:	9808      	ldr	r0, [sp, #32]
 8013f26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013f2a:	f000 ff93 	bl	8014e54 <__locale_ctype_ptr_l>
 8013f2e:	4420      	add	r0, r4
 8013f30:	7843      	ldrb	r3, [r0, #1]
 8013f32:	f013 0308 	ands.w	r3, r3, #8
 8013f36:	d132      	bne.n	8013f9e <_strtol_l.isra.0+0x8a>
 8013f38:	2c2d      	cmp	r4, #45	; 0x2d
 8013f3a:	d132      	bne.n	8013fa2 <_strtol_l.isra.0+0x8e>
 8013f3c:	2201      	movs	r2, #1
 8013f3e:	787c      	ldrb	r4, [r7, #1]
 8013f40:	1cbd      	adds	r5, r7, #2
 8013f42:	2e00      	cmp	r6, #0
 8013f44:	d05d      	beq.n	8014002 <_strtol_l.isra.0+0xee>
 8013f46:	2e10      	cmp	r6, #16
 8013f48:	d109      	bne.n	8013f5e <_strtol_l.isra.0+0x4a>
 8013f4a:	2c30      	cmp	r4, #48	; 0x30
 8013f4c:	d107      	bne.n	8013f5e <_strtol_l.isra.0+0x4a>
 8013f4e:	782b      	ldrb	r3, [r5, #0]
 8013f50:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013f54:	2b58      	cmp	r3, #88	; 0x58
 8013f56:	d14f      	bne.n	8013ff8 <_strtol_l.isra.0+0xe4>
 8013f58:	2610      	movs	r6, #16
 8013f5a:	786c      	ldrb	r4, [r5, #1]
 8013f5c:	3502      	adds	r5, #2
 8013f5e:	2a00      	cmp	r2, #0
 8013f60:	bf14      	ite	ne
 8013f62:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8013f66:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8013f6a:	2700      	movs	r7, #0
 8013f6c:	fbb1 fcf6 	udiv	ip, r1, r6
 8013f70:	4638      	mov	r0, r7
 8013f72:	fb06 1e1c 	mls	lr, r6, ip, r1
 8013f76:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8013f7a:	2b09      	cmp	r3, #9
 8013f7c:	d817      	bhi.n	8013fae <_strtol_l.isra.0+0x9a>
 8013f7e:	461c      	mov	r4, r3
 8013f80:	42a6      	cmp	r6, r4
 8013f82:	dd23      	ble.n	8013fcc <_strtol_l.isra.0+0xb8>
 8013f84:	1c7b      	adds	r3, r7, #1
 8013f86:	d007      	beq.n	8013f98 <_strtol_l.isra.0+0x84>
 8013f88:	4584      	cmp	ip, r0
 8013f8a:	d31c      	bcc.n	8013fc6 <_strtol_l.isra.0+0xb2>
 8013f8c:	d101      	bne.n	8013f92 <_strtol_l.isra.0+0x7e>
 8013f8e:	45a6      	cmp	lr, r4
 8013f90:	db19      	blt.n	8013fc6 <_strtol_l.isra.0+0xb2>
 8013f92:	2701      	movs	r7, #1
 8013f94:	fb00 4006 	mla	r0, r0, r6, r4
 8013f98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013f9c:	e7eb      	b.n	8013f76 <_strtol_l.isra.0+0x62>
 8013f9e:	462f      	mov	r7, r5
 8013fa0:	e7bf      	b.n	8013f22 <_strtol_l.isra.0+0xe>
 8013fa2:	2c2b      	cmp	r4, #43	; 0x2b
 8013fa4:	bf04      	itt	eq
 8013fa6:	1cbd      	addeq	r5, r7, #2
 8013fa8:	787c      	ldrbeq	r4, [r7, #1]
 8013faa:	461a      	mov	r2, r3
 8013fac:	e7c9      	b.n	8013f42 <_strtol_l.isra.0+0x2e>
 8013fae:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8013fb2:	2b19      	cmp	r3, #25
 8013fb4:	d801      	bhi.n	8013fba <_strtol_l.isra.0+0xa6>
 8013fb6:	3c37      	subs	r4, #55	; 0x37
 8013fb8:	e7e2      	b.n	8013f80 <_strtol_l.isra.0+0x6c>
 8013fba:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8013fbe:	2b19      	cmp	r3, #25
 8013fc0:	d804      	bhi.n	8013fcc <_strtol_l.isra.0+0xb8>
 8013fc2:	3c57      	subs	r4, #87	; 0x57
 8013fc4:	e7dc      	b.n	8013f80 <_strtol_l.isra.0+0x6c>
 8013fc6:	f04f 37ff 	mov.w	r7, #4294967295
 8013fca:	e7e5      	b.n	8013f98 <_strtol_l.isra.0+0x84>
 8013fcc:	1c7b      	adds	r3, r7, #1
 8013fce:	d108      	bne.n	8013fe2 <_strtol_l.isra.0+0xce>
 8013fd0:	2322      	movs	r3, #34	; 0x22
 8013fd2:	4608      	mov	r0, r1
 8013fd4:	f8c8 3000 	str.w	r3, [r8]
 8013fd8:	f1ba 0f00 	cmp.w	sl, #0
 8013fdc:	d107      	bne.n	8013fee <_strtol_l.isra.0+0xda>
 8013fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fe2:	b102      	cbz	r2, 8013fe6 <_strtol_l.isra.0+0xd2>
 8013fe4:	4240      	negs	r0, r0
 8013fe6:	f1ba 0f00 	cmp.w	sl, #0
 8013fea:	d0f8      	beq.n	8013fde <_strtol_l.isra.0+0xca>
 8013fec:	b10f      	cbz	r7, 8013ff2 <_strtol_l.isra.0+0xde>
 8013fee:	f105 39ff 	add.w	r9, r5, #4294967295
 8013ff2:	f8ca 9000 	str.w	r9, [sl]
 8013ff6:	e7f2      	b.n	8013fde <_strtol_l.isra.0+0xca>
 8013ff8:	2430      	movs	r4, #48	; 0x30
 8013ffa:	2e00      	cmp	r6, #0
 8013ffc:	d1af      	bne.n	8013f5e <_strtol_l.isra.0+0x4a>
 8013ffe:	2608      	movs	r6, #8
 8014000:	e7ad      	b.n	8013f5e <_strtol_l.isra.0+0x4a>
 8014002:	2c30      	cmp	r4, #48	; 0x30
 8014004:	d0a3      	beq.n	8013f4e <_strtol_l.isra.0+0x3a>
 8014006:	260a      	movs	r6, #10
 8014008:	e7a9      	b.n	8013f5e <_strtol_l.isra.0+0x4a>
	...

0801400c <strtol>:
 801400c:	4b08      	ldr	r3, [pc, #32]	; (8014030 <strtol+0x24>)
 801400e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014010:	681c      	ldr	r4, [r3, #0]
 8014012:	4d08      	ldr	r5, [pc, #32]	; (8014034 <strtol+0x28>)
 8014014:	6a23      	ldr	r3, [r4, #32]
 8014016:	2b00      	cmp	r3, #0
 8014018:	bf08      	it	eq
 801401a:	462b      	moveq	r3, r5
 801401c:	9300      	str	r3, [sp, #0]
 801401e:	4613      	mov	r3, r2
 8014020:	460a      	mov	r2, r1
 8014022:	4601      	mov	r1, r0
 8014024:	4620      	mov	r0, r4
 8014026:	f7ff ff75 	bl	8013f14 <_strtol_l.isra.0>
 801402a:	b003      	add	sp, #12
 801402c:	bd30      	pop	{r4, r5, pc}
 801402e:	bf00      	nop
 8014030:	2000026c 	.word	0x2000026c
 8014034:	200002d0 	.word	0x200002d0

08014038 <quorem>:
 8014038:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801403c:	6903      	ldr	r3, [r0, #16]
 801403e:	690c      	ldr	r4, [r1, #16]
 8014040:	4680      	mov	r8, r0
 8014042:	42a3      	cmp	r3, r4
 8014044:	f2c0 8084 	blt.w	8014150 <quorem+0x118>
 8014048:	3c01      	subs	r4, #1
 801404a:	f101 0714 	add.w	r7, r1, #20
 801404e:	f100 0614 	add.w	r6, r0, #20
 8014052:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014056:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801405a:	3501      	adds	r5, #1
 801405c:	fbb0 f5f5 	udiv	r5, r0, r5
 8014060:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014064:	eb06 030c 	add.w	r3, r6, ip
 8014068:	eb07 090c 	add.w	r9, r7, ip
 801406c:	9301      	str	r3, [sp, #4]
 801406e:	b39d      	cbz	r5, 80140d8 <quorem+0xa0>
 8014070:	f04f 0a00 	mov.w	sl, #0
 8014074:	4638      	mov	r0, r7
 8014076:	46b6      	mov	lr, r6
 8014078:	46d3      	mov	fp, sl
 801407a:	f850 2b04 	ldr.w	r2, [r0], #4
 801407e:	b293      	uxth	r3, r2
 8014080:	fb05 a303 	mla	r3, r5, r3, sl
 8014084:	0c12      	lsrs	r2, r2, #16
 8014086:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801408a:	fb05 a202 	mla	r2, r5, r2, sl
 801408e:	b29b      	uxth	r3, r3
 8014090:	ebab 0303 	sub.w	r3, fp, r3
 8014094:	f8de b000 	ldr.w	fp, [lr]
 8014098:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801409c:	fa1f fb8b 	uxth.w	fp, fp
 80140a0:	445b      	add	r3, fp
 80140a2:	fa1f fb82 	uxth.w	fp, r2
 80140a6:	f8de 2000 	ldr.w	r2, [lr]
 80140aa:	4581      	cmp	r9, r0
 80140ac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80140b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80140b4:	b29b      	uxth	r3, r3
 80140b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80140ba:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80140be:	f84e 3b04 	str.w	r3, [lr], #4
 80140c2:	d2da      	bcs.n	801407a <quorem+0x42>
 80140c4:	f856 300c 	ldr.w	r3, [r6, ip]
 80140c8:	b933      	cbnz	r3, 80140d8 <quorem+0xa0>
 80140ca:	9b01      	ldr	r3, [sp, #4]
 80140cc:	3b04      	subs	r3, #4
 80140ce:	429e      	cmp	r6, r3
 80140d0:	461a      	mov	r2, r3
 80140d2:	d331      	bcc.n	8014138 <quorem+0x100>
 80140d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80140d8:	4640      	mov	r0, r8
 80140da:	f001 f903 	bl	80152e4 <__mcmp>
 80140de:	2800      	cmp	r0, #0
 80140e0:	db26      	blt.n	8014130 <quorem+0xf8>
 80140e2:	4630      	mov	r0, r6
 80140e4:	f04f 0c00 	mov.w	ip, #0
 80140e8:	3501      	adds	r5, #1
 80140ea:	f857 1b04 	ldr.w	r1, [r7], #4
 80140ee:	f8d0 e000 	ldr.w	lr, [r0]
 80140f2:	b28b      	uxth	r3, r1
 80140f4:	ebac 0303 	sub.w	r3, ip, r3
 80140f8:	fa1f f28e 	uxth.w	r2, lr
 80140fc:	4413      	add	r3, r2
 80140fe:	0c0a      	lsrs	r2, r1, #16
 8014100:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014104:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014108:	b29b      	uxth	r3, r3
 801410a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801410e:	45b9      	cmp	r9, r7
 8014110:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014114:	f840 3b04 	str.w	r3, [r0], #4
 8014118:	d2e7      	bcs.n	80140ea <quorem+0xb2>
 801411a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801411e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014122:	b92a      	cbnz	r2, 8014130 <quorem+0xf8>
 8014124:	3b04      	subs	r3, #4
 8014126:	429e      	cmp	r6, r3
 8014128:	461a      	mov	r2, r3
 801412a:	d30b      	bcc.n	8014144 <quorem+0x10c>
 801412c:	f8c8 4010 	str.w	r4, [r8, #16]
 8014130:	4628      	mov	r0, r5
 8014132:	b003      	add	sp, #12
 8014134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014138:	6812      	ldr	r2, [r2, #0]
 801413a:	3b04      	subs	r3, #4
 801413c:	2a00      	cmp	r2, #0
 801413e:	d1c9      	bne.n	80140d4 <quorem+0x9c>
 8014140:	3c01      	subs	r4, #1
 8014142:	e7c4      	b.n	80140ce <quorem+0x96>
 8014144:	6812      	ldr	r2, [r2, #0]
 8014146:	3b04      	subs	r3, #4
 8014148:	2a00      	cmp	r2, #0
 801414a:	d1ef      	bne.n	801412c <quorem+0xf4>
 801414c:	3c01      	subs	r4, #1
 801414e:	e7ea      	b.n	8014126 <quorem+0xee>
 8014150:	2000      	movs	r0, #0
 8014152:	e7ee      	b.n	8014132 <quorem+0xfa>
 8014154:	0000      	movs	r0, r0
	...

08014158 <_dtoa_r>:
 8014158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801415c:	4616      	mov	r6, r2
 801415e:	461f      	mov	r7, r3
 8014160:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014162:	b095      	sub	sp, #84	; 0x54
 8014164:	4604      	mov	r4, r0
 8014166:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 801416a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801416e:	b93d      	cbnz	r5, 8014180 <_dtoa_r+0x28>
 8014170:	2010      	movs	r0, #16
 8014172:	f7ff f95f 	bl	8013434 <malloc>
 8014176:	6260      	str	r0, [r4, #36]	; 0x24
 8014178:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801417c:	6005      	str	r5, [r0, #0]
 801417e:	60c5      	str	r5, [r0, #12]
 8014180:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014182:	6819      	ldr	r1, [r3, #0]
 8014184:	b151      	cbz	r1, 801419c <_dtoa_r+0x44>
 8014186:	685a      	ldr	r2, [r3, #4]
 8014188:	2301      	movs	r3, #1
 801418a:	4093      	lsls	r3, r2
 801418c:	604a      	str	r2, [r1, #4]
 801418e:	608b      	str	r3, [r1, #8]
 8014190:	4620      	mov	r0, r4
 8014192:	f000 fec7 	bl	8014f24 <_Bfree>
 8014196:	2200      	movs	r2, #0
 8014198:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801419a:	601a      	str	r2, [r3, #0]
 801419c:	1e3b      	subs	r3, r7, #0
 801419e:	bfaf      	iteee	ge
 80141a0:	2300      	movge	r3, #0
 80141a2:	2201      	movlt	r2, #1
 80141a4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80141a8:	9303      	strlt	r3, [sp, #12]
 80141aa:	bfac      	ite	ge
 80141ac:	f8c8 3000 	strge.w	r3, [r8]
 80141b0:	f8c8 2000 	strlt.w	r2, [r8]
 80141b4:	4bae      	ldr	r3, [pc, #696]	; (8014470 <_dtoa_r+0x318>)
 80141b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80141ba:	ea33 0308 	bics.w	r3, r3, r8
 80141be:	d11b      	bne.n	80141f8 <_dtoa_r+0xa0>
 80141c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80141c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80141c6:	6013      	str	r3, [r2, #0]
 80141c8:	9b02      	ldr	r3, [sp, #8]
 80141ca:	b923      	cbnz	r3, 80141d6 <_dtoa_r+0x7e>
 80141cc:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80141d0:	2800      	cmp	r0, #0
 80141d2:	f000 8545 	beq.w	8014c60 <_dtoa_r+0xb08>
 80141d6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80141d8:	b953      	cbnz	r3, 80141f0 <_dtoa_r+0x98>
 80141da:	4ba6      	ldr	r3, [pc, #664]	; (8014474 <_dtoa_r+0x31c>)
 80141dc:	e021      	b.n	8014222 <_dtoa_r+0xca>
 80141de:	4ba6      	ldr	r3, [pc, #664]	; (8014478 <_dtoa_r+0x320>)
 80141e0:	9306      	str	r3, [sp, #24]
 80141e2:	3308      	adds	r3, #8
 80141e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80141e6:	6013      	str	r3, [r2, #0]
 80141e8:	9806      	ldr	r0, [sp, #24]
 80141ea:	b015      	add	sp, #84	; 0x54
 80141ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141f0:	4ba0      	ldr	r3, [pc, #640]	; (8014474 <_dtoa_r+0x31c>)
 80141f2:	9306      	str	r3, [sp, #24]
 80141f4:	3303      	adds	r3, #3
 80141f6:	e7f5      	b.n	80141e4 <_dtoa_r+0x8c>
 80141f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80141fc:	2200      	movs	r2, #0
 80141fe:	2300      	movs	r3, #0
 8014200:	4630      	mov	r0, r6
 8014202:	4639      	mov	r1, r7
 8014204:	f7ec fc0c 	bl	8000a20 <__aeabi_dcmpeq>
 8014208:	4682      	mov	sl, r0
 801420a:	b160      	cbz	r0, 8014226 <_dtoa_r+0xce>
 801420c:	2301      	movs	r3, #1
 801420e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014210:	6013      	str	r3, [r2, #0]
 8014212:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014214:	2b00      	cmp	r3, #0
 8014216:	f000 8520 	beq.w	8014c5a <_dtoa_r+0xb02>
 801421a:	4b98      	ldr	r3, [pc, #608]	; (801447c <_dtoa_r+0x324>)
 801421c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801421e:	6013      	str	r3, [r2, #0]
 8014220:	3b01      	subs	r3, #1
 8014222:	9306      	str	r3, [sp, #24]
 8014224:	e7e0      	b.n	80141e8 <_dtoa_r+0x90>
 8014226:	ab12      	add	r3, sp, #72	; 0x48
 8014228:	9301      	str	r3, [sp, #4]
 801422a:	ab13      	add	r3, sp, #76	; 0x4c
 801422c:	9300      	str	r3, [sp, #0]
 801422e:	4632      	mov	r2, r6
 8014230:	463b      	mov	r3, r7
 8014232:	4620      	mov	r0, r4
 8014234:	f001 f8ce 	bl	80153d4 <__d2b>
 8014238:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801423c:	4683      	mov	fp, r0
 801423e:	2d00      	cmp	r5, #0
 8014240:	d07d      	beq.n	801433e <_dtoa_r+0x1e6>
 8014242:	46b0      	mov	r8, r6
 8014244:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014248:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 801424c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8014250:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014254:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8014258:	2200      	movs	r2, #0
 801425a:	4b89      	ldr	r3, [pc, #548]	; (8014480 <_dtoa_r+0x328>)
 801425c:	4640      	mov	r0, r8
 801425e:	4649      	mov	r1, r9
 8014260:	f7eb ffbe 	bl	80001e0 <__aeabi_dsub>
 8014264:	a37c      	add	r3, pc, #496	; (adr r3, 8014458 <_dtoa_r+0x300>)
 8014266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801426a:	f7ec f971 	bl	8000550 <__aeabi_dmul>
 801426e:	a37c      	add	r3, pc, #496	; (adr r3, 8014460 <_dtoa_r+0x308>)
 8014270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014274:	f7eb ffb6 	bl	80001e4 <__adddf3>
 8014278:	4606      	mov	r6, r0
 801427a:	4628      	mov	r0, r5
 801427c:	460f      	mov	r7, r1
 801427e:	f7ec f8fd 	bl	800047c <__aeabi_i2d>
 8014282:	a379      	add	r3, pc, #484	; (adr r3, 8014468 <_dtoa_r+0x310>)
 8014284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014288:	f7ec f962 	bl	8000550 <__aeabi_dmul>
 801428c:	4602      	mov	r2, r0
 801428e:	460b      	mov	r3, r1
 8014290:	4630      	mov	r0, r6
 8014292:	4639      	mov	r1, r7
 8014294:	f7eb ffa6 	bl	80001e4 <__adddf3>
 8014298:	4606      	mov	r6, r0
 801429a:	460f      	mov	r7, r1
 801429c:	f7ec fc08 	bl	8000ab0 <__aeabi_d2iz>
 80142a0:	2200      	movs	r2, #0
 80142a2:	4682      	mov	sl, r0
 80142a4:	2300      	movs	r3, #0
 80142a6:	4630      	mov	r0, r6
 80142a8:	4639      	mov	r1, r7
 80142aa:	f7ec fbc3 	bl	8000a34 <__aeabi_dcmplt>
 80142ae:	b148      	cbz	r0, 80142c4 <_dtoa_r+0x16c>
 80142b0:	4650      	mov	r0, sl
 80142b2:	f7ec f8e3 	bl	800047c <__aeabi_i2d>
 80142b6:	4632      	mov	r2, r6
 80142b8:	463b      	mov	r3, r7
 80142ba:	f7ec fbb1 	bl	8000a20 <__aeabi_dcmpeq>
 80142be:	b908      	cbnz	r0, 80142c4 <_dtoa_r+0x16c>
 80142c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80142c4:	f1ba 0f16 	cmp.w	sl, #22
 80142c8:	d85a      	bhi.n	8014380 <_dtoa_r+0x228>
 80142ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80142ce:	496d      	ldr	r1, [pc, #436]	; (8014484 <_dtoa_r+0x32c>)
 80142d0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80142d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80142d8:	f7ec fbca 	bl	8000a70 <__aeabi_dcmpgt>
 80142dc:	2800      	cmp	r0, #0
 80142de:	d051      	beq.n	8014384 <_dtoa_r+0x22c>
 80142e0:	2300      	movs	r3, #0
 80142e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80142e6:	930d      	str	r3, [sp, #52]	; 0x34
 80142e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80142ea:	1b5d      	subs	r5, r3, r5
 80142ec:	1e6b      	subs	r3, r5, #1
 80142ee:	9307      	str	r3, [sp, #28]
 80142f0:	bf43      	ittte	mi
 80142f2:	2300      	movmi	r3, #0
 80142f4:	f1c5 0901 	rsbmi	r9, r5, #1
 80142f8:	9307      	strmi	r3, [sp, #28]
 80142fa:	f04f 0900 	movpl.w	r9, #0
 80142fe:	f1ba 0f00 	cmp.w	sl, #0
 8014302:	db41      	blt.n	8014388 <_dtoa_r+0x230>
 8014304:	9b07      	ldr	r3, [sp, #28]
 8014306:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801430a:	4453      	add	r3, sl
 801430c:	9307      	str	r3, [sp, #28]
 801430e:	2300      	movs	r3, #0
 8014310:	9308      	str	r3, [sp, #32]
 8014312:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014314:	2b09      	cmp	r3, #9
 8014316:	f200 808f 	bhi.w	8014438 <_dtoa_r+0x2e0>
 801431a:	2b05      	cmp	r3, #5
 801431c:	bfc4      	itt	gt
 801431e:	3b04      	subgt	r3, #4
 8014320:	931e      	strgt	r3, [sp, #120]	; 0x78
 8014322:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014324:	bfc8      	it	gt
 8014326:	2500      	movgt	r5, #0
 8014328:	f1a3 0302 	sub.w	r3, r3, #2
 801432c:	bfd8      	it	le
 801432e:	2501      	movle	r5, #1
 8014330:	2b03      	cmp	r3, #3
 8014332:	f200 808d 	bhi.w	8014450 <_dtoa_r+0x2f8>
 8014336:	e8df f003 	tbb	[pc, r3]
 801433a:	7d7b      	.short	0x7d7b
 801433c:	6f2f      	.short	0x6f2f
 801433e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8014342:	441d      	add	r5, r3
 8014344:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014348:	2820      	cmp	r0, #32
 801434a:	dd13      	ble.n	8014374 <_dtoa_r+0x21c>
 801434c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014350:	9b02      	ldr	r3, [sp, #8]
 8014352:	fa08 f800 	lsl.w	r8, r8, r0
 8014356:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801435a:	fa23 f000 	lsr.w	r0, r3, r0
 801435e:	ea48 0000 	orr.w	r0, r8, r0
 8014362:	f7ec f87b 	bl	800045c <__aeabi_ui2d>
 8014366:	2301      	movs	r3, #1
 8014368:	4680      	mov	r8, r0
 801436a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 801436e:	3d01      	subs	r5, #1
 8014370:	9310      	str	r3, [sp, #64]	; 0x40
 8014372:	e771      	b.n	8014258 <_dtoa_r+0x100>
 8014374:	9b02      	ldr	r3, [sp, #8]
 8014376:	f1c0 0020 	rsb	r0, r0, #32
 801437a:	fa03 f000 	lsl.w	r0, r3, r0
 801437e:	e7f0      	b.n	8014362 <_dtoa_r+0x20a>
 8014380:	2301      	movs	r3, #1
 8014382:	e7b0      	b.n	80142e6 <_dtoa_r+0x18e>
 8014384:	900d      	str	r0, [sp, #52]	; 0x34
 8014386:	e7af      	b.n	80142e8 <_dtoa_r+0x190>
 8014388:	f1ca 0300 	rsb	r3, sl, #0
 801438c:	9308      	str	r3, [sp, #32]
 801438e:	2300      	movs	r3, #0
 8014390:	eba9 090a 	sub.w	r9, r9, sl
 8014394:	930c      	str	r3, [sp, #48]	; 0x30
 8014396:	e7bc      	b.n	8014312 <_dtoa_r+0x1ba>
 8014398:	2301      	movs	r3, #1
 801439a:	9309      	str	r3, [sp, #36]	; 0x24
 801439c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801439e:	2b00      	cmp	r3, #0
 80143a0:	dd74      	ble.n	801448c <_dtoa_r+0x334>
 80143a2:	4698      	mov	r8, r3
 80143a4:	9304      	str	r3, [sp, #16]
 80143a6:	2200      	movs	r2, #0
 80143a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80143aa:	6072      	str	r2, [r6, #4]
 80143ac:	2204      	movs	r2, #4
 80143ae:	f102 0014 	add.w	r0, r2, #20
 80143b2:	4298      	cmp	r0, r3
 80143b4:	6871      	ldr	r1, [r6, #4]
 80143b6:	d96e      	bls.n	8014496 <_dtoa_r+0x33e>
 80143b8:	4620      	mov	r0, r4
 80143ba:	f000 fd7f 	bl	8014ebc <_Balloc>
 80143be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80143c0:	6030      	str	r0, [r6, #0]
 80143c2:	681b      	ldr	r3, [r3, #0]
 80143c4:	f1b8 0f0e 	cmp.w	r8, #14
 80143c8:	9306      	str	r3, [sp, #24]
 80143ca:	f200 80ed 	bhi.w	80145a8 <_dtoa_r+0x450>
 80143ce:	2d00      	cmp	r5, #0
 80143d0:	f000 80ea 	beq.w	80145a8 <_dtoa_r+0x450>
 80143d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80143d8:	f1ba 0f00 	cmp.w	sl, #0
 80143dc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80143e0:	dd77      	ble.n	80144d2 <_dtoa_r+0x37a>
 80143e2:	4a28      	ldr	r2, [pc, #160]	; (8014484 <_dtoa_r+0x32c>)
 80143e4:	f00a 030f 	and.w	r3, sl, #15
 80143e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80143ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80143f0:	06f0      	lsls	r0, r6, #27
 80143f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80143fa:	d568      	bpl.n	80144ce <_dtoa_r+0x376>
 80143fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014400:	4b21      	ldr	r3, [pc, #132]	; (8014488 <_dtoa_r+0x330>)
 8014402:	2503      	movs	r5, #3
 8014404:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014408:	f7ec f9cc 	bl	80007a4 <__aeabi_ddiv>
 801440c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014410:	f006 060f 	and.w	r6, r6, #15
 8014414:	4f1c      	ldr	r7, [pc, #112]	; (8014488 <_dtoa_r+0x330>)
 8014416:	e04f      	b.n	80144b8 <_dtoa_r+0x360>
 8014418:	2301      	movs	r3, #1
 801441a:	9309      	str	r3, [sp, #36]	; 0x24
 801441c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801441e:	4453      	add	r3, sl
 8014420:	f103 0801 	add.w	r8, r3, #1
 8014424:	9304      	str	r3, [sp, #16]
 8014426:	4643      	mov	r3, r8
 8014428:	2b01      	cmp	r3, #1
 801442a:	bfb8      	it	lt
 801442c:	2301      	movlt	r3, #1
 801442e:	e7ba      	b.n	80143a6 <_dtoa_r+0x24e>
 8014430:	2300      	movs	r3, #0
 8014432:	e7b2      	b.n	801439a <_dtoa_r+0x242>
 8014434:	2300      	movs	r3, #0
 8014436:	e7f0      	b.n	801441a <_dtoa_r+0x2c2>
 8014438:	2501      	movs	r5, #1
 801443a:	2300      	movs	r3, #0
 801443c:	9509      	str	r5, [sp, #36]	; 0x24
 801443e:	931e      	str	r3, [sp, #120]	; 0x78
 8014440:	f04f 33ff 	mov.w	r3, #4294967295
 8014444:	2200      	movs	r2, #0
 8014446:	9304      	str	r3, [sp, #16]
 8014448:	4698      	mov	r8, r3
 801444a:	2312      	movs	r3, #18
 801444c:	921f      	str	r2, [sp, #124]	; 0x7c
 801444e:	e7aa      	b.n	80143a6 <_dtoa_r+0x24e>
 8014450:	2301      	movs	r3, #1
 8014452:	9309      	str	r3, [sp, #36]	; 0x24
 8014454:	e7f4      	b.n	8014440 <_dtoa_r+0x2e8>
 8014456:	bf00      	nop
 8014458:	636f4361 	.word	0x636f4361
 801445c:	3fd287a7 	.word	0x3fd287a7
 8014460:	8b60c8b3 	.word	0x8b60c8b3
 8014464:	3fc68a28 	.word	0x3fc68a28
 8014468:	509f79fb 	.word	0x509f79fb
 801446c:	3fd34413 	.word	0x3fd34413
 8014470:	7ff00000 	.word	0x7ff00000
 8014474:	0801720d 	.word	0x0801720d
 8014478:	08017204 	.word	0x08017204
 801447c:	080171e1 	.word	0x080171e1
 8014480:	3ff80000 	.word	0x3ff80000
 8014484:	080172a8 	.word	0x080172a8
 8014488:	08017280 	.word	0x08017280
 801448c:	2301      	movs	r3, #1
 801448e:	9304      	str	r3, [sp, #16]
 8014490:	4698      	mov	r8, r3
 8014492:	461a      	mov	r2, r3
 8014494:	e7da      	b.n	801444c <_dtoa_r+0x2f4>
 8014496:	3101      	adds	r1, #1
 8014498:	6071      	str	r1, [r6, #4]
 801449a:	0052      	lsls	r2, r2, #1
 801449c:	e787      	b.n	80143ae <_dtoa_r+0x256>
 801449e:	07f1      	lsls	r1, r6, #31
 80144a0:	d508      	bpl.n	80144b4 <_dtoa_r+0x35c>
 80144a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80144a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80144aa:	f7ec f851 	bl	8000550 <__aeabi_dmul>
 80144ae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80144b2:	3501      	adds	r5, #1
 80144b4:	1076      	asrs	r6, r6, #1
 80144b6:	3708      	adds	r7, #8
 80144b8:	2e00      	cmp	r6, #0
 80144ba:	d1f0      	bne.n	801449e <_dtoa_r+0x346>
 80144bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80144c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80144c4:	f7ec f96e 	bl	80007a4 <__aeabi_ddiv>
 80144c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80144cc:	e01b      	b.n	8014506 <_dtoa_r+0x3ae>
 80144ce:	2502      	movs	r5, #2
 80144d0:	e7a0      	b.n	8014414 <_dtoa_r+0x2bc>
 80144d2:	f000 80a4 	beq.w	801461e <_dtoa_r+0x4c6>
 80144d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80144da:	f1ca 0600 	rsb	r6, sl, #0
 80144de:	4ba0      	ldr	r3, [pc, #640]	; (8014760 <_dtoa_r+0x608>)
 80144e0:	f006 020f 	and.w	r2, r6, #15
 80144e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80144e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144ec:	f7ec f830 	bl	8000550 <__aeabi_dmul>
 80144f0:	2502      	movs	r5, #2
 80144f2:	2300      	movs	r3, #0
 80144f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80144f8:	4f9a      	ldr	r7, [pc, #616]	; (8014764 <_dtoa_r+0x60c>)
 80144fa:	1136      	asrs	r6, r6, #4
 80144fc:	2e00      	cmp	r6, #0
 80144fe:	f040 8083 	bne.w	8014608 <_dtoa_r+0x4b0>
 8014502:	2b00      	cmp	r3, #0
 8014504:	d1e0      	bne.n	80144c8 <_dtoa_r+0x370>
 8014506:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014508:	2b00      	cmp	r3, #0
 801450a:	f000 808a 	beq.w	8014622 <_dtoa_r+0x4ca>
 801450e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014512:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014516:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801451a:	2200      	movs	r2, #0
 801451c:	4b92      	ldr	r3, [pc, #584]	; (8014768 <_dtoa_r+0x610>)
 801451e:	f7ec fa89 	bl	8000a34 <__aeabi_dcmplt>
 8014522:	2800      	cmp	r0, #0
 8014524:	d07d      	beq.n	8014622 <_dtoa_r+0x4ca>
 8014526:	f1b8 0f00 	cmp.w	r8, #0
 801452a:	d07a      	beq.n	8014622 <_dtoa_r+0x4ca>
 801452c:	9b04      	ldr	r3, [sp, #16]
 801452e:	2b00      	cmp	r3, #0
 8014530:	dd36      	ble.n	80145a0 <_dtoa_r+0x448>
 8014532:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014536:	2200      	movs	r2, #0
 8014538:	4b8c      	ldr	r3, [pc, #560]	; (801476c <_dtoa_r+0x614>)
 801453a:	f7ec f809 	bl	8000550 <__aeabi_dmul>
 801453e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014542:	9e04      	ldr	r6, [sp, #16]
 8014544:	f10a 37ff 	add.w	r7, sl, #4294967295
 8014548:	3501      	adds	r5, #1
 801454a:	4628      	mov	r0, r5
 801454c:	f7eb ff96 	bl	800047c <__aeabi_i2d>
 8014550:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014554:	f7eb fffc 	bl	8000550 <__aeabi_dmul>
 8014558:	2200      	movs	r2, #0
 801455a:	4b85      	ldr	r3, [pc, #532]	; (8014770 <_dtoa_r+0x618>)
 801455c:	f7eb fe42 	bl	80001e4 <__adddf3>
 8014560:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8014564:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014568:	950b      	str	r5, [sp, #44]	; 0x2c
 801456a:	2e00      	cmp	r6, #0
 801456c:	d15c      	bne.n	8014628 <_dtoa_r+0x4d0>
 801456e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014572:	2200      	movs	r2, #0
 8014574:	4b7f      	ldr	r3, [pc, #508]	; (8014774 <_dtoa_r+0x61c>)
 8014576:	f7eb fe33 	bl	80001e0 <__aeabi_dsub>
 801457a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801457c:	462b      	mov	r3, r5
 801457e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014582:	f7ec fa75 	bl	8000a70 <__aeabi_dcmpgt>
 8014586:	2800      	cmp	r0, #0
 8014588:	f040 8281 	bne.w	8014a8e <_dtoa_r+0x936>
 801458c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014590:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014592:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8014596:	f7ec fa4d 	bl	8000a34 <__aeabi_dcmplt>
 801459a:	2800      	cmp	r0, #0
 801459c:	f040 8275 	bne.w	8014a8a <_dtoa_r+0x932>
 80145a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80145a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80145a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	f2c0 814b 	blt.w	8014846 <_dtoa_r+0x6ee>
 80145b0:	f1ba 0f0e 	cmp.w	sl, #14
 80145b4:	f300 8147 	bgt.w	8014846 <_dtoa_r+0x6ee>
 80145b8:	4b69      	ldr	r3, [pc, #420]	; (8014760 <_dtoa_r+0x608>)
 80145ba:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80145be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80145c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	f280 80d7 	bge.w	801477c <_dtoa_r+0x624>
 80145ce:	f1b8 0f00 	cmp.w	r8, #0
 80145d2:	f300 80d3 	bgt.w	801477c <_dtoa_r+0x624>
 80145d6:	f040 8257 	bne.w	8014a88 <_dtoa_r+0x930>
 80145da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80145de:	2200      	movs	r2, #0
 80145e0:	4b64      	ldr	r3, [pc, #400]	; (8014774 <_dtoa_r+0x61c>)
 80145e2:	f7eb ffb5 	bl	8000550 <__aeabi_dmul>
 80145e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80145ea:	f7ec fa37 	bl	8000a5c <__aeabi_dcmpge>
 80145ee:	4646      	mov	r6, r8
 80145f0:	4647      	mov	r7, r8
 80145f2:	2800      	cmp	r0, #0
 80145f4:	f040 822d 	bne.w	8014a52 <_dtoa_r+0x8fa>
 80145f8:	9b06      	ldr	r3, [sp, #24]
 80145fa:	9a06      	ldr	r2, [sp, #24]
 80145fc:	1c5d      	adds	r5, r3, #1
 80145fe:	2331      	movs	r3, #49	; 0x31
 8014600:	f10a 0a01 	add.w	sl, sl, #1
 8014604:	7013      	strb	r3, [r2, #0]
 8014606:	e228      	b.n	8014a5a <_dtoa_r+0x902>
 8014608:	07f2      	lsls	r2, r6, #31
 801460a:	d505      	bpl.n	8014618 <_dtoa_r+0x4c0>
 801460c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014610:	f7eb ff9e 	bl	8000550 <__aeabi_dmul>
 8014614:	2301      	movs	r3, #1
 8014616:	3501      	adds	r5, #1
 8014618:	1076      	asrs	r6, r6, #1
 801461a:	3708      	adds	r7, #8
 801461c:	e76e      	b.n	80144fc <_dtoa_r+0x3a4>
 801461e:	2502      	movs	r5, #2
 8014620:	e771      	b.n	8014506 <_dtoa_r+0x3ae>
 8014622:	4657      	mov	r7, sl
 8014624:	4646      	mov	r6, r8
 8014626:	e790      	b.n	801454a <_dtoa_r+0x3f2>
 8014628:	4b4d      	ldr	r3, [pc, #308]	; (8014760 <_dtoa_r+0x608>)
 801462a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801462e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014634:	2b00      	cmp	r3, #0
 8014636:	d048      	beq.n	80146ca <_dtoa_r+0x572>
 8014638:	4602      	mov	r2, r0
 801463a:	460b      	mov	r3, r1
 801463c:	2000      	movs	r0, #0
 801463e:	494e      	ldr	r1, [pc, #312]	; (8014778 <_dtoa_r+0x620>)
 8014640:	f7ec f8b0 	bl	80007a4 <__aeabi_ddiv>
 8014644:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014648:	f7eb fdca 	bl	80001e0 <__aeabi_dsub>
 801464c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014650:	9d06      	ldr	r5, [sp, #24]
 8014652:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014656:	f7ec fa2b 	bl	8000ab0 <__aeabi_d2iz>
 801465a:	9011      	str	r0, [sp, #68]	; 0x44
 801465c:	f7eb ff0e 	bl	800047c <__aeabi_i2d>
 8014660:	4602      	mov	r2, r0
 8014662:	460b      	mov	r3, r1
 8014664:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014668:	f7eb fdba 	bl	80001e0 <__aeabi_dsub>
 801466c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801466e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014672:	3330      	adds	r3, #48	; 0x30
 8014674:	f805 3b01 	strb.w	r3, [r5], #1
 8014678:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801467c:	f7ec f9da 	bl	8000a34 <__aeabi_dcmplt>
 8014680:	2800      	cmp	r0, #0
 8014682:	d163      	bne.n	801474c <_dtoa_r+0x5f4>
 8014684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014688:	2000      	movs	r0, #0
 801468a:	4937      	ldr	r1, [pc, #220]	; (8014768 <_dtoa_r+0x610>)
 801468c:	f7eb fda8 	bl	80001e0 <__aeabi_dsub>
 8014690:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014694:	f7ec f9ce 	bl	8000a34 <__aeabi_dcmplt>
 8014698:	2800      	cmp	r0, #0
 801469a:	f040 80b5 	bne.w	8014808 <_dtoa_r+0x6b0>
 801469e:	9b06      	ldr	r3, [sp, #24]
 80146a0:	1aeb      	subs	r3, r5, r3
 80146a2:	429e      	cmp	r6, r3
 80146a4:	f77f af7c 	ble.w	80145a0 <_dtoa_r+0x448>
 80146a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80146ac:	2200      	movs	r2, #0
 80146ae:	4b2f      	ldr	r3, [pc, #188]	; (801476c <_dtoa_r+0x614>)
 80146b0:	f7eb ff4e 	bl	8000550 <__aeabi_dmul>
 80146b4:	2200      	movs	r2, #0
 80146b6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80146ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146be:	4b2b      	ldr	r3, [pc, #172]	; (801476c <_dtoa_r+0x614>)
 80146c0:	f7eb ff46 	bl	8000550 <__aeabi_dmul>
 80146c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146c8:	e7c3      	b.n	8014652 <_dtoa_r+0x4fa>
 80146ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80146ce:	f7eb ff3f 	bl	8000550 <__aeabi_dmul>
 80146d2:	9b06      	ldr	r3, [sp, #24]
 80146d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80146d8:	199d      	adds	r5, r3, r6
 80146da:	461e      	mov	r6, r3
 80146dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146e0:	f7ec f9e6 	bl	8000ab0 <__aeabi_d2iz>
 80146e4:	9011      	str	r0, [sp, #68]	; 0x44
 80146e6:	f7eb fec9 	bl	800047c <__aeabi_i2d>
 80146ea:	4602      	mov	r2, r0
 80146ec:	460b      	mov	r3, r1
 80146ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146f2:	f7eb fd75 	bl	80001e0 <__aeabi_dsub>
 80146f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80146f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146fc:	3330      	adds	r3, #48	; 0x30
 80146fe:	f806 3b01 	strb.w	r3, [r6], #1
 8014702:	42ae      	cmp	r6, r5
 8014704:	f04f 0200 	mov.w	r2, #0
 8014708:	d124      	bne.n	8014754 <_dtoa_r+0x5fc>
 801470a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801470e:	4b1a      	ldr	r3, [pc, #104]	; (8014778 <_dtoa_r+0x620>)
 8014710:	f7eb fd68 	bl	80001e4 <__adddf3>
 8014714:	4602      	mov	r2, r0
 8014716:	460b      	mov	r3, r1
 8014718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801471c:	f7ec f9a8 	bl	8000a70 <__aeabi_dcmpgt>
 8014720:	2800      	cmp	r0, #0
 8014722:	d171      	bne.n	8014808 <_dtoa_r+0x6b0>
 8014724:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014728:	2000      	movs	r0, #0
 801472a:	4913      	ldr	r1, [pc, #76]	; (8014778 <_dtoa_r+0x620>)
 801472c:	f7eb fd58 	bl	80001e0 <__aeabi_dsub>
 8014730:	4602      	mov	r2, r0
 8014732:	460b      	mov	r3, r1
 8014734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014738:	f7ec f97c 	bl	8000a34 <__aeabi_dcmplt>
 801473c:	2800      	cmp	r0, #0
 801473e:	f43f af2f 	beq.w	80145a0 <_dtoa_r+0x448>
 8014742:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014746:	1e6a      	subs	r2, r5, #1
 8014748:	2b30      	cmp	r3, #48	; 0x30
 801474a:	d001      	beq.n	8014750 <_dtoa_r+0x5f8>
 801474c:	46ba      	mov	sl, r7
 801474e:	e04a      	b.n	80147e6 <_dtoa_r+0x68e>
 8014750:	4615      	mov	r5, r2
 8014752:	e7f6      	b.n	8014742 <_dtoa_r+0x5ea>
 8014754:	4b05      	ldr	r3, [pc, #20]	; (801476c <_dtoa_r+0x614>)
 8014756:	f7eb fefb 	bl	8000550 <__aeabi_dmul>
 801475a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801475e:	e7bd      	b.n	80146dc <_dtoa_r+0x584>
 8014760:	080172a8 	.word	0x080172a8
 8014764:	08017280 	.word	0x08017280
 8014768:	3ff00000 	.word	0x3ff00000
 801476c:	40240000 	.word	0x40240000
 8014770:	401c0000 	.word	0x401c0000
 8014774:	40140000 	.word	0x40140000
 8014778:	3fe00000 	.word	0x3fe00000
 801477c:	9d06      	ldr	r5, [sp, #24]
 801477e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014786:	4630      	mov	r0, r6
 8014788:	4639      	mov	r1, r7
 801478a:	f7ec f80b 	bl	80007a4 <__aeabi_ddiv>
 801478e:	f7ec f98f 	bl	8000ab0 <__aeabi_d2iz>
 8014792:	4681      	mov	r9, r0
 8014794:	f7eb fe72 	bl	800047c <__aeabi_i2d>
 8014798:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801479c:	f7eb fed8 	bl	8000550 <__aeabi_dmul>
 80147a0:	4602      	mov	r2, r0
 80147a2:	460b      	mov	r3, r1
 80147a4:	4630      	mov	r0, r6
 80147a6:	4639      	mov	r1, r7
 80147a8:	f7eb fd1a 	bl	80001e0 <__aeabi_dsub>
 80147ac:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80147b0:	f805 6b01 	strb.w	r6, [r5], #1
 80147b4:	9e06      	ldr	r6, [sp, #24]
 80147b6:	4602      	mov	r2, r0
 80147b8:	1bae      	subs	r6, r5, r6
 80147ba:	45b0      	cmp	r8, r6
 80147bc:	460b      	mov	r3, r1
 80147be:	d135      	bne.n	801482c <_dtoa_r+0x6d4>
 80147c0:	f7eb fd10 	bl	80001e4 <__adddf3>
 80147c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147c8:	4606      	mov	r6, r0
 80147ca:	460f      	mov	r7, r1
 80147cc:	f7ec f950 	bl	8000a70 <__aeabi_dcmpgt>
 80147d0:	b9c8      	cbnz	r0, 8014806 <_dtoa_r+0x6ae>
 80147d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147d6:	4630      	mov	r0, r6
 80147d8:	4639      	mov	r1, r7
 80147da:	f7ec f921 	bl	8000a20 <__aeabi_dcmpeq>
 80147de:	b110      	cbz	r0, 80147e6 <_dtoa_r+0x68e>
 80147e0:	f019 0f01 	tst.w	r9, #1
 80147e4:	d10f      	bne.n	8014806 <_dtoa_r+0x6ae>
 80147e6:	4659      	mov	r1, fp
 80147e8:	4620      	mov	r0, r4
 80147ea:	f000 fb9b 	bl	8014f24 <_Bfree>
 80147ee:	2300      	movs	r3, #0
 80147f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80147f2:	702b      	strb	r3, [r5, #0]
 80147f4:	f10a 0301 	add.w	r3, sl, #1
 80147f8:	6013      	str	r3, [r2, #0]
 80147fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	f43f acf3 	beq.w	80141e8 <_dtoa_r+0x90>
 8014802:	601d      	str	r5, [r3, #0]
 8014804:	e4f0      	b.n	80141e8 <_dtoa_r+0x90>
 8014806:	4657      	mov	r7, sl
 8014808:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801480c:	1e6b      	subs	r3, r5, #1
 801480e:	2a39      	cmp	r2, #57	; 0x39
 8014810:	d106      	bne.n	8014820 <_dtoa_r+0x6c8>
 8014812:	9a06      	ldr	r2, [sp, #24]
 8014814:	429a      	cmp	r2, r3
 8014816:	d107      	bne.n	8014828 <_dtoa_r+0x6d0>
 8014818:	2330      	movs	r3, #48	; 0x30
 801481a:	7013      	strb	r3, [r2, #0]
 801481c:	4613      	mov	r3, r2
 801481e:	3701      	adds	r7, #1
 8014820:	781a      	ldrb	r2, [r3, #0]
 8014822:	3201      	adds	r2, #1
 8014824:	701a      	strb	r2, [r3, #0]
 8014826:	e791      	b.n	801474c <_dtoa_r+0x5f4>
 8014828:	461d      	mov	r5, r3
 801482a:	e7ed      	b.n	8014808 <_dtoa_r+0x6b0>
 801482c:	2200      	movs	r2, #0
 801482e:	4b99      	ldr	r3, [pc, #612]	; (8014a94 <_dtoa_r+0x93c>)
 8014830:	f7eb fe8e 	bl	8000550 <__aeabi_dmul>
 8014834:	2200      	movs	r2, #0
 8014836:	2300      	movs	r3, #0
 8014838:	4606      	mov	r6, r0
 801483a:	460f      	mov	r7, r1
 801483c:	f7ec f8f0 	bl	8000a20 <__aeabi_dcmpeq>
 8014840:	2800      	cmp	r0, #0
 8014842:	d09e      	beq.n	8014782 <_dtoa_r+0x62a>
 8014844:	e7cf      	b.n	80147e6 <_dtoa_r+0x68e>
 8014846:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014848:	2a00      	cmp	r2, #0
 801484a:	f000 8088 	beq.w	801495e <_dtoa_r+0x806>
 801484e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014850:	2a01      	cmp	r2, #1
 8014852:	dc6d      	bgt.n	8014930 <_dtoa_r+0x7d8>
 8014854:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8014856:	2a00      	cmp	r2, #0
 8014858:	d066      	beq.n	8014928 <_dtoa_r+0x7d0>
 801485a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801485e:	464d      	mov	r5, r9
 8014860:	9e08      	ldr	r6, [sp, #32]
 8014862:	9a07      	ldr	r2, [sp, #28]
 8014864:	2101      	movs	r1, #1
 8014866:	441a      	add	r2, r3
 8014868:	4620      	mov	r0, r4
 801486a:	4499      	add	r9, r3
 801486c:	9207      	str	r2, [sp, #28]
 801486e:	f000 fbf9 	bl	8015064 <__i2b>
 8014872:	4607      	mov	r7, r0
 8014874:	2d00      	cmp	r5, #0
 8014876:	dd0b      	ble.n	8014890 <_dtoa_r+0x738>
 8014878:	9b07      	ldr	r3, [sp, #28]
 801487a:	2b00      	cmp	r3, #0
 801487c:	dd08      	ble.n	8014890 <_dtoa_r+0x738>
 801487e:	42ab      	cmp	r3, r5
 8014880:	bfa8      	it	ge
 8014882:	462b      	movge	r3, r5
 8014884:	9a07      	ldr	r2, [sp, #28]
 8014886:	eba9 0903 	sub.w	r9, r9, r3
 801488a:	1aed      	subs	r5, r5, r3
 801488c:	1ad3      	subs	r3, r2, r3
 801488e:	9307      	str	r3, [sp, #28]
 8014890:	9b08      	ldr	r3, [sp, #32]
 8014892:	b1eb      	cbz	r3, 80148d0 <_dtoa_r+0x778>
 8014894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014896:	2b00      	cmp	r3, #0
 8014898:	d065      	beq.n	8014966 <_dtoa_r+0x80e>
 801489a:	b18e      	cbz	r6, 80148c0 <_dtoa_r+0x768>
 801489c:	4639      	mov	r1, r7
 801489e:	4632      	mov	r2, r6
 80148a0:	4620      	mov	r0, r4
 80148a2:	f000 fc7d 	bl	80151a0 <__pow5mult>
 80148a6:	465a      	mov	r2, fp
 80148a8:	4601      	mov	r1, r0
 80148aa:	4607      	mov	r7, r0
 80148ac:	4620      	mov	r0, r4
 80148ae:	f000 fbe2 	bl	8015076 <__multiply>
 80148b2:	4659      	mov	r1, fp
 80148b4:	900a      	str	r0, [sp, #40]	; 0x28
 80148b6:	4620      	mov	r0, r4
 80148b8:	f000 fb34 	bl	8014f24 <_Bfree>
 80148bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80148be:	469b      	mov	fp, r3
 80148c0:	9b08      	ldr	r3, [sp, #32]
 80148c2:	1b9a      	subs	r2, r3, r6
 80148c4:	d004      	beq.n	80148d0 <_dtoa_r+0x778>
 80148c6:	4659      	mov	r1, fp
 80148c8:	4620      	mov	r0, r4
 80148ca:	f000 fc69 	bl	80151a0 <__pow5mult>
 80148ce:	4683      	mov	fp, r0
 80148d0:	2101      	movs	r1, #1
 80148d2:	4620      	mov	r0, r4
 80148d4:	f000 fbc6 	bl	8015064 <__i2b>
 80148d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80148da:	4606      	mov	r6, r0
 80148dc:	2b00      	cmp	r3, #0
 80148de:	f000 81c6 	beq.w	8014c6e <_dtoa_r+0xb16>
 80148e2:	461a      	mov	r2, r3
 80148e4:	4601      	mov	r1, r0
 80148e6:	4620      	mov	r0, r4
 80148e8:	f000 fc5a 	bl	80151a0 <__pow5mult>
 80148ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80148ee:	4606      	mov	r6, r0
 80148f0:	2b01      	cmp	r3, #1
 80148f2:	dc3e      	bgt.n	8014972 <_dtoa_r+0x81a>
 80148f4:	9b02      	ldr	r3, [sp, #8]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d137      	bne.n	801496a <_dtoa_r+0x812>
 80148fa:	9b03      	ldr	r3, [sp, #12]
 80148fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014900:	2b00      	cmp	r3, #0
 8014902:	d134      	bne.n	801496e <_dtoa_r+0x816>
 8014904:	9b03      	ldr	r3, [sp, #12]
 8014906:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801490a:	0d1b      	lsrs	r3, r3, #20
 801490c:	051b      	lsls	r3, r3, #20
 801490e:	b12b      	cbz	r3, 801491c <_dtoa_r+0x7c4>
 8014910:	9b07      	ldr	r3, [sp, #28]
 8014912:	f109 0901 	add.w	r9, r9, #1
 8014916:	3301      	adds	r3, #1
 8014918:	9307      	str	r3, [sp, #28]
 801491a:	2301      	movs	r3, #1
 801491c:	9308      	str	r3, [sp, #32]
 801491e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014920:	2b00      	cmp	r3, #0
 8014922:	d128      	bne.n	8014976 <_dtoa_r+0x81e>
 8014924:	2001      	movs	r0, #1
 8014926:	e02e      	b.n	8014986 <_dtoa_r+0x82e>
 8014928:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801492a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801492e:	e796      	b.n	801485e <_dtoa_r+0x706>
 8014930:	9b08      	ldr	r3, [sp, #32]
 8014932:	f108 36ff 	add.w	r6, r8, #4294967295
 8014936:	42b3      	cmp	r3, r6
 8014938:	bfb7      	itett	lt
 801493a:	9b08      	ldrlt	r3, [sp, #32]
 801493c:	1b9e      	subge	r6, r3, r6
 801493e:	1af2      	sublt	r2, r6, r3
 8014940:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8014942:	bfbf      	itttt	lt
 8014944:	9608      	strlt	r6, [sp, #32]
 8014946:	189b      	addlt	r3, r3, r2
 8014948:	930c      	strlt	r3, [sp, #48]	; 0x30
 801494a:	2600      	movlt	r6, #0
 801494c:	f1b8 0f00 	cmp.w	r8, #0
 8014950:	bfb9      	ittee	lt
 8014952:	eba9 0508 	sublt.w	r5, r9, r8
 8014956:	2300      	movlt	r3, #0
 8014958:	464d      	movge	r5, r9
 801495a:	4643      	movge	r3, r8
 801495c:	e781      	b.n	8014862 <_dtoa_r+0x70a>
 801495e:	9e08      	ldr	r6, [sp, #32]
 8014960:	464d      	mov	r5, r9
 8014962:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014964:	e786      	b.n	8014874 <_dtoa_r+0x71c>
 8014966:	9a08      	ldr	r2, [sp, #32]
 8014968:	e7ad      	b.n	80148c6 <_dtoa_r+0x76e>
 801496a:	2300      	movs	r3, #0
 801496c:	e7d6      	b.n	801491c <_dtoa_r+0x7c4>
 801496e:	9b02      	ldr	r3, [sp, #8]
 8014970:	e7d4      	b.n	801491c <_dtoa_r+0x7c4>
 8014972:	2300      	movs	r3, #0
 8014974:	9308      	str	r3, [sp, #32]
 8014976:	6933      	ldr	r3, [r6, #16]
 8014978:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801497c:	6918      	ldr	r0, [r3, #16]
 801497e:	f000 fb23 	bl	8014fc8 <__hi0bits>
 8014982:	f1c0 0020 	rsb	r0, r0, #32
 8014986:	9b07      	ldr	r3, [sp, #28]
 8014988:	4418      	add	r0, r3
 801498a:	f010 001f 	ands.w	r0, r0, #31
 801498e:	d047      	beq.n	8014a20 <_dtoa_r+0x8c8>
 8014990:	f1c0 0320 	rsb	r3, r0, #32
 8014994:	2b04      	cmp	r3, #4
 8014996:	dd3b      	ble.n	8014a10 <_dtoa_r+0x8b8>
 8014998:	9b07      	ldr	r3, [sp, #28]
 801499a:	f1c0 001c 	rsb	r0, r0, #28
 801499e:	4481      	add	r9, r0
 80149a0:	4405      	add	r5, r0
 80149a2:	4403      	add	r3, r0
 80149a4:	9307      	str	r3, [sp, #28]
 80149a6:	f1b9 0f00 	cmp.w	r9, #0
 80149aa:	dd05      	ble.n	80149b8 <_dtoa_r+0x860>
 80149ac:	4659      	mov	r1, fp
 80149ae:	464a      	mov	r2, r9
 80149b0:	4620      	mov	r0, r4
 80149b2:	f000 fc43 	bl	801523c <__lshift>
 80149b6:	4683      	mov	fp, r0
 80149b8:	9b07      	ldr	r3, [sp, #28]
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	dd05      	ble.n	80149ca <_dtoa_r+0x872>
 80149be:	4631      	mov	r1, r6
 80149c0:	461a      	mov	r2, r3
 80149c2:	4620      	mov	r0, r4
 80149c4:	f000 fc3a 	bl	801523c <__lshift>
 80149c8:	4606      	mov	r6, r0
 80149ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80149cc:	b353      	cbz	r3, 8014a24 <_dtoa_r+0x8cc>
 80149ce:	4631      	mov	r1, r6
 80149d0:	4658      	mov	r0, fp
 80149d2:	f000 fc87 	bl	80152e4 <__mcmp>
 80149d6:	2800      	cmp	r0, #0
 80149d8:	da24      	bge.n	8014a24 <_dtoa_r+0x8cc>
 80149da:	2300      	movs	r3, #0
 80149dc:	4659      	mov	r1, fp
 80149de:	220a      	movs	r2, #10
 80149e0:	4620      	mov	r0, r4
 80149e2:	f000 fab6 	bl	8014f52 <__multadd>
 80149e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80149ec:	4683      	mov	fp, r0
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	f000 8144 	beq.w	8014c7c <_dtoa_r+0xb24>
 80149f4:	2300      	movs	r3, #0
 80149f6:	4639      	mov	r1, r7
 80149f8:	220a      	movs	r2, #10
 80149fa:	4620      	mov	r0, r4
 80149fc:	f000 faa9 	bl	8014f52 <__multadd>
 8014a00:	9b04      	ldr	r3, [sp, #16]
 8014a02:	4607      	mov	r7, r0
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	dc4d      	bgt.n	8014aa4 <_dtoa_r+0x94c>
 8014a08:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014a0a:	2b02      	cmp	r3, #2
 8014a0c:	dd4a      	ble.n	8014aa4 <_dtoa_r+0x94c>
 8014a0e:	e011      	b.n	8014a34 <_dtoa_r+0x8dc>
 8014a10:	d0c9      	beq.n	80149a6 <_dtoa_r+0x84e>
 8014a12:	9a07      	ldr	r2, [sp, #28]
 8014a14:	331c      	adds	r3, #28
 8014a16:	441a      	add	r2, r3
 8014a18:	4499      	add	r9, r3
 8014a1a:	441d      	add	r5, r3
 8014a1c:	4613      	mov	r3, r2
 8014a1e:	e7c1      	b.n	80149a4 <_dtoa_r+0x84c>
 8014a20:	4603      	mov	r3, r0
 8014a22:	e7f6      	b.n	8014a12 <_dtoa_r+0x8ba>
 8014a24:	f1b8 0f00 	cmp.w	r8, #0
 8014a28:	dc36      	bgt.n	8014a98 <_dtoa_r+0x940>
 8014a2a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014a2c:	2b02      	cmp	r3, #2
 8014a2e:	dd33      	ble.n	8014a98 <_dtoa_r+0x940>
 8014a30:	f8cd 8010 	str.w	r8, [sp, #16]
 8014a34:	9b04      	ldr	r3, [sp, #16]
 8014a36:	b963      	cbnz	r3, 8014a52 <_dtoa_r+0x8fa>
 8014a38:	4631      	mov	r1, r6
 8014a3a:	2205      	movs	r2, #5
 8014a3c:	4620      	mov	r0, r4
 8014a3e:	f000 fa88 	bl	8014f52 <__multadd>
 8014a42:	4601      	mov	r1, r0
 8014a44:	4606      	mov	r6, r0
 8014a46:	4658      	mov	r0, fp
 8014a48:	f000 fc4c 	bl	80152e4 <__mcmp>
 8014a4c:	2800      	cmp	r0, #0
 8014a4e:	f73f add3 	bgt.w	80145f8 <_dtoa_r+0x4a0>
 8014a52:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014a54:	9d06      	ldr	r5, [sp, #24]
 8014a56:	ea6f 0a03 	mvn.w	sl, r3
 8014a5a:	f04f 0900 	mov.w	r9, #0
 8014a5e:	4631      	mov	r1, r6
 8014a60:	4620      	mov	r0, r4
 8014a62:	f000 fa5f 	bl	8014f24 <_Bfree>
 8014a66:	2f00      	cmp	r7, #0
 8014a68:	f43f aebd 	beq.w	80147e6 <_dtoa_r+0x68e>
 8014a6c:	f1b9 0f00 	cmp.w	r9, #0
 8014a70:	d005      	beq.n	8014a7e <_dtoa_r+0x926>
 8014a72:	45b9      	cmp	r9, r7
 8014a74:	d003      	beq.n	8014a7e <_dtoa_r+0x926>
 8014a76:	4649      	mov	r1, r9
 8014a78:	4620      	mov	r0, r4
 8014a7a:	f000 fa53 	bl	8014f24 <_Bfree>
 8014a7e:	4639      	mov	r1, r7
 8014a80:	4620      	mov	r0, r4
 8014a82:	f000 fa4f 	bl	8014f24 <_Bfree>
 8014a86:	e6ae      	b.n	80147e6 <_dtoa_r+0x68e>
 8014a88:	2600      	movs	r6, #0
 8014a8a:	4637      	mov	r7, r6
 8014a8c:	e7e1      	b.n	8014a52 <_dtoa_r+0x8fa>
 8014a8e:	46ba      	mov	sl, r7
 8014a90:	4637      	mov	r7, r6
 8014a92:	e5b1      	b.n	80145f8 <_dtoa_r+0x4a0>
 8014a94:	40240000 	.word	0x40240000
 8014a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a9a:	f8cd 8010 	str.w	r8, [sp, #16]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	f000 80f3 	beq.w	8014c8a <_dtoa_r+0xb32>
 8014aa4:	2d00      	cmp	r5, #0
 8014aa6:	dd05      	ble.n	8014ab4 <_dtoa_r+0x95c>
 8014aa8:	4639      	mov	r1, r7
 8014aaa:	462a      	mov	r2, r5
 8014aac:	4620      	mov	r0, r4
 8014aae:	f000 fbc5 	bl	801523c <__lshift>
 8014ab2:	4607      	mov	r7, r0
 8014ab4:	9b08      	ldr	r3, [sp, #32]
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d04c      	beq.n	8014b54 <_dtoa_r+0x9fc>
 8014aba:	6879      	ldr	r1, [r7, #4]
 8014abc:	4620      	mov	r0, r4
 8014abe:	f000 f9fd 	bl	8014ebc <_Balloc>
 8014ac2:	4605      	mov	r5, r0
 8014ac4:	693a      	ldr	r2, [r7, #16]
 8014ac6:	f107 010c 	add.w	r1, r7, #12
 8014aca:	3202      	adds	r2, #2
 8014acc:	0092      	lsls	r2, r2, #2
 8014ace:	300c      	adds	r0, #12
 8014ad0:	f7fe fccf 	bl	8013472 <memcpy>
 8014ad4:	2201      	movs	r2, #1
 8014ad6:	4629      	mov	r1, r5
 8014ad8:	4620      	mov	r0, r4
 8014ada:	f000 fbaf 	bl	801523c <__lshift>
 8014ade:	46b9      	mov	r9, r7
 8014ae0:	4607      	mov	r7, r0
 8014ae2:	9b06      	ldr	r3, [sp, #24]
 8014ae4:	9307      	str	r3, [sp, #28]
 8014ae6:	9b02      	ldr	r3, [sp, #8]
 8014ae8:	f003 0301 	and.w	r3, r3, #1
 8014aec:	9308      	str	r3, [sp, #32]
 8014aee:	4631      	mov	r1, r6
 8014af0:	4658      	mov	r0, fp
 8014af2:	f7ff faa1 	bl	8014038 <quorem>
 8014af6:	4649      	mov	r1, r9
 8014af8:	4605      	mov	r5, r0
 8014afa:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014afe:	4658      	mov	r0, fp
 8014b00:	f000 fbf0 	bl	80152e4 <__mcmp>
 8014b04:	463a      	mov	r2, r7
 8014b06:	9002      	str	r0, [sp, #8]
 8014b08:	4631      	mov	r1, r6
 8014b0a:	4620      	mov	r0, r4
 8014b0c:	f000 fc04 	bl	8015318 <__mdiff>
 8014b10:	68c3      	ldr	r3, [r0, #12]
 8014b12:	4602      	mov	r2, r0
 8014b14:	bb03      	cbnz	r3, 8014b58 <_dtoa_r+0xa00>
 8014b16:	4601      	mov	r1, r0
 8014b18:	9009      	str	r0, [sp, #36]	; 0x24
 8014b1a:	4658      	mov	r0, fp
 8014b1c:	f000 fbe2 	bl	80152e4 <__mcmp>
 8014b20:	4603      	mov	r3, r0
 8014b22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014b24:	4611      	mov	r1, r2
 8014b26:	4620      	mov	r0, r4
 8014b28:	9309      	str	r3, [sp, #36]	; 0x24
 8014b2a:	f000 f9fb 	bl	8014f24 <_Bfree>
 8014b2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b30:	b9a3      	cbnz	r3, 8014b5c <_dtoa_r+0xa04>
 8014b32:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014b34:	b992      	cbnz	r2, 8014b5c <_dtoa_r+0xa04>
 8014b36:	9a08      	ldr	r2, [sp, #32]
 8014b38:	b982      	cbnz	r2, 8014b5c <_dtoa_r+0xa04>
 8014b3a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014b3e:	d029      	beq.n	8014b94 <_dtoa_r+0xa3c>
 8014b40:	9b02      	ldr	r3, [sp, #8]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	dd01      	ble.n	8014b4a <_dtoa_r+0x9f2>
 8014b46:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014b4a:	9b07      	ldr	r3, [sp, #28]
 8014b4c:	1c5d      	adds	r5, r3, #1
 8014b4e:	f883 8000 	strb.w	r8, [r3]
 8014b52:	e784      	b.n	8014a5e <_dtoa_r+0x906>
 8014b54:	4638      	mov	r0, r7
 8014b56:	e7c2      	b.n	8014ade <_dtoa_r+0x986>
 8014b58:	2301      	movs	r3, #1
 8014b5a:	e7e3      	b.n	8014b24 <_dtoa_r+0x9cc>
 8014b5c:	9a02      	ldr	r2, [sp, #8]
 8014b5e:	2a00      	cmp	r2, #0
 8014b60:	db04      	blt.n	8014b6c <_dtoa_r+0xa14>
 8014b62:	d123      	bne.n	8014bac <_dtoa_r+0xa54>
 8014b64:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014b66:	bb0a      	cbnz	r2, 8014bac <_dtoa_r+0xa54>
 8014b68:	9a08      	ldr	r2, [sp, #32]
 8014b6a:	b9fa      	cbnz	r2, 8014bac <_dtoa_r+0xa54>
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	ddec      	ble.n	8014b4a <_dtoa_r+0x9f2>
 8014b70:	4659      	mov	r1, fp
 8014b72:	2201      	movs	r2, #1
 8014b74:	4620      	mov	r0, r4
 8014b76:	f000 fb61 	bl	801523c <__lshift>
 8014b7a:	4631      	mov	r1, r6
 8014b7c:	4683      	mov	fp, r0
 8014b7e:	f000 fbb1 	bl	80152e4 <__mcmp>
 8014b82:	2800      	cmp	r0, #0
 8014b84:	dc03      	bgt.n	8014b8e <_dtoa_r+0xa36>
 8014b86:	d1e0      	bne.n	8014b4a <_dtoa_r+0x9f2>
 8014b88:	f018 0f01 	tst.w	r8, #1
 8014b8c:	d0dd      	beq.n	8014b4a <_dtoa_r+0x9f2>
 8014b8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014b92:	d1d8      	bne.n	8014b46 <_dtoa_r+0x9ee>
 8014b94:	9b07      	ldr	r3, [sp, #28]
 8014b96:	9a07      	ldr	r2, [sp, #28]
 8014b98:	1c5d      	adds	r5, r3, #1
 8014b9a:	2339      	movs	r3, #57	; 0x39
 8014b9c:	7013      	strb	r3, [r2, #0]
 8014b9e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014ba2:	1e6a      	subs	r2, r5, #1
 8014ba4:	2b39      	cmp	r3, #57	; 0x39
 8014ba6:	d04d      	beq.n	8014c44 <_dtoa_r+0xaec>
 8014ba8:	3301      	adds	r3, #1
 8014baa:	e052      	b.n	8014c52 <_dtoa_r+0xafa>
 8014bac:	9a07      	ldr	r2, [sp, #28]
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	f102 0501 	add.w	r5, r2, #1
 8014bb4:	dd06      	ble.n	8014bc4 <_dtoa_r+0xa6c>
 8014bb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014bba:	d0eb      	beq.n	8014b94 <_dtoa_r+0xa3c>
 8014bbc:	f108 0801 	add.w	r8, r8, #1
 8014bc0:	9b07      	ldr	r3, [sp, #28]
 8014bc2:	e7c4      	b.n	8014b4e <_dtoa_r+0x9f6>
 8014bc4:	9b06      	ldr	r3, [sp, #24]
 8014bc6:	9a04      	ldr	r2, [sp, #16]
 8014bc8:	1aeb      	subs	r3, r5, r3
 8014bca:	4293      	cmp	r3, r2
 8014bcc:	f805 8c01 	strb.w	r8, [r5, #-1]
 8014bd0:	d021      	beq.n	8014c16 <_dtoa_r+0xabe>
 8014bd2:	4659      	mov	r1, fp
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	220a      	movs	r2, #10
 8014bd8:	4620      	mov	r0, r4
 8014bda:	f000 f9ba 	bl	8014f52 <__multadd>
 8014bde:	45b9      	cmp	r9, r7
 8014be0:	4683      	mov	fp, r0
 8014be2:	f04f 0300 	mov.w	r3, #0
 8014be6:	f04f 020a 	mov.w	r2, #10
 8014bea:	4649      	mov	r1, r9
 8014bec:	4620      	mov	r0, r4
 8014bee:	d105      	bne.n	8014bfc <_dtoa_r+0xaa4>
 8014bf0:	f000 f9af 	bl	8014f52 <__multadd>
 8014bf4:	4681      	mov	r9, r0
 8014bf6:	4607      	mov	r7, r0
 8014bf8:	9507      	str	r5, [sp, #28]
 8014bfa:	e778      	b.n	8014aee <_dtoa_r+0x996>
 8014bfc:	f000 f9a9 	bl	8014f52 <__multadd>
 8014c00:	4639      	mov	r1, r7
 8014c02:	4681      	mov	r9, r0
 8014c04:	2300      	movs	r3, #0
 8014c06:	220a      	movs	r2, #10
 8014c08:	4620      	mov	r0, r4
 8014c0a:	f000 f9a2 	bl	8014f52 <__multadd>
 8014c0e:	4607      	mov	r7, r0
 8014c10:	e7f2      	b.n	8014bf8 <_dtoa_r+0xaa0>
 8014c12:	f04f 0900 	mov.w	r9, #0
 8014c16:	4659      	mov	r1, fp
 8014c18:	2201      	movs	r2, #1
 8014c1a:	4620      	mov	r0, r4
 8014c1c:	f000 fb0e 	bl	801523c <__lshift>
 8014c20:	4631      	mov	r1, r6
 8014c22:	4683      	mov	fp, r0
 8014c24:	f000 fb5e 	bl	80152e4 <__mcmp>
 8014c28:	2800      	cmp	r0, #0
 8014c2a:	dcb8      	bgt.n	8014b9e <_dtoa_r+0xa46>
 8014c2c:	d102      	bne.n	8014c34 <_dtoa_r+0xadc>
 8014c2e:	f018 0f01 	tst.w	r8, #1
 8014c32:	d1b4      	bne.n	8014b9e <_dtoa_r+0xa46>
 8014c34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014c38:	1e6a      	subs	r2, r5, #1
 8014c3a:	2b30      	cmp	r3, #48	; 0x30
 8014c3c:	f47f af0f 	bne.w	8014a5e <_dtoa_r+0x906>
 8014c40:	4615      	mov	r5, r2
 8014c42:	e7f7      	b.n	8014c34 <_dtoa_r+0xadc>
 8014c44:	9b06      	ldr	r3, [sp, #24]
 8014c46:	4293      	cmp	r3, r2
 8014c48:	d105      	bne.n	8014c56 <_dtoa_r+0xafe>
 8014c4a:	2331      	movs	r3, #49	; 0x31
 8014c4c:	9a06      	ldr	r2, [sp, #24]
 8014c4e:	f10a 0a01 	add.w	sl, sl, #1
 8014c52:	7013      	strb	r3, [r2, #0]
 8014c54:	e703      	b.n	8014a5e <_dtoa_r+0x906>
 8014c56:	4615      	mov	r5, r2
 8014c58:	e7a1      	b.n	8014b9e <_dtoa_r+0xa46>
 8014c5a:	4b17      	ldr	r3, [pc, #92]	; (8014cb8 <_dtoa_r+0xb60>)
 8014c5c:	f7ff bae1 	b.w	8014222 <_dtoa_r+0xca>
 8014c60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	f47f aabb 	bne.w	80141de <_dtoa_r+0x86>
 8014c68:	4b14      	ldr	r3, [pc, #80]	; (8014cbc <_dtoa_r+0xb64>)
 8014c6a:	f7ff bada 	b.w	8014222 <_dtoa_r+0xca>
 8014c6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014c70:	2b01      	cmp	r3, #1
 8014c72:	f77f ae3f 	ble.w	80148f4 <_dtoa_r+0x79c>
 8014c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c78:	9308      	str	r3, [sp, #32]
 8014c7a:	e653      	b.n	8014924 <_dtoa_r+0x7cc>
 8014c7c:	9b04      	ldr	r3, [sp, #16]
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	dc03      	bgt.n	8014c8a <_dtoa_r+0xb32>
 8014c82:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014c84:	2b02      	cmp	r3, #2
 8014c86:	f73f aed5 	bgt.w	8014a34 <_dtoa_r+0x8dc>
 8014c8a:	9d06      	ldr	r5, [sp, #24]
 8014c8c:	4631      	mov	r1, r6
 8014c8e:	4658      	mov	r0, fp
 8014c90:	f7ff f9d2 	bl	8014038 <quorem>
 8014c94:	9b06      	ldr	r3, [sp, #24]
 8014c96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014c9a:	f805 8b01 	strb.w	r8, [r5], #1
 8014c9e:	9a04      	ldr	r2, [sp, #16]
 8014ca0:	1aeb      	subs	r3, r5, r3
 8014ca2:	429a      	cmp	r2, r3
 8014ca4:	ddb5      	ble.n	8014c12 <_dtoa_r+0xaba>
 8014ca6:	4659      	mov	r1, fp
 8014ca8:	2300      	movs	r3, #0
 8014caa:	220a      	movs	r2, #10
 8014cac:	4620      	mov	r0, r4
 8014cae:	f000 f950 	bl	8014f52 <__multadd>
 8014cb2:	4683      	mov	fp, r0
 8014cb4:	e7ea      	b.n	8014c8c <_dtoa_r+0xb34>
 8014cb6:	bf00      	nop
 8014cb8:	080171e0 	.word	0x080171e0
 8014cbc:	08017204 	.word	0x08017204

08014cc0 <std>:
 8014cc0:	2300      	movs	r3, #0
 8014cc2:	b510      	push	{r4, lr}
 8014cc4:	4604      	mov	r4, r0
 8014cc6:	e9c0 3300 	strd	r3, r3, [r0]
 8014cca:	6083      	str	r3, [r0, #8]
 8014ccc:	8181      	strh	r1, [r0, #12]
 8014cce:	6643      	str	r3, [r0, #100]	; 0x64
 8014cd0:	81c2      	strh	r2, [r0, #14]
 8014cd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014cd6:	6183      	str	r3, [r0, #24]
 8014cd8:	4619      	mov	r1, r3
 8014cda:	2208      	movs	r2, #8
 8014cdc:	305c      	adds	r0, #92	; 0x5c
 8014cde:	f7fe fbd3 	bl	8013488 <memset>
 8014ce2:	4b05      	ldr	r3, [pc, #20]	; (8014cf8 <std+0x38>)
 8014ce4:	6224      	str	r4, [r4, #32]
 8014ce6:	6263      	str	r3, [r4, #36]	; 0x24
 8014ce8:	4b04      	ldr	r3, [pc, #16]	; (8014cfc <std+0x3c>)
 8014cea:	62a3      	str	r3, [r4, #40]	; 0x28
 8014cec:	4b04      	ldr	r3, [pc, #16]	; (8014d00 <std+0x40>)
 8014cee:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014cf0:	4b04      	ldr	r3, [pc, #16]	; (8014d04 <std+0x44>)
 8014cf2:	6323      	str	r3, [r4, #48]	; 0x30
 8014cf4:	bd10      	pop	{r4, pc}
 8014cf6:	bf00      	nop
 8014cf8:	080159b1 	.word	0x080159b1
 8014cfc:	080159d3 	.word	0x080159d3
 8014d00:	08015a0b 	.word	0x08015a0b
 8014d04:	08015a2f 	.word	0x08015a2f

08014d08 <_cleanup_r>:
 8014d08:	4901      	ldr	r1, [pc, #4]	; (8014d10 <_cleanup_r+0x8>)
 8014d0a:	f000 b885 	b.w	8014e18 <_fwalk_reent>
 8014d0e:	bf00      	nop
 8014d10:	08015d25 	.word	0x08015d25

08014d14 <__sfmoreglue>:
 8014d14:	b570      	push	{r4, r5, r6, lr}
 8014d16:	2568      	movs	r5, #104	; 0x68
 8014d18:	1e4a      	subs	r2, r1, #1
 8014d1a:	4355      	muls	r5, r2
 8014d1c:	460e      	mov	r6, r1
 8014d1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014d22:	f7fe fc05 	bl	8013530 <_malloc_r>
 8014d26:	4604      	mov	r4, r0
 8014d28:	b140      	cbz	r0, 8014d3c <__sfmoreglue+0x28>
 8014d2a:	2100      	movs	r1, #0
 8014d2c:	e9c0 1600 	strd	r1, r6, [r0]
 8014d30:	300c      	adds	r0, #12
 8014d32:	60a0      	str	r0, [r4, #8]
 8014d34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014d38:	f7fe fba6 	bl	8013488 <memset>
 8014d3c:	4620      	mov	r0, r4
 8014d3e:	bd70      	pop	{r4, r5, r6, pc}

08014d40 <__sinit>:
 8014d40:	6983      	ldr	r3, [r0, #24]
 8014d42:	b510      	push	{r4, lr}
 8014d44:	4604      	mov	r4, r0
 8014d46:	bb33      	cbnz	r3, 8014d96 <__sinit+0x56>
 8014d48:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8014d4c:	6503      	str	r3, [r0, #80]	; 0x50
 8014d4e:	4b12      	ldr	r3, [pc, #72]	; (8014d98 <__sinit+0x58>)
 8014d50:	4a12      	ldr	r2, [pc, #72]	; (8014d9c <__sinit+0x5c>)
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	6282      	str	r2, [r0, #40]	; 0x28
 8014d56:	4298      	cmp	r0, r3
 8014d58:	bf04      	itt	eq
 8014d5a:	2301      	moveq	r3, #1
 8014d5c:	6183      	streq	r3, [r0, #24]
 8014d5e:	f000 f81f 	bl	8014da0 <__sfp>
 8014d62:	6060      	str	r0, [r4, #4]
 8014d64:	4620      	mov	r0, r4
 8014d66:	f000 f81b 	bl	8014da0 <__sfp>
 8014d6a:	60a0      	str	r0, [r4, #8]
 8014d6c:	4620      	mov	r0, r4
 8014d6e:	f000 f817 	bl	8014da0 <__sfp>
 8014d72:	2200      	movs	r2, #0
 8014d74:	60e0      	str	r0, [r4, #12]
 8014d76:	2104      	movs	r1, #4
 8014d78:	6860      	ldr	r0, [r4, #4]
 8014d7a:	f7ff ffa1 	bl	8014cc0 <std>
 8014d7e:	2201      	movs	r2, #1
 8014d80:	2109      	movs	r1, #9
 8014d82:	68a0      	ldr	r0, [r4, #8]
 8014d84:	f7ff ff9c 	bl	8014cc0 <std>
 8014d88:	2202      	movs	r2, #2
 8014d8a:	2112      	movs	r1, #18
 8014d8c:	68e0      	ldr	r0, [r4, #12]
 8014d8e:	f7ff ff97 	bl	8014cc0 <std>
 8014d92:	2301      	movs	r3, #1
 8014d94:	61a3      	str	r3, [r4, #24]
 8014d96:	bd10      	pop	{r4, pc}
 8014d98:	080171cc 	.word	0x080171cc
 8014d9c:	08014d09 	.word	0x08014d09

08014da0 <__sfp>:
 8014da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014da2:	4b1b      	ldr	r3, [pc, #108]	; (8014e10 <__sfp+0x70>)
 8014da4:	4607      	mov	r7, r0
 8014da6:	681e      	ldr	r6, [r3, #0]
 8014da8:	69b3      	ldr	r3, [r6, #24]
 8014daa:	b913      	cbnz	r3, 8014db2 <__sfp+0x12>
 8014dac:	4630      	mov	r0, r6
 8014dae:	f7ff ffc7 	bl	8014d40 <__sinit>
 8014db2:	3648      	adds	r6, #72	; 0x48
 8014db4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014db8:	3b01      	subs	r3, #1
 8014dba:	d503      	bpl.n	8014dc4 <__sfp+0x24>
 8014dbc:	6833      	ldr	r3, [r6, #0]
 8014dbe:	b133      	cbz	r3, 8014dce <__sfp+0x2e>
 8014dc0:	6836      	ldr	r6, [r6, #0]
 8014dc2:	e7f7      	b.n	8014db4 <__sfp+0x14>
 8014dc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014dc8:	b16d      	cbz	r5, 8014de6 <__sfp+0x46>
 8014dca:	3468      	adds	r4, #104	; 0x68
 8014dcc:	e7f4      	b.n	8014db8 <__sfp+0x18>
 8014dce:	2104      	movs	r1, #4
 8014dd0:	4638      	mov	r0, r7
 8014dd2:	f7ff ff9f 	bl	8014d14 <__sfmoreglue>
 8014dd6:	6030      	str	r0, [r6, #0]
 8014dd8:	2800      	cmp	r0, #0
 8014dda:	d1f1      	bne.n	8014dc0 <__sfp+0x20>
 8014ddc:	230c      	movs	r3, #12
 8014dde:	4604      	mov	r4, r0
 8014de0:	603b      	str	r3, [r7, #0]
 8014de2:	4620      	mov	r0, r4
 8014de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014de6:	4b0b      	ldr	r3, [pc, #44]	; (8014e14 <__sfp+0x74>)
 8014de8:	6665      	str	r5, [r4, #100]	; 0x64
 8014dea:	e9c4 5500 	strd	r5, r5, [r4]
 8014dee:	60a5      	str	r5, [r4, #8]
 8014df0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8014df4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8014df8:	2208      	movs	r2, #8
 8014dfa:	4629      	mov	r1, r5
 8014dfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014e00:	f7fe fb42 	bl	8013488 <memset>
 8014e04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014e08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014e0c:	e7e9      	b.n	8014de2 <__sfp+0x42>
 8014e0e:	bf00      	nop
 8014e10:	080171cc 	.word	0x080171cc
 8014e14:	ffff0001 	.word	0xffff0001

08014e18 <_fwalk_reent>:
 8014e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014e1c:	4680      	mov	r8, r0
 8014e1e:	4689      	mov	r9, r1
 8014e20:	2600      	movs	r6, #0
 8014e22:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014e26:	b914      	cbnz	r4, 8014e2e <_fwalk_reent+0x16>
 8014e28:	4630      	mov	r0, r6
 8014e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014e2e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8014e32:	3f01      	subs	r7, #1
 8014e34:	d501      	bpl.n	8014e3a <_fwalk_reent+0x22>
 8014e36:	6824      	ldr	r4, [r4, #0]
 8014e38:	e7f5      	b.n	8014e26 <_fwalk_reent+0xe>
 8014e3a:	89ab      	ldrh	r3, [r5, #12]
 8014e3c:	2b01      	cmp	r3, #1
 8014e3e:	d907      	bls.n	8014e50 <_fwalk_reent+0x38>
 8014e40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014e44:	3301      	adds	r3, #1
 8014e46:	d003      	beq.n	8014e50 <_fwalk_reent+0x38>
 8014e48:	4629      	mov	r1, r5
 8014e4a:	4640      	mov	r0, r8
 8014e4c:	47c8      	blx	r9
 8014e4e:	4306      	orrs	r6, r0
 8014e50:	3568      	adds	r5, #104	; 0x68
 8014e52:	e7ee      	b.n	8014e32 <_fwalk_reent+0x1a>

08014e54 <__locale_ctype_ptr_l>:
 8014e54:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8014e58:	4770      	bx	lr
	...

08014e5c <_localeconv_r>:
 8014e5c:	4b04      	ldr	r3, [pc, #16]	; (8014e70 <_localeconv_r+0x14>)
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	6a18      	ldr	r0, [r3, #32]
 8014e62:	4b04      	ldr	r3, [pc, #16]	; (8014e74 <_localeconv_r+0x18>)
 8014e64:	2800      	cmp	r0, #0
 8014e66:	bf08      	it	eq
 8014e68:	4618      	moveq	r0, r3
 8014e6a:	30f0      	adds	r0, #240	; 0xf0
 8014e6c:	4770      	bx	lr
 8014e6e:	bf00      	nop
 8014e70:	2000026c 	.word	0x2000026c
 8014e74:	200002d0 	.word	0x200002d0

08014e78 <__ascii_mbtowc>:
 8014e78:	b082      	sub	sp, #8
 8014e7a:	b901      	cbnz	r1, 8014e7e <__ascii_mbtowc+0x6>
 8014e7c:	a901      	add	r1, sp, #4
 8014e7e:	b142      	cbz	r2, 8014e92 <__ascii_mbtowc+0x1a>
 8014e80:	b14b      	cbz	r3, 8014e96 <__ascii_mbtowc+0x1e>
 8014e82:	7813      	ldrb	r3, [r2, #0]
 8014e84:	600b      	str	r3, [r1, #0]
 8014e86:	7812      	ldrb	r2, [r2, #0]
 8014e88:	1c10      	adds	r0, r2, #0
 8014e8a:	bf18      	it	ne
 8014e8c:	2001      	movne	r0, #1
 8014e8e:	b002      	add	sp, #8
 8014e90:	4770      	bx	lr
 8014e92:	4610      	mov	r0, r2
 8014e94:	e7fb      	b.n	8014e8e <__ascii_mbtowc+0x16>
 8014e96:	f06f 0001 	mvn.w	r0, #1
 8014e9a:	e7f8      	b.n	8014e8e <__ascii_mbtowc+0x16>

08014e9c <memchr>:
 8014e9c:	b510      	push	{r4, lr}
 8014e9e:	b2c9      	uxtb	r1, r1
 8014ea0:	4402      	add	r2, r0
 8014ea2:	4290      	cmp	r0, r2
 8014ea4:	4603      	mov	r3, r0
 8014ea6:	d101      	bne.n	8014eac <memchr+0x10>
 8014ea8:	2300      	movs	r3, #0
 8014eaa:	e003      	b.n	8014eb4 <memchr+0x18>
 8014eac:	781c      	ldrb	r4, [r3, #0]
 8014eae:	3001      	adds	r0, #1
 8014eb0:	428c      	cmp	r4, r1
 8014eb2:	d1f6      	bne.n	8014ea2 <memchr+0x6>
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	bd10      	pop	{r4, pc}

08014eb8 <__malloc_lock>:
 8014eb8:	4770      	bx	lr

08014eba <__malloc_unlock>:
 8014eba:	4770      	bx	lr

08014ebc <_Balloc>:
 8014ebc:	b570      	push	{r4, r5, r6, lr}
 8014ebe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014ec0:	4604      	mov	r4, r0
 8014ec2:	460e      	mov	r6, r1
 8014ec4:	b93d      	cbnz	r5, 8014ed6 <_Balloc+0x1a>
 8014ec6:	2010      	movs	r0, #16
 8014ec8:	f7fe fab4 	bl	8013434 <malloc>
 8014ecc:	6260      	str	r0, [r4, #36]	; 0x24
 8014ece:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014ed2:	6005      	str	r5, [r0, #0]
 8014ed4:	60c5      	str	r5, [r0, #12]
 8014ed6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014ed8:	68eb      	ldr	r3, [r5, #12]
 8014eda:	b183      	cbz	r3, 8014efe <_Balloc+0x42>
 8014edc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014ede:	68db      	ldr	r3, [r3, #12]
 8014ee0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014ee4:	b9b8      	cbnz	r0, 8014f16 <_Balloc+0x5a>
 8014ee6:	2101      	movs	r1, #1
 8014ee8:	fa01 f506 	lsl.w	r5, r1, r6
 8014eec:	1d6a      	adds	r2, r5, #5
 8014eee:	0092      	lsls	r2, r2, #2
 8014ef0:	4620      	mov	r0, r4
 8014ef2:	f000 fabe 	bl	8015472 <_calloc_r>
 8014ef6:	b160      	cbz	r0, 8014f12 <_Balloc+0x56>
 8014ef8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8014efc:	e00e      	b.n	8014f1c <_Balloc+0x60>
 8014efe:	2221      	movs	r2, #33	; 0x21
 8014f00:	2104      	movs	r1, #4
 8014f02:	4620      	mov	r0, r4
 8014f04:	f000 fab5 	bl	8015472 <_calloc_r>
 8014f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014f0a:	60e8      	str	r0, [r5, #12]
 8014f0c:	68db      	ldr	r3, [r3, #12]
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d1e4      	bne.n	8014edc <_Balloc+0x20>
 8014f12:	2000      	movs	r0, #0
 8014f14:	bd70      	pop	{r4, r5, r6, pc}
 8014f16:	6802      	ldr	r2, [r0, #0]
 8014f18:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8014f1c:	2300      	movs	r3, #0
 8014f1e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014f22:	e7f7      	b.n	8014f14 <_Balloc+0x58>

08014f24 <_Bfree>:
 8014f24:	b570      	push	{r4, r5, r6, lr}
 8014f26:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8014f28:	4606      	mov	r6, r0
 8014f2a:	460d      	mov	r5, r1
 8014f2c:	b93c      	cbnz	r4, 8014f3e <_Bfree+0x1a>
 8014f2e:	2010      	movs	r0, #16
 8014f30:	f7fe fa80 	bl	8013434 <malloc>
 8014f34:	6270      	str	r0, [r6, #36]	; 0x24
 8014f36:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014f3a:	6004      	str	r4, [r0, #0]
 8014f3c:	60c4      	str	r4, [r0, #12]
 8014f3e:	b13d      	cbz	r5, 8014f50 <_Bfree+0x2c>
 8014f40:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8014f42:	686a      	ldr	r2, [r5, #4]
 8014f44:	68db      	ldr	r3, [r3, #12]
 8014f46:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014f4a:	6029      	str	r1, [r5, #0]
 8014f4c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8014f50:	bd70      	pop	{r4, r5, r6, pc}

08014f52 <__multadd>:
 8014f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f56:	461f      	mov	r7, r3
 8014f58:	4606      	mov	r6, r0
 8014f5a:	460c      	mov	r4, r1
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	690d      	ldr	r5, [r1, #16]
 8014f60:	f101 0c14 	add.w	ip, r1, #20
 8014f64:	f8dc 0000 	ldr.w	r0, [ip]
 8014f68:	3301      	adds	r3, #1
 8014f6a:	b281      	uxth	r1, r0
 8014f6c:	fb02 7101 	mla	r1, r2, r1, r7
 8014f70:	0c00      	lsrs	r0, r0, #16
 8014f72:	0c0f      	lsrs	r7, r1, #16
 8014f74:	fb02 7000 	mla	r0, r2, r0, r7
 8014f78:	b289      	uxth	r1, r1
 8014f7a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8014f7e:	429d      	cmp	r5, r3
 8014f80:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8014f84:	f84c 1b04 	str.w	r1, [ip], #4
 8014f88:	dcec      	bgt.n	8014f64 <__multadd+0x12>
 8014f8a:	b1d7      	cbz	r7, 8014fc2 <__multadd+0x70>
 8014f8c:	68a3      	ldr	r3, [r4, #8]
 8014f8e:	42ab      	cmp	r3, r5
 8014f90:	dc12      	bgt.n	8014fb8 <__multadd+0x66>
 8014f92:	6861      	ldr	r1, [r4, #4]
 8014f94:	4630      	mov	r0, r6
 8014f96:	3101      	adds	r1, #1
 8014f98:	f7ff ff90 	bl	8014ebc <_Balloc>
 8014f9c:	4680      	mov	r8, r0
 8014f9e:	6922      	ldr	r2, [r4, #16]
 8014fa0:	f104 010c 	add.w	r1, r4, #12
 8014fa4:	3202      	adds	r2, #2
 8014fa6:	0092      	lsls	r2, r2, #2
 8014fa8:	300c      	adds	r0, #12
 8014faa:	f7fe fa62 	bl	8013472 <memcpy>
 8014fae:	4621      	mov	r1, r4
 8014fb0:	4630      	mov	r0, r6
 8014fb2:	f7ff ffb7 	bl	8014f24 <_Bfree>
 8014fb6:	4644      	mov	r4, r8
 8014fb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014fbc:	3501      	adds	r5, #1
 8014fbe:	615f      	str	r7, [r3, #20]
 8014fc0:	6125      	str	r5, [r4, #16]
 8014fc2:	4620      	mov	r0, r4
 8014fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014fc8 <__hi0bits>:
 8014fc8:	0c02      	lsrs	r2, r0, #16
 8014fca:	0412      	lsls	r2, r2, #16
 8014fcc:	4603      	mov	r3, r0
 8014fce:	b9b2      	cbnz	r2, 8014ffe <__hi0bits+0x36>
 8014fd0:	0403      	lsls	r3, r0, #16
 8014fd2:	2010      	movs	r0, #16
 8014fd4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8014fd8:	bf04      	itt	eq
 8014fda:	021b      	lsleq	r3, r3, #8
 8014fdc:	3008      	addeq	r0, #8
 8014fde:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8014fe2:	bf04      	itt	eq
 8014fe4:	011b      	lsleq	r3, r3, #4
 8014fe6:	3004      	addeq	r0, #4
 8014fe8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8014fec:	bf04      	itt	eq
 8014fee:	009b      	lsleq	r3, r3, #2
 8014ff0:	3002      	addeq	r0, #2
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	db06      	blt.n	8015004 <__hi0bits+0x3c>
 8014ff6:	005b      	lsls	r3, r3, #1
 8014ff8:	d503      	bpl.n	8015002 <__hi0bits+0x3a>
 8014ffa:	3001      	adds	r0, #1
 8014ffc:	4770      	bx	lr
 8014ffe:	2000      	movs	r0, #0
 8015000:	e7e8      	b.n	8014fd4 <__hi0bits+0xc>
 8015002:	2020      	movs	r0, #32
 8015004:	4770      	bx	lr

08015006 <__lo0bits>:
 8015006:	6803      	ldr	r3, [r0, #0]
 8015008:	4601      	mov	r1, r0
 801500a:	f013 0207 	ands.w	r2, r3, #7
 801500e:	d00b      	beq.n	8015028 <__lo0bits+0x22>
 8015010:	07da      	lsls	r2, r3, #31
 8015012:	d423      	bmi.n	801505c <__lo0bits+0x56>
 8015014:	0798      	lsls	r0, r3, #30
 8015016:	bf49      	itett	mi
 8015018:	085b      	lsrmi	r3, r3, #1
 801501a:	089b      	lsrpl	r3, r3, #2
 801501c:	2001      	movmi	r0, #1
 801501e:	600b      	strmi	r3, [r1, #0]
 8015020:	bf5c      	itt	pl
 8015022:	600b      	strpl	r3, [r1, #0]
 8015024:	2002      	movpl	r0, #2
 8015026:	4770      	bx	lr
 8015028:	b298      	uxth	r0, r3
 801502a:	b9a8      	cbnz	r0, 8015058 <__lo0bits+0x52>
 801502c:	2010      	movs	r0, #16
 801502e:	0c1b      	lsrs	r3, r3, #16
 8015030:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015034:	bf04      	itt	eq
 8015036:	0a1b      	lsreq	r3, r3, #8
 8015038:	3008      	addeq	r0, #8
 801503a:	071a      	lsls	r2, r3, #28
 801503c:	bf04      	itt	eq
 801503e:	091b      	lsreq	r3, r3, #4
 8015040:	3004      	addeq	r0, #4
 8015042:	079a      	lsls	r2, r3, #30
 8015044:	bf04      	itt	eq
 8015046:	089b      	lsreq	r3, r3, #2
 8015048:	3002      	addeq	r0, #2
 801504a:	07da      	lsls	r2, r3, #31
 801504c:	d402      	bmi.n	8015054 <__lo0bits+0x4e>
 801504e:	085b      	lsrs	r3, r3, #1
 8015050:	d006      	beq.n	8015060 <__lo0bits+0x5a>
 8015052:	3001      	adds	r0, #1
 8015054:	600b      	str	r3, [r1, #0]
 8015056:	4770      	bx	lr
 8015058:	4610      	mov	r0, r2
 801505a:	e7e9      	b.n	8015030 <__lo0bits+0x2a>
 801505c:	2000      	movs	r0, #0
 801505e:	4770      	bx	lr
 8015060:	2020      	movs	r0, #32
 8015062:	4770      	bx	lr

08015064 <__i2b>:
 8015064:	b510      	push	{r4, lr}
 8015066:	460c      	mov	r4, r1
 8015068:	2101      	movs	r1, #1
 801506a:	f7ff ff27 	bl	8014ebc <_Balloc>
 801506e:	2201      	movs	r2, #1
 8015070:	6144      	str	r4, [r0, #20]
 8015072:	6102      	str	r2, [r0, #16]
 8015074:	bd10      	pop	{r4, pc}

08015076 <__multiply>:
 8015076:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801507a:	4614      	mov	r4, r2
 801507c:	690a      	ldr	r2, [r1, #16]
 801507e:	6923      	ldr	r3, [r4, #16]
 8015080:	4688      	mov	r8, r1
 8015082:	429a      	cmp	r2, r3
 8015084:	bfbe      	ittt	lt
 8015086:	460b      	movlt	r3, r1
 8015088:	46a0      	movlt	r8, r4
 801508a:	461c      	movlt	r4, r3
 801508c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015090:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015094:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015098:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801509c:	eb07 0609 	add.w	r6, r7, r9
 80150a0:	42b3      	cmp	r3, r6
 80150a2:	bfb8      	it	lt
 80150a4:	3101      	addlt	r1, #1
 80150a6:	f7ff ff09 	bl	8014ebc <_Balloc>
 80150aa:	f100 0514 	add.w	r5, r0, #20
 80150ae:	462b      	mov	r3, r5
 80150b0:	2200      	movs	r2, #0
 80150b2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80150b6:	4573      	cmp	r3, lr
 80150b8:	d316      	bcc.n	80150e8 <__multiply+0x72>
 80150ba:	f104 0214 	add.w	r2, r4, #20
 80150be:	f108 0114 	add.w	r1, r8, #20
 80150c2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80150c6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80150ca:	9300      	str	r3, [sp, #0]
 80150cc:	9b00      	ldr	r3, [sp, #0]
 80150ce:	9201      	str	r2, [sp, #4]
 80150d0:	4293      	cmp	r3, r2
 80150d2:	d80c      	bhi.n	80150ee <__multiply+0x78>
 80150d4:	2e00      	cmp	r6, #0
 80150d6:	dd03      	ble.n	80150e0 <__multiply+0x6a>
 80150d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80150dc:	2b00      	cmp	r3, #0
 80150de:	d05d      	beq.n	801519c <__multiply+0x126>
 80150e0:	6106      	str	r6, [r0, #16]
 80150e2:	b003      	add	sp, #12
 80150e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150e8:	f843 2b04 	str.w	r2, [r3], #4
 80150ec:	e7e3      	b.n	80150b6 <__multiply+0x40>
 80150ee:	f8b2 b000 	ldrh.w	fp, [r2]
 80150f2:	f1bb 0f00 	cmp.w	fp, #0
 80150f6:	d023      	beq.n	8015140 <__multiply+0xca>
 80150f8:	4689      	mov	r9, r1
 80150fa:	46ac      	mov	ip, r5
 80150fc:	f04f 0800 	mov.w	r8, #0
 8015100:	f859 4b04 	ldr.w	r4, [r9], #4
 8015104:	f8dc a000 	ldr.w	sl, [ip]
 8015108:	b2a3      	uxth	r3, r4
 801510a:	fa1f fa8a 	uxth.w	sl, sl
 801510e:	fb0b a303 	mla	r3, fp, r3, sl
 8015112:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015116:	f8dc 4000 	ldr.w	r4, [ip]
 801511a:	4443      	add	r3, r8
 801511c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015120:	fb0b 840a 	mla	r4, fp, sl, r8
 8015124:	46e2      	mov	sl, ip
 8015126:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801512a:	b29b      	uxth	r3, r3
 801512c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015130:	454f      	cmp	r7, r9
 8015132:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015136:	f84a 3b04 	str.w	r3, [sl], #4
 801513a:	d82b      	bhi.n	8015194 <__multiply+0x11e>
 801513c:	f8cc 8004 	str.w	r8, [ip, #4]
 8015140:	9b01      	ldr	r3, [sp, #4]
 8015142:	3204      	adds	r2, #4
 8015144:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8015148:	f1ba 0f00 	cmp.w	sl, #0
 801514c:	d020      	beq.n	8015190 <__multiply+0x11a>
 801514e:	4689      	mov	r9, r1
 8015150:	46a8      	mov	r8, r5
 8015152:	f04f 0b00 	mov.w	fp, #0
 8015156:	682b      	ldr	r3, [r5, #0]
 8015158:	f8b9 c000 	ldrh.w	ip, [r9]
 801515c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015160:	b29b      	uxth	r3, r3
 8015162:	fb0a 440c 	mla	r4, sl, ip, r4
 8015166:	46c4      	mov	ip, r8
 8015168:	445c      	add	r4, fp
 801516a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801516e:	f84c 3b04 	str.w	r3, [ip], #4
 8015172:	f859 3b04 	ldr.w	r3, [r9], #4
 8015176:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801517a:	0c1b      	lsrs	r3, r3, #16
 801517c:	fb0a b303 	mla	r3, sl, r3, fp
 8015180:	454f      	cmp	r7, r9
 8015182:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015186:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801518a:	d805      	bhi.n	8015198 <__multiply+0x122>
 801518c:	f8c8 3004 	str.w	r3, [r8, #4]
 8015190:	3504      	adds	r5, #4
 8015192:	e79b      	b.n	80150cc <__multiply+0x56>
 8015194:	46d4      	mov	ip, sl
 8015196:	e7b3      	b.n	8015100 <__multiply+0x8a>
 8015198:	46e0      	mov	r8, ip
 801519a:	e7dd      	b.n	8015158 <__multiply+0xe2>
 801519c:	3e01      	subs	r6, #1
 801519e:	e799      	b.n	80150d4 <__multiply+0x5e>

080151a0 <__pow5mult>:
 80151a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80151a4:	4615      	mov	r5, r2
 80151a6:	f012 0203 	ands.w	r2, r2, #3
 80151aa:	4606      	mov	r6, r0
 80151ac:	460f      	mov	r7, r1
 80151ae:	d007      	beq.n	80151c0 <__pow5mult+0x20>
 80151b0:	4c21      	ldr	r4, [pc, #132]	; (8015238 <__pow5mult+0x98>)
 80151b2:	3a01      	subs	r2, #1
 80151b4:	2300      	movs	r3, #0
 80151b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80151ba:	f7ff feca 	bl	8014f52 <__multadd>
 80151be:	4607      	mov	r7, r0
 80151c0:	10ad      	asrs	r5, r5, #2
 80151c2:	d035      	beq.n	8015230 <__pow5mult+0x90>
 80151c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80151c6:	b93c      	cbnz	r4, 80151d8 <__pow5mult+0x38>
 80151c8:	2010      	movs	r0, #16
 80151ca:	f7fe f933 	bl	8013434 <malloc>
 80151ce:	6270      	str	r0, [r6, #36]	; 0x24
 80151d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80151d4:	6004      	str	r4, [r0, #0]
 80151d6:	60c4      	str	r4, [r0, #12]
 80151d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80151dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80151e0:	b94c      	cbnz	r4, 80151f6 <__pow5mult+0x56>
 80151e2:	f240 2171 	movw	r1, #625	; 0x271
 80151e6:	4630      	mov	r0, r6
 80151e8:	f7ff ff3c 	bl	8015064 <__i2b>
 80151ec:	2300      	movs	r3, #0
 80151ee:	4604      	mov	r4, r0
 80151f0:	f8c8 0008 	str.w	r0, [r8, #8]
 80151f4:	6003      	str	r3, [r0, #0]
 80151f6:	f04f 0800 	mov.w	r8, #0
 80151fa:	07eb      	lsls	r3, r5, #31
 80151fc:	d50a      	bpl.n	8015214 <__pow5mult+0x74>
 80151fe:	4639      	mov	r1, r7
 8015200:	4622      	mov	r2, r4
 8015202:	4630      	mov	r0, r6
 8015204:	f7ff ff37 	bl	8015076 <__multiply>
 8015208:	4681      	mov	r9, r0
 801520a:	4639      	mov	r1, r7
 801520c:	4630      	mov	r0, r6
 801520e:	f7ff fe89 	bl	8014f24 <_Bfree>
 8015212:	464f      	mov	r7, r9
 8015214:	106d      	asrs	r5, r5, #1
 8015216:	d00b      	beq.n	8015230 <__pow5mult+0x90>
 8015218:	6820      	ldr	r0, [r4, #0]
 801521a:	b938      	cbnz	r0, 801522c <__pow5mult+0x8c>
 801521c:	4622      	mov	r2, r4
 801521e:	4621      	mov	r1, r4
 8015220:	4630      	mov	r0, r6
 8015222:	f7ff ff28 	bl	8015076 <__multiply>
 8015226:	6020      	str	r0, [r4, #0]
 8015228:	f8c0 8000 	str.w	r8, [r0]
 801522c:	4604      	mov	r4, r0
 801522e:	e7e4      	b.n	80151fa <__pow5mult+0x5a>
 8015230:	4638      	mov	r0, r7
 8015232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015236:	bf00      	nop
 8015238:	08017370 	.word	0x08017370

0801523c <__lshift>:
 801523c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015240:	460c      	mov	r4, r1
 8015242:	4607      	mov	r7, r0
 8015244:	4616      	mov	r6, r2
 8015246:	6923      	ldr	r3, [r4, #16]
 8015248:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801524c:	eb0a 0903 	add.w	r9, sl, r3
 8015250:	6849      	ldr	r1, [r1, #4]
 8015252:	68a3      	ldr	r3, [r4, #8]
 8015254:	f109 0501 	add.w	r5, r9, #1
 8015258:	42ab      	cmp	r3, r5
 801525a:	db32      	blt.n	80152c2 <__lshift+0x86>
 801525c:	4638      	mov	r0, r7
 801525e:	f7ff fe2d 	bl	8014ebc <_Balloc>
 8015262:	2300      	movs	r3, #0
 8015264:	4680      	mov	r8, r0
 8015266:	461a      	mov	r2, r3
 8015268:	f100 0114 	add.w	r1, r0, #20
 801526c:	4553      	cmp	r3, sl
 801526e:	db2b      	blt.n	80152c8 <__lshift+0x8c>
 8015270:	6920      	ldr	r0, [r4, #16]
 8015272:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015276:	f104 0314 	add.w	r3, r4, #20
 801527a:	f016 021f 	ands.w	r2, r6, #31
 801527e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015282:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015286:	d025      	beq.n	80152d4 <__lshift+0x98>
 8015288:	2000      	movs	r0, #0
 801528a:	f1c2 0e20 	rsb	lr, r2, #32
 801528e:	468a      	mov	sl, r1
 8015290:	681e      	ldr	r6, [r3, #0]
 8015292:	4096      	lsls	r6, r2
 8015294:	4330      	orrs	r0, r6
 8015296:	f84a 0b04 	str.w	r0, [sl], #4
 801529a:	f853 0b04 	ldr.w	r0, [r3], #4
 801529e:	459c      	cmp	ip, r3
 80152a0:	fa20 f00e 	lsr.w	r0, r0, lr
 80152a4:	d814      	bhi.n	80152d0 <__lshift+0x94>
 80152a6:	6048      	str	r0, [r1, #4]
 80152a8:	b108      	cbz	r0, 80152ae <__lshift+0x72>
 80152aa:	f109 0502 	add.w	r5, r9, #2
 80152ae:	3d01      	subs	r5, #1
 80152b0:	4638      	mov	r0, r7
 80152b2:	f8c8 5010 	str.w	r5, [r8, #16]
 80152b6:	4621      	mov	r1, r4
 80152b8:	f7ff fe34 	bl	8014f24 <_Bfree>
 80152bc:	4640      	mov	r0, r8
 80152be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80152c2:	3101      	adds	r1, #1
 80152c4:	005b      	lsls	r3, r3, #1
 80152c6:	e7c7      	b.n	8015258 <__lshift+0x1c>
 80152c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80152cc:	3301      	adds	r3, #1
 80152ce:	e7cd      	b.n	801526c <__lshift+0x30>
 80152d0:	4651      	mov	r1, sl
 80152d2:	e7dc      	b.n	801528e <__lshift+0x52>
 80152d4:	3904      	subs	r1, #4
 80152d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80152da:	459c      	cmp	ip, r3
 80152dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80152e0:	d8f9      	bhi.n	80152d6 <__lshift+0x9a>
 80152e2:	e7e4      	b.n	80152ae <__lshift+0x72>

080152e4 <__mcmp>:
 80152e4:	6903      	ldr	r3, [r0, #16]
 80152e6:	690a      	ldr	r2, [r1, #16]
 80152e8:	b530      	push	{r4, r5, lr}
 80152ea:	1a9b      	subs	r3, r3, r2
 80152ec:	d10c      	bne.n	8015308 <__mcmp+0x24>
 80152ee:	0092      	lsls	r2, r2, #2
 80152f0:	3014      	adds	r0, #20
 80152f2:	3114      	adds	r1, #20
 80152f4:	1884      	adds	r4, r0, r2
 80152f6:	4411      	add	r1, r2
 80152f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80152fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015300:	4295      	cmp	r5, r2
 8015302:	d003      	beq.n	801530c <__mcmp+0x28>
 8015304:	d305      	bcc.n	8015312 <__mcmp+0x2e>
 8015306:	2301      	movs	r3, #1
 8015308:	4618      	mov	r0, r3
 801530a:	bd30      	pop	{r4, r5, pc}
 801530c:	42a0      	cmp	r0, r4
 801530e:	d3f3      	bcc.n	80152f8 <__mcmp+0x14>
 8015310:	e7fa      	b.n	8015308 <__mcmp+0x24>
 8015312:	f04f 33ff 	mov.w	r3, #4294967295
 8015316:	e7f7      	b.n	8015308 <__mcmp+0x24>

08015318 <__mdiff>:
 8015318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801531c:	460d      	mov	r5, r1
 801531e:	4607      	mov	r7, r0
 8015320:	4611      	mov	r1, r2
 8015322:	4628      	mov	r0, r5
 8015324:	4614      	mov	r4, r2
 8015326:	f7ff ffdd 	bl	80152e4 <__mcmp>
 801532a:	1e06      	subs	r6, r0, #0
 801532c:	d108      	bne.n	8015340 <__mdiff+0x28>
 801532e:	4631      	mov	r1, r6
 8015330:	4638      	mov	r0, r7
 8015332:	f7ff fdc3 	bl	8014ebc <_Balloc>
 8015336:	2301      	movs	r3, #1
 8015338:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801533c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015340:	bfa4      	itt	ge
 8015342:	4623      	movge	r3, r4
 8015344:	462c      	movge	r4, r5
 8015346:	4638      	mov	r0, r7
 8015348:	6861      	ldr	r1, [r4, #4]
 801534a:	bfa6      	itte	ge
 801534c:	461d      	movge	r5, r3
 801534e:	2600      	movge	r6, #0
 8015350:	2601      	movlt	r6, #1
 8015352:	f7ff fdb3 	bl	8014ebc <_Balloc>
 8015356:	f04f 0e00 	mov.w	lr, #0
 801535a:	60c6      	str	r6, [r0, #12]
 801535c:	692b      	ldr	r3, [r5, #16]
 801535e:	6926      	ldr	r6, [r4, #16]
 8015360:	f104 0214 	add.w	r2, r4, #20
 8015364:	f105 0914 	add.w	r9, r5, #20
 8015368:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801536c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015370:	f100 0114 	add.w	r1, r0, #20
 8015374:	f852 ab04 	ldr.w	sl, [r2], #4
 8015378:	f859 5b04 	ldr.w	r5, [r9], #4
 801537c:	fa1f f38a 	uxth.w	r3, sl
 8015380:	4473      	add	r3, lr
 8015382:	b2ac      	uxth	r4, r5
 8015384:	1b1b      	subs	r3, r3, r4
 8015386:	0c2c      	lsrs	r4, r5, #16
 8015388:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 801538c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8015390:	b29b      	uxth	r3, r3
 8015392:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8015396:	45c8      	cmp	r8, r9
 8015398:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 801539c:	4694      	mov	ip, r2
 801539e:	f841 4b04 	str.w	r4, [r1], #4
 80153a2:	d8e7      	bhi.n	8015374 <__mdiff+0x5c>
 80153a4:	45bc      	cmp	ip, r7
 80153a6:	d304      	bcc.n	80153b2 <__mdiff+0x9a>
 80153a8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80153ac:	b183      	cbz	r3, 80153d0 <__mdiff+0xb8>
 80153ae:	6106      	str	r6, [r0, #16]
 80153b0:	e7c4      	b.n	801533c <__mdiff+0x24>
 80153b2:	f85c 4b04 	ldr.w	r4, [ip], #4
 80153b6:	b2a2      	uxth	r2, r4
 80153b8:	4472      	add	r2, lr
 80153ba:	1413      	asrs	r3, r2, #16
 80153bc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80153c0:	b292      	uxth	r2, r2
 80153c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80153c6:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80153ca:	f841 2b04 	str.w	r2, [r1], #4
 80153ce:	e7e9      	b.n	80153a4 <__mdiff+0x8c>
 80153d0:	3e01      	subs	r6, #1
 80153d2:	e7e9      	b.n	80153a8 <__mdiff+0x90>

080153d4 <__d2b>:
 80153d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80153d8:	461c      	mov	r4, r3
 80153da:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80153de:	2101      	movs	r1, #1
 80153e0:	4690      	mov	r8, r2
 80153e2:	f7ff fd6b 	bl	8014ebc <_Balloc>
 80153e6:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80153ea:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80153ee:	4607      	mov	r7, r0
 80153f0:	bb34      	cbnz	r4, 8015440 <__d2b+0x6c>
 80153f2:	9201      	str	r2, [sp, #4]
 80153f4:	f1b8 0200 	subs.w	r2, r8, #0
 80153f8:	d027      	beq.n	801544a <__d2b+0x76>
 80153fa:	a802      	add	r0, sp, #8
 80153fc:	f840 2d08 	str.w	r2, [r0, #-8]!
 8015400:	f7ff fe01 	bl	8015006 <__lo0bits>
 8015404:	9900      	ldr	r1, [sp, #0]
 8015406:	b1f0      	cbz	r0, 8015446 <__d2b+0x72>
 8015408:	9a01      	ldr	r2, [sp, #4]
 801540a:	f1c0 0320 	rsb	r3, r0, #32
 801540e:	fa02 f303 	lsl.w	r3, r2, r3
 8015412:	430b      	orrs	r3, r1
 8015414:	40c2      	lsrs	r2, r0
 8015416:	617b      	str	r3, [r7, #20]
 8015418:	9201      	str	r2, [sp, #4]
 801541a:	9b01      	ldr	r3, [sp, #4]
 801541c:	2b00      	cmp	r3, #0
 801541e:	bf14      	ite	ne
 8015420:	2102      	movne	r1, #2
 8015422:	2101      	moveq	r1, #1
 8015424:	61bb      	str	r3, [r7, #24]
 8015426:	6139      	str	r1, [r7, #16]
 8015428:	b1c4      	cbz	r4, 801545c <__d2b+0x88>
 801542a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801542e:	4404      	add	r4, r0
 8015430:	6034      	str	r4, [r6, #0]
 8015432:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015436:	6028      	str	r0, [r5, #0]
 8015438:	4638      	mov	r0, r7
 801543a:	b002      	add	sp, #8
 801543c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015440:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015444:	e7d5      	b.n	80153f2 <__d2b+0x1e>
 8015446:	6179      	str	r1, [r7, #20]
 8015448:	e7e7      	b.n	801541a <__d2b+0x46>
 801544a:	a801      	add	r0, sp, #4
 801544c:	f7ff fddb 	bl	8015006 <__lo0bits>
 8015450:	2101      	movs	r1, #1
 8015452:	9b01      	ldr	r3, [sp, #4]
 8015454:	6139      	str	r1, [r7, #16]
 8015456:	617b      	str	r3, [r7, #20]
 8015458:	3020      	adds	r0, #32
 801545a:	e7e5      	b.n	8015428 <__d2b+0x54>
 801545c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015460:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015464:	6030      	str	r0, [r6, #0]
 8015466:	6918      	ldr	r0, [r3, #16]
 8015468:	f7ff fdae 	bl	8014fc8 <__hi0bits>
 801546c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015470:	e7e1      	b.n	8015436 <__d2b+0x62>

08015472 <_calloc_r>:
 8015472:	b538      	push	{r3, r4, r5, lr}
 8015474:	fb02 f401 	mul.w	r4, r2, r1
 8015478:	4621      	mov	r1, r4
 801547a:	f7fe f859 	bl	8013530 <_malloc_r>
 801547e:	4605      	mov	r5, r0
 8015480:	b118      	cbz	r0, 801548a <_calloc_r+0x18>
 8015482:	4622      	mov	r2, r4
 8015484:	2100      	movs	r1, #0
 8015486:	f7fd ffff 	bl	8013488 <memset>
 801548a:	4628      	mov	r0, r5
 801548c:	bd38      	pop	{r3, r4, r5, pc}

0801548e <__ssputs_r>:
 801548e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015492:	688e      	ldr	r6, [r1, #8]
 8015494:	4682      	mov	sl, r0
 8015496:	429e      	cmp	r6, r3
 8015498:	460c      	mov	r4, r1
 801549a:	4690      	mov	r8, r2
 801549c:	4699      	mov	r9, r3
 801549e:	d837      	bhi.n	8015510 <__ssputs_r+0x82>
 80154a0:	898a      	ldrh	r2, [r1, #12]
 80154a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80154a6:	d031      	beq.n	801550c <__ssputs_r+0x7e>
 80154a8:	2302      	movs	r3, #2
 80154aa:	6825      	ldr	r5, [r4, #0]
 80154ac:	6909      	ldr	r1, [r1, #16]
 80154ae:	1a6f      	subs	r7, r5, r1
 80154b0:	6965      	ldr	r5, [r4, #20]
 80154b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80154b6:	fb95 f5f3 	sdiv	r5, r5, r3
 80154ba:	f109 0301 	add.w	r3, r9, #1
 80154be:	443b      	add	r3, r7
 80154c0:	429d      	cmp	r5, r3
 80154c2:	bf38      	it	cc
 80154c4:	461d      	movcc	r5, r3
 80154c6:	0553      	lsls	r3, r2, #21
 80154c8:	d530      	bpl.n	801552c <__ssputs_r+0x9e>
 80154ca:	4629      	mov	r1, r5
 80154cc:	f7fe f830 	bl	8013530 <_malloc_r>
 80154d0:	4606      	mov	r6, r0
 80154d2:	b950      	cbnz	r0, 80154ea <__ssputs_r+0x5c>
 80154d4:	230c      	movs	r3, #12
 80154d6:	f04f 30ff 	mov.w	r0, #4294967295
 80154da:	f8ca 3000 	str.w	r3, [sl]
 80154de:	89a3      	ldrh	r3, [r4, #12]
 80154e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80154e4:	81a3      	strh	r3, [r4, #12]
 80154e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80154ea:	463a      	mov	r2, r7
 80154ec:	6921      	ldr	r1, [r4, #16]
 80154ee:	f7fd ffc0 	bl	8013472 <memcpy>
 80154f2:	89a3      	ldrh	r3, [r4, #12]
 80154f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80154f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80154fc:	81a3      	strh	r3, [r4, #12]
 80154fe:	6126      	str	r6, [r4, #16]
 8015500:	443e      	add	r6, r7
 8015502:	6026      	str	r6, [r4, #0]
 8015504:	464e      	mov	r6, r9
 8015506:	6165      	str	r5, [r4, #20]
 8015508:	1bed      	subs	r5, r5, r7
 801550a:	60a5      	str	r5, [r4, #8]
 801550c:	454e      	cmp	r6, r9
 801550e:	d900      	bls.n	8015512 <__ssputs_r+0x84>
 8015510:	464e      	mov	r6, r9
 8015512:	4632      	mov	r2, r6
 8015514:	4641      	mov	r1, r8
 8015516:	6820      	ldr	r0, [r4, #0]
 8015518:	f000 fca4 	bl	8015e64 <memmove>
 801551c:	68a3      	ldr	r3, [r4, #8]
 801551e:	2000      	movs	r0, #0
 8015520:	1b9b      	subs	r3, r3, r6
 8015522:	60a3      	str	r3, [r4, #8]
 8015524:	6823      	ldr	r3, [r4, #0]
 8015526:	441e      	add	r6, r3
 8015528:	6026      	str	r6, [r4, #0]
 801552a:	e7dc      	b.n	80154e6 <__ssputs_r+0x58>
 801552c:	462a      	mov	r2, r5
 801552e:	f000 fcb2 	bl	8015e96 <_realloc_r>
 8015532:	4606      	mov	r6, r0
 8015534:	2800      	cmp	r0, #0
 8015536:	d1e2      	bne.n	80154fe <__ssputs_r+0x70>
 8015538:	6921      	ldr	r1, [r4, #16]
 801553a:	4650      	mov	r0, sl
 801553c:	f7fd ffac 	bl	8013498 <_free_r>
 8015540:	e7c8      	b.n	80154d4 <__ssputs_r+0x46>
	...

08015544 <_svfiprintf_r>:
 8015544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015548:	461d      	mov	r5, r3
 801554a:	898b      	ldrh	r3, [r1, #12]
 801554c:	b09d      	sub	sp, #116	; 0x74
 801554e:	061f      	lsls	r7, r3, #24
 8015550:	4680      	mov	r8, r0
 8015552:	460c      	mov	r4, r1
 8015554:	4616      	mov	r6, r2
 8015556:	d50f      	bpl.n	8015578 <_svfiprintf_r+0x34>
 8015558:	690b      	ldr	r3, [r1, #16]
 801555a:	b96b      	cbnz	r3, 8015578 <_svfiprintf_r+0x34>
 801555c:	2140      	movs	r1, #64	; 0x40
 801555e:	f7fd ffe7 	bl	8013530 <_malloc_r>
 8015562:	6020      	str	r0, [r4, #0]
 8015564:	6120      	str	r0, [r4, #16]
 8015566:	b928      	cbnz	r0, 8015574 <_svfiprintf_r+0x30>
 8015568:	230c      	movs	r3, #12
 801556a:	f8c8 3000 	str.w	r3, [r8]
 801556e:	f04f 30ff 	mov.w	r0, #4294967295
 8015572:	e0c8      	b.n	8015706 <_svfiprintf_r+0x1c2>
 8015574:	2340      	movs	r3, #64	; 0x40
 8015576:	6163      	str	r3, [r4, #20]
 8015578:	2300      	movs	r3, #0
 801557a:	9309      	str	r3, [sp, #36]	; 0x24
 801557c:	2320      	movs	r3, #32
 801557e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015582:	2330      	movs	r3, #48	; 0x30
 8015584:	f04f 0b01 	mov.w	fp, #1
 8015588:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801558c:	9503      	str	r5, [sp, #12]
 801558e:	4637      	mov	r7, r6
 8015590:	463d      	mov	r5, r7
 8015592:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015596:	b10b      	cbz	r3, 801559c <_svfiprintf_r+0x58>
 8015598:	2b25      	cmp	r3, #37	; 0x25
 801559a:	d13e      	bne.n	801561a <_svfiprintf_r+0xd6>
 801559c:	ebb7 0a06 	subs.w	sl, r7, r6
 80155a0:	d00b      	beq.n	80155ba <_svfiprintf_r+0x76>
 80155a2:	4653      	mov	r3, sl
 80155a4:	4632      	mov	r2, r6
 80155a6:	4621      	mov	r1, r4
 80155a8:	4640      	mov	r0, r8
 80155aa:	f7ff ff70 	bl	801548e <__ssputs_r>
 80155ae:	3001      	adds	r0, #1
 80155b0:	f000 80a4 	beq.w	80156fc <_svfiprintf_r+0x1b8>
 80155b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80155b6:	4453      	add	r3, sl
 80155b8:	9309      	str	r3, [sp, #36]	; 0x24
 80155ba:	783b      	ldrb	r3, [r7, #0]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	f000 809d 	beq.w	80156fc <_svfiprintf_r+0x1b8>
 80155c2:	2300      	movs	r3, #0
 80155c4:	f04f 32ff 	mov.w	r2, #4294967295
 80155c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80155cc:	9304      	str	r3, [sp, #16]
 80155ce:	9307      	str	r3, [sp, #28]
 80155d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80155d4:	931a      	str	r3, [sp, #104]	; 0x68
 80155d6:	462f      	mov	r7, r5
 80155d8:	2205      	movs	r2, #5
 80155da:	f817 1b01 	ldrb.w	r1, [r7], #1
 80155de:	4850      	ldr	r0, [pc, #320]	; (8015720 <_svfiprintf_r+0x1dc>)
 80155e0:	f7ff fc5c 	bl	8014e9c <memchr>
 80155e4:	9b04      	ldr	r3, [sp, #16]
 80155e6:	b9d0      	cbnz	r0, 801561e <_svfiprintf_r+0xda>
 80155e8:	06d9      	lsls	r1, r3, #27
 80155ea:	bf44      	itt	mi
 80155ec:	2220      	movmi	r2, #32
 80155ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80155f2:	071a      	lsls	r2, r3, #28
 80155f4:	bf44      	itt	mi
 80155f6:	222b      	movmi	r2, #43	; 0x2b
 80155f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80155fc:	782a      	ldrb	r2, [r5, #0]
 80155fe:	2a2a      	cmp	r2, #42	; 0x2a
 8015600:	d015      	beq.n	801562e <_svfiprintf_r+0xea>
 8015602:	462f      	mov	r7, r5
 8015604:	2000      	movs	r0, #0
 8015606:	250a      	movs	r5, #10
 8015608:	9a07      	ldr	r2, [sp, #28]
 801560a:	4639      	mov	r1, r7
 801560c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015610:	3b30      	subs	r3, #48	; 0x30
 8015612:	2b09      	cmp	r3, #9
 8015614:	d94d      	bls.n	80156b2 <_svfiprintf_r+0x16e>
 8015616:	b1b8      	cbz	r0, 8015648 <_svfiprintf_r+0x104>
 8015618:	e00f      	b.n	801563a <_svfiprintf_r+0xf6>
 801561a:	462f      	mov	r7, r5
 801561c:	e7b8      	b.n	8015590 <_svfiprintf_r+0x4c>
 801561e:	4a40      	ldr	r2, [pc, #256]	; (8015720 <_svfiprintf_r+0x1dc>)
 8015620:	463d      	mov	r5, r7
 8015622:	1a80      	subs	r0, r0, r2
 8015624:	fa0b f000 	lsl.w	r0, fp, r0
 8015628:	4318      	orrs	r0, r3
 801562a:	9004      	str	r0, [sp, #16]
 801562c:	e7d3      	b.n	80155d6 <_svfiprintf_r+0x92>
 801562e:	9a03      	ldr	r2, [sp, #12]
 8015630:	1d11      	adds	r1, r2, #4
 8015632:	6812      	ldr	r2, [r2, #0]
 8015634:	9103      	str	r1, [sp, #12]
 8015636:	2a00      	cmp	r2, #0
 8015638:	db01      	blt.n	801563e <_svfiprintf_r+0xfa>
 801563a:	9207      	str	r2, [sp, #28]
 801563c:	e004      	b.n	8015648 <_svfiprintf_r+0x104>
 801563e:	4252      	negs	r2, r2
 8015640:	f043 0302 	orr.w	r3, r3, #2
 8015644:	9207      	str	r2, [sp, #28]
 8015646:	9304      	str	r3, [sp, #16]
 8015648:	783b      	ldrb	r3, [r7, #0]
 801564a:	2b2e      	cmp	r3, #46	; 0x2e
 801564c:	d10c      	bne.n	8015668 <_svfiprintf_r+0x124>
 801564e:	787b      	ldrb	r3, [r7, #1]
 8015650:	2b2a      	cmp	r3, #42	; 0x2a
 8015652:	d133      	bne.n	80156bc <_svfiprintf_r+0x178>
 8015654:	9b03      	ldr	r3, [sp, #12]
 8015656:	3702      	adds	r7, #2
 8015658:	1d1a      	adds	r2, r3, #4
 801565a:	681b      	ldr	r3, [r3, #0]
 801565c:	9203      	str	r2, [sp, #12]
 801565e:	2b00      	cmp	r3, #0
 8015660:	bfb8      	it	lt
 8015662:	f04f 33ff 	movlt.w	r3, #4294967295
 8015666:	9305      	str	r3, [sp, #20]
 8015668:	4d2e      	ldr	r5, [pc, #184]	; (8015724 <_svfiprintf_r+0x1e0>)
 801566a:	2203      	movs	r2, #3
 801566c:	7839      	ldrb	r1, [r7, #0]
 801566e:	4628      	mov	r0, r5
 8015670:	f7ff fc14 	bl	8014e9c <memchr>
 8015674:	b138      	cbz	r0, 8015686 <_svfiprintf_r+0x142>
 8015676:	2340      	movs	r3, #64	; 0x40
 8015678:	1b40      	subs	r0, r0, r5
 801567a:	fa03 f000 	lsl.w	r0, r3, r0
 801567e:	9b04      	ldr	r3, [sp, #16]
 8015680:	3701      	adds	r7, #1
 8015682:	4303      	orrs	r3, r0
 8015684:	9304      	str	r3, [sp, #16]
 8015686:	7839      	ldrb	r1, [r7, #0]
 8015688:	2206      	movs	r2, #6
 801568a:	4827      	ldr	r0, [pc, #156]	; (8015728 <_svfiprintf_r+0x1e4>)
 801568c:	1c7e      	adds	r6, r7, #1
 801568e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015692:	f7ff fc03 	bl	8014e9c <memchr>
 8015696:	2800      	cmp	r0, #0
 8015698:	d038      	beq.n	801570c <_svfiprintf_r+0x1c8>
 801569a:	4b24      	ldr	r3, [pc, #144]	; (801572c <_svfiprintf_r+0x1e8>)
 801569c:	bb13      	cbnz	r3, 80156e4 <_svfiprintf_r+0x1a0>
 801569e:	9b03      	ldr	r3, [sp, #12]
 80156a0:	3307      	adds	r3, #7
 80156a2:	f023 0307 	bic.w	r3, r3, #7
 80156a6:	3308      	adds	r3, #8
 80156a8:	9303      	str	r3, [sp, #12]
 80156aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80156ac:	444b      	add	r3, r9
 80156ae:	9309      	str	r3, [sp, #36]	; 0x24
 80156b0:	e76d      	b.n	801558e <_svfiprintf_r+0x4a>
 80156b2:	fb05 3202 	mla	r2, r5, r2, r3
 80156b6:	2001      	movs	r0, #1
 80156b8:	460f      	mov	r7, r1
 80156ba:	e7a6      	b.n	801560a <_svfiprintf_r+0xc6>
 80156bc:	2300      	movs	r3, #0
 80156be:	250a      	movs	r5, #10
 80156c0:	4619      	mov	r1, r3
 80156c2:	3701      	adds	r7, #1
 80156c4:	9305      	str	r3, [sp, #20]
 80156c6:	4638      	mov	r0, r7
 80156c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80156cc:	3a30      	subs	r2, #48	; 0x30
 80156ce:	2a09      	cmp	r2, #9
 80156d0:	d903      	bls.n	80156da <_svfiprintf_r+0x196>
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d0c8      	beq.n	8015668 <_svfiprintf_r+0x124>
 80156d6:	9105      	str	r1, [sp, #20]
 80156d8:	e7c6      	b.n	8015668 <_svfiprintf_r+0x124>
 80156da:	fb05 2101 	mla	r1, r5, r1, r2
 80156de:	2301      	movs	r3, #1
 80156e0:	4607      	mov	r7, r0
 80156e2:	e7f0      	b.n	80156c6 <_svfiprintf_r+0x182>
 80156e4:	ab03      	add	r3, sp, #12
 80156e6:	9300      	str	r3, [sp, #0]
 80156e8:	4622      	mov	r2, r4
 80156ea:	4b11      	ldr	r3, [pc, #68]	; (8015730 <_svfiprintf_r+0x1ec>)
 80156ec:	a904      	add	r1, sp, #16
 80156ee:	4640      	mov	r0, r8
 80156f0:	f7fe f80a 	bl	8013708 <_printf_float>
 80156f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80156f8:	4681      	mov	r9, r0
 80156fa:	d1d6      	bne.n	80156aa <_svfiprintf_r+0x166>
 80156fc:	89a3      	ldrh	r3, [r4, #12]
 80156fe:	065b      	lsls	r3, r3, #25
 8015700:	f53f af35 	bmi.w	801556e <_svfiprintf_r+0x2a>
 8015704:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015706:	b01d      	add	sp, #116	; 0x74
 8015708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801570c:	ab03      	add	r3, sp, #12
 801570e:	9300      	str	r3, [sp, #0]
 8015710:	4622      	mov	r2, r4
 8015712:	4b07      	ldr	r3, [pc, #28]	; (8015730 <_svfiprintf_r+0x1ec>)
 8015714:	a904      	add	r1, sp, #16
 8015716:	4640      	mov	r0, r8
 8015718:	f7fe faa2 	bl	8013c60 <_printf_i>
 801571c:	e7ea      	b.n	80156f4 <_svfiprintf_r+0x1b0>
 801571e:	bf00      	nop
 8015720:	0801737c 	.word	0x0801737c
 8015724:	08017382 	.word	0x08017382
 8015728:	08017386 	.word	0x08017386
 801572c:	08013709 	.word	0x08013709
 8015730:	0801548f 	.word	0x0801548f

08015734 <__sfputc_r>:
 8015734:	6893      	ldr	r3, [r2, #8]
 8015736:	b410      	push	{r4}
 8015738:	3b01      	subs	r3, #1
 801573a:	2b00      	cmp	r3, #0
 801573c:	6093      	str	r3, [r2, #8]
 801573e:	da07      	bge.n	8015750 <__sfputc_r+0x1c>
 8015740:	6994      	ldr	r4, [r2, #24]
 8015742:	42a3      	cmp	r3, r4
 8015744:	db01      	blt.n	801574a <__sfputc_r+0x16>
 8015746:	290a      	cmp	r1, #10
 8015748:	d102      	bne.n	8015750 <__sfputc_r+0x1c>
 801574a:	bc10      	pop	{r4}
 801574c:	f000 b974 	b.w	8015a38 <__swbuf_r>
 8015750:	6813      	ldr	r3, [r2, #0]
 8015752:	1c58      	adds	r0, r3, #1
 8015754:	6010      	str	r0, [r2, #0]
 8015756:	7019      	strb	r1, [r3, #0]
 8015758:	4608      	mov	r0, r1
 801575a:	bc10      	pop	{r4}
 801575c:	4770      	bx	lr

0801575e <__sfputs_r>:
 801575e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015760:	4606      	mov	r6, r0
 8015762:	460f      	mov	r7, r1
 8015764:	4614      	mov	r4, r2
 8015766:	18d5      	adds	r5, r2, r3
 8015768:	42ac      	cmp	r4, r5
 801576a:	d101      	bne.n	8015770 <__sfputs_r+0x12>
 801576c:	2000      	movs	r0, #0
 801576e:	e007      	b.n	8015780 <__sfputs_r+0x22>
 8015770:	463a      	mov	r2, r7
 8015772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015776:	4630      	mov	r0, r6
 8015778:	f7ff ffdc 	bl	8015734 <__sfputc_r>
 801577c:	1c43      	adds	r3, r0, #1
 801577e:	d1f3      	bne.n	8015768 <__sfputs_r+0xa>
 8015780:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015784 <_vfiprintf_r>:
 8015784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015788:	460c      	mov	r4, r1
 801578a:	b09d      	sub	sp, #116	; 0x74
 801578c:	4617      	mov	r7, r2
 801578e:	461d      	mov	r5, r3
 8015790:	4606      	mov	r6, r0
 8015792:	b118      	cbz	r0, 801579c <_vfiprintf_r+0x18>
 8015794:	6983      	ldr	r3, [r0, #24]
 8015796:	b90b      	cbnz	r3, 801579c <_vfiprintf_r+0x18>
 8015798:	f7ff fad2 	bl	8014d40 <__sinit>
 801579c:	4b7c      	ldr	r3, [pc, #496]	; (8015990 <_vfiprintf_r+0x20c>)
 801579e:	429c      	cmp	r4, r3
 80157a0:	d158      	bne.n	8015854 <_vfiprintf_r+0xd0>
 80157a2:	6874      	ldr	r4, [r6, #4]
 80157a4:	89a3      	ldrh	r3, [r4, #12]
 80157a6:	0718      	lsls	r0, r3, #28
 80157a8:	d55e      	bpl.n	8015868 <_vfiprintf_r+0xe4>
 80157aa:	6923      	ldr	r3, [r4, #16]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d05b      	beq.n	8015868 <_vfiprintf_r+0xe4>
 80157b0:	2300      	movs	r3, #0
 80157b2:	9309      	str	r3, [sp, #36]	; 0x24
 80157b4:	2320      	movs	r3, #32
 80157b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80157ba:	2330      	movs	r3, #48	; 0x30
 80157bc:	f04f 0b01 	mov.w	fp, #1
 80157c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80157c4:	9503      	str	r5, [sp, #12]
 80157c6:	46b8      	mov	r8, r7
 80157c8:	4645      	mov	r5, r8
 80157ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80157ce:	b10b      	cbz	r3, 80157d4 <_vfiprintf_r+0x50>
 80157d0:	2b25      	cmp	r3, #37	; 0x25
 80157d2:	d154      	bne.n	801587e <_vfiprintf_r+0xfa>
 80157d4:	ebb8 0a07 	subs.w	sl, r8, r7
 80157d8:	d00b      	beq.n	80157f2 <_vfiprintf_r+0x6e>
 80157da:	4653      	mov	r3, sl
 80157dc:	463a      	mov	r2, r7
 80157de:	4621      	mov	r1, r4
 80157e0:	4630      	mov	r0, r6
 80157e2:	f7ff ffbc 	bl	801575e <__sfputs_r>
 80157e6:	3001      	adds	r0, #1
 80157e8:	f000 80c2 	beq.w	8015970 <_vfiprintf_r+0x1ec>
 80157ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80157ee:	4453      	add	r3, sl
 80157f0:	9309      	str	r3, [sp, #36]	; 0x24
 80157f2:	f898 3000 	ldrb.w	r3, [r8]
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	f000 80ba 	beq.w	8015970 <_vfiprintf_r+0x1ec>
 80157fc:	2300      	movs	r3, #0
 80157fe:	f04f 32ff 	mov.w	r2, #4294967295
 8015802:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015806:	9304      	str	r3, [sp, #16]
 8015808:	9307      	str	r3, [sp, #28]
 801580a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801580e:	931a      	str	r3, [sp, #104]	; 0x68
 8015810:	46a8      	mov	r8, r5
 8015812:	2205      	movs	r2, #5
 8015814:	f818 1b01 	ldrb.w	r1, [r8], #1
 8015818:	485e      	ldr	r0, [pc, #376]	; (8015994 <_vfiprintf_r+0x210>)
 801581a:	f7ff fb3f 	bl	8014e9c <memchr>
 801581e:	9b04      	ldr	r3, [sp, #16]
 8015820:	bb78      	cbnz	r0, 8015882 <_vfiprintf_r+0xfe>
 8015822:	06d9      	lsls	r1, r3, #27
 8015824:	bf44      	itt	mi
 8015826:	2220      	movmi	r2, #32
 8015828:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801582c:	071a      	lsls	r2, r3, #28
 801582e:	bf44      	itt	mi
 8015830:	222b      	movmi	r2, #43	; 0x2b
 8015832:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015836:	782a      	ldrb	r2, [r5, #0]
 8015838:	2a2a      	cmp	r2, #42	; 0x2a
 801583a:	d02a      	beq.n	8015892 <_vfiprintf_r+0x10e>
 801583c:	46a8      	mov	r8, r5
 801583e:	2000      	movs	r0, #0
 8015840:	250a      	movs	r5, #10
 8015842:	9a07      	ldr	r2, [sp, #28]
 8015844:	4641      	mov	r1, r8
 8015846:	f811 3b01 	ldrb.w	r3, [r1], #1
 801584a:	3b30      	subs	r3, #48	; 0x30
 801584c:	2b09      	cmp	r3, #9
 801584e:	d969      	bls.n	8015924 <_vfiprintf_r+0x1a0>
 8015850:	b360      	cbz	r0, 80158ac <_vfiprintf_r+0x128>
 8015852:	e024      	b.n	801589e <_vfiprintf_r+0x11a>
 8015854:	4b50      	ldr	r3, [pc, #320]	; (8015998 <_vfiprintf_r+0x214>)
 8015856:	429c      	cmp	r4, r3
 8015858:	d101      	bne.n	801585e <_vfiprintf_r+0xda>
 801585a:	68b4      	ldr	r4, [r6, #8]
 801585c:	e7a2      	b.n	80157a4 <_vfiprintf_r+0x20>
 801585e:	4b4f      	ldr	r3, [pc, #316]	; (801599c <_vfiprintf_r+0x218>)
 8015860:	429c      	cmp	r4, r3
 8015862:	bf08      	it	eq
 8015864:	68f4      	ldreq	r4, [r6, #12]
 8015866:	e79d      	b.n	80157a4 <_vfiprintf_r+0x20>
 8015868:	4621      	mov	r1, r4
 801586a:	4630      	mov	r0, r6
 801586c:	f000 f956 	bl	8015b1c <__swsetup_r>
 8015870:	2800      	cmp	r0, #0
 8015872:	d09d      	beq.n	80157b0 <_vfiprintf_r+0x2c>
 8015874:	f04f 30ff 	mov.w	r0, #4294967295
 8015878:	b01d      	add	sp, #116	; 0x74
 801587a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801587e:	46a8      	mov	r8, r5
 8015880:	e7a2      	b.n	80157c8 <_vfiprintf_r+0x44>
 8015882:	4a44      	ldr	r2, [pc, #272]	; (8015994 <_vfiprintf_r+0x210>)
 8015884:	4645      	mov	r5, r8
 8015886:	1a80      	subs	r0, r0, r2
 8015888:	fa0b f000 	lsl.w	r0, fp, r0
 801588c:	4318      	orrs	r0, r3
 801588e:	9004      	str	r0, [sp, #16]
 8015890:	e7be      	b.n	8015810 <_vfiprintf_r+0x8c>
 8015892:	9a03      	ldr	r2, [sp, #12]
 8015894:	1d11      	adds	r1, r2, #4
 8015896:	6812      	ldr	r2, [r2, #0]
 8015898:	9103      	str	r1, [sp, #12]
 801589a:	2a00      	cmp	r2, #0
 801589c:	db01      	blt.n	80158a2 <_vfiprintf_r+0x11e>
 801589e:	9207      	str	r2, [sp, #28]
 80158a0:	e004      	b.n	80158ac <_vfiprintf_r+0x128>
 80158a2:	4252      	negs	r2, r2
 80158a4:	f043 0302 	orr.w	r3, r3, #2
 80158a8:	9207      	str	r2, [sp, #28]
 80158aa:	9304      	str	r3, [sp, #16]
 80158ac:	f898 3000 	ldrb.w	r3, [r8]
 80158b0:	2b2e      	cmp	r3, #46	; 0x2e
 80158b2:	d10e      	bne.n	80158d2 <_vfiprintf_r+0x14e>
 80158b4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80158b8:	2b2a      	cmp	r3, #42	; 0x2a
 80158ba:	d138      	bne.n	801592e <_vfiprintf_r+0x1aa>
 80158bc:	9b03      	ldr	r3, [sp, #12]
 80158be:	f108 0802 	add.w	r8, r8, #2
 80158c2:	1d1a      	adds	r2, r3, #4
 80158c4:	681b      	ldr	r3, [r3, #0]
 80158c6:	9203      	str	r2, [sp, #12]
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	bfb8      	it	lt
 80158cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80158d0:	9305      	str	r3, [sp, #20]
 80158d2:	4d33      	ldr	r5, [pc, #204]	; (80159a0 <_vfiprintf_r+0x21c>)
 80158d4:	2203      	movs	r2, #3
 80158d6:	f898 1000 	ldrb.w	r1, [r8]
 80158da:	4628      	mov	r0, r5
 80158dc:	f7ff fade 	bl	8014e9c <memchr>
 80158e0:	b140      	cbz	r0, 80158f4 <_vfiprintf_r+0x170>
 80158e2:	2340      	movs	r3, #64	; 0x40
 80158e4:	1b40      	subs	r0, r0, r5
 80158e6:	fa03 f000 	lsl.w	r0, r3, r0
 80158ea:	9b04      	ldr	r3, [sp, #16]
 80158ec:	f108 0801 	add.w	r8, r8, #1
 80158f0:	4303      	orrs	r3, r0
 80158f2:	9304      	str	r3, [sp, #16]
 80158f4:	f898 1000 	ldrb.w	r1, [r8]
 80158f8:	2206      	movs	r2, #6
 80158fa:	482a      	ldr	r0, [pc, #168]	; (80159a4 <_vfiprintf_r+0x220>)
 80158fc:	f108 0701 	add.w	r7, r8, #1
 8015900:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015904:	f7ff faca 	bl	8014e9c <memchr>
 8015908:	2800      	cmp	r0, #0
 801590a:	d037      	beq.n	801597c <_vfiprintf_r+0x1f8>
 801590c:	4b26      	ldr	r3, [pc, #152]	; (80159a8 <_vfiprintf_r+0x224>)
 801590e:	bb1b      	cbnz	r3, 8015958 <_vfiprintf_r+0x1d4>
 8015910:	9b03      	ldr	r3, [sp, #12]
 8015912:	3307      	adds	r3, #7
 8015914:	f023 0307 	bic.w	r3, r3, #7
 8015918:	3308      	adds	r3, #8
 801591a:	9303      	str	r3, [sp, #12]
 801591c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801591e:	444b      	add	r3, r9
 8015920:	9309      	str	r3, [sp, #36]	; 0x24
 8015922:	e750      	b.n	80157c6 <_vfiprintf_r+0x42>
 8015924:	fb05 3202 	mla	r2, r5, r2, r3
 8015928:	2001      	movs	r0, #1
 801592a:	4688      	mov	r8, r1
 801592c:	e78a      	b.n	8015844 <_vfiprintf_r+0xc0>
 801592e:	2300      	movs	r3, #0
 8015930:	250a      	movs	r5, #10
 8015932:	4619      	mov	r1, r3
 8015934:	f108 0801 	add.w	r8, r8, #1
 8015938:	9305      	str	r3, [sp, #20]
 801593a:	4640      	mov	r0, r8
 801593c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015940:	3a30      	subs	r2, #48	; 0x30
 8015942:	2a09      	cmp	r2, #9
 8015944:	d903      	bls.n	801594e <_vfiprintf_r+0x1ca>
 8015946:	2b00      	cmp	r3, #0
 8015948:	d0c3      	beq.n	80158d2 <_vfiprintf_r+0x14e>
 801594a:	9105      	str	r1, [sp, #20]
 801594c:	e7c1      	b.n	80158d2 <_vfiprintf_r+0x14e>
 801594e:	fb05 2101 	mla	r1, r5, r1, r2
 8015952:	2301      	movs	r3, #1
 8015954:	4680      	mov	r8, r0
 8015956:	e7f0      	b.n	801593a <_vfiprintf_r+0x1b6>
 8015958:	ab03      	add	r3, sp, #12
 801595a:	9300      	str	r3, [sp, #0]
 801595c:	4622      	mov	r2, r4
 801595e:	4b13      	ldr	r3, [pc, #76]	; (80159ac <_vfiprintf_r+0x228>)
 8015960:	a904      	add	r1, sp, #16
 8015962:	4630      	mov	r0, r6
 8015964:	f7fd fed0 	bl	8013708 <_printf_float>
 8015968:	f1b0 3fff 	cmp.w	r0, #4294967295
 801596c:	4681      	mov	r9, r0
 801596e:	d1d5      	bne.n	801591c <_vfiprintf_r+0x198>
 8015970:	89a3      	ldrh	r3, [r4, #12]
 8015972:	065b      	lsls	r3, r3, #25
 8015974:	f53f af7e 	bmi.w	8015874 <_vfiprintf_r+0xf0>
 8015978:	9809      	ldr	r0, [sp, #36]	; 0x24
 801597a:	e77d      	b.n	8015878 <_vfiprintf_r+0xf4>
 801597c:	ab03      	add	r3, sp, #12
 801597e:	9300      	str	r3, [sp, #0]
 8015980:	4622      	mov	r2, r4
 8015982:	4b0a      	ldr	r3, [pc, #40]	; (80159ac <_vfiprintf_r+0x228>)
 8015984:	a904      	add	r1, sp, #16
 8015986:	4630      	mov	r0, r6
 8015988:	f7fe f96a 	bl	8013c60 <_printf_i>
 801598c:	e7ec      	b.n	8015968 <_vfiprintf_r+0x1e4>
 801598e:	bf00      	nop
 8015990:	08017234 	.word	0x08017234
 8015994:	0801737c 	.word	0x0801737c
 8015998:	08017254 	.word	0x08017254
 801599c:	08017214 	.word	0x08017214
 80159a0:	08017382 	.word	0x08017382
 80159a4:	08017386 	.word	0x08017386
 80159a8:	08013709 	.word	0x08013709
 80159ac:	0801575f 	.word	0x0801575f

080159b0 <__sread>:
 80159b0:	b510      	push	{r4, lr}
 80159b2:	460c      	mov	r4, r1
 80159b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80159b8:	f000 fa94 	bl	8015ee4 <_read_r>
 80159bc:	2800      	cmp	r0, #0
 80159be:	bfab      	itete	ge
 80159c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80159c2:	89a3      	ldrhlt	r3, [r4, #12]
 80159c4:	181b      	addge	r3, r3, r0
 80159c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80159ca:	bfac      	ite	ge
 80159cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80159ce:	81a3      	strhlt	r3, [r4, #12]
 80159d0:	bd10      	pop	{r4, pc}

080159d2 <__swrite>:
 80159d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80159d6:	461f      	mov	r7, r3
 80159d8:	898b      	ldrh	r3, [r1, #12]
 80159da:	4605      	mov	r5, r0
 80159dc:	05db      	lsls	r3, r3, #23
 80159de:	460c      	mov	r4, r1
 80159e0:	4616      	mov	r6, r2
 80159e2:	d505      	bpl.n	80159f0 <__swrite+0x1e>
 80159e4:	2302      	movs	r3, #2
 80159e6:	2200      	movs	r2, #0
 80159e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80159ec:	f000 f9c4 	bl	8015d78 <_lseek_r>
 80159f0:	89a3      	ldrh	r3, [r4, #12]
 80159f2:	4632      	mov	r2, r6
 80159f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80159f8:	81a3      	strh	r3, [r4, #12]
 80159fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80159fe:	463b      	mov	r3, r7
 8015a00:	4628      	mov	r0, r5
 8015a02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015a06:	f000 b877 	b.w	8015af8 <_write_r>

08015a0a <__sseek>:
 8015a0a:	b510      	push	{r4, lr}
 8015a0c:	460c      	mov	r4, r1
 8015a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015a12:	f000 f9b1 	bl	8015d78 <_lseek_r>
 8015a16:	1c43      	adds	r3, r0, #1
 8015a18:	89a3      	ldrh	r3, [r4, #12]
 8015a1a:	bf15      	itete	ne
 8015a1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8015a1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015a22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015a26:	81a3      	strheq	r3, [r4, #12]
 8015a28:	bf18      	it	ne
 8015a2a:	81a3      	strhne	r3, [r4, #12]
 8015a2c:	bd10      	pop	{r4, pc}

08015a2e <__sclose>:
 8015a2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015a32:	f000 b8e1 	b.w	8015bf8 <_close_r>
	...

08015a38 <__swbuf_r>:
 8015a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a3a:	460e      	mov	r6, r1
 8015a3c:	4614      	mov	r4, r2
 8015a3e:	4605      	mov	r5, r0
 8015a40:	b118      	cbz	r0, 8015a4a <__swbuf_r+0x12>
 8015a42:	6983      	ldr	r3, [r0, #24]
 8015a44:	b90b      	cbnz	r3, 8015a4a <__swbuf_r+0x12>
 8015a46:	f7ff f97b 	bl	8014d40 <__sinit>
 8015a4a:	4b21      	ldr	r3, [pc, #132]	; (8015ad0 <__swbuf_r+0x98>)
 8015a4c:	429c      	cmp	r4, r3
 8015a4e:	d12a      	bne.n	8015aa6 <__swbuf_r+0x6e>
 8015a50:	686c      	ldr	r4, [r5, #4]
 8015a52:	69a3      	ldr	r3, [r4, #24]
 8015a54:	60a3      	str	r3, [r4, #8]
 8015a56:	89a3      	ldrh	r3, [r4, #12]
 8015a58:	071a      	lsls	r2, r3, #28
 8015a5a:	d52e      	bpl.n	8015aba <__swbuf_r+0x82>
 8015a5c:	6923      	ldr	r3, [r4, #16]
 8015a5e:	b363      	cbz	r3, 8015aba <__swbuf_r+0x82>
 8015a60:	6923      	ldr	r3, [r4, #16]
 8015a62:	6820      	ldr	r0, [r4, #0]
 8015a64:	b2f6      	uxtb	r6, r6
 8015a66:	1ac0      	subs	r0, r0, r3
 8015a68:	6963      	ldr	r3, [r4, #20]
 8015a6a:	4637      	mov	r7, r6
 8015a6c:	4283      	cmp	r3, r0
 8015a6e:	dc04      	bgt.n	8015a7a <__swbuf_r+0x42>
 8015a70:	4621      	mov	r1, r4
 8015a72:	4628      	mov	r0, r5
 8015a74:	f000 f956 	bl	8015d24 <_fflush_r>
 8015a78:	bb28      	cbnz	r0, 8015ac6 <__swbuf_r+0x8e>
 8015a7a:	68a3      	ldr	r3, [r4, #8]
 8015a7c:	3001      	adds	r0, #1
 8015a7e:	3b01      	subs	r3, #1
 8015a80:	60a3      	str	r3, [r4, #8]
 8015a82:	6823      	ldr	r3, [r4, #0]
 8015a84:	1c5a      	adds	r2, r3, #1
 8015a86:	6022      	str	r2, [r4, #0]
 8015a88:	701e      	strb	r6, [r3, #0]
 8015a8a:	6963      	ldr	r3, [r4, #20]
 8015a8c:	4283      	cmp	r3, r0
 8015a8e:	d004      	beq.n	8015a9a <__swbuf_r+0x62>
 8015a90:	89a3      	ldrh	r3, [r4, #12]
 8015a92:	07db      	lsls	r3, r3, #31
 8015a94:	d519      	bpl.n	8015aca <__swbuf_r+0x92>
 8015a96:	2e0a      	cmp	r6, #10
 8015a98:	d117      	bne.n	8015aca <__swbuf_r+0x92>
 8015a9a:	4621      	mov	r1, r4
 8015a9c:	4628      	mov	r0, r5
 8015a9e:	f000 f941 	bl	8015d24 <_fflush_r>
 8015aa2:	b190      	cbz	r0, 8015aca <__swbuf_r+0x92>
 8015aa4:	e00f      	b.n	8015ac6 <__swbuf_r+0x8e>
 8015aa6:	4b0b      	ldr	r3, [pc, #44]	; (8015ad4 <__swbuf_r+0x9c>)
 8015aa8:	429c      	cmp	r4, r3
 8015aaa:	d101      	bne.n	8015ab0 <__swbuf_r+0x78>
 8015aac:	68ac      	ldr	r4, [r5, #8]
 8015aae:	e7d0      	b.n	8015a52 <__swbuf_r+0x1a>
 8015ab0:	4b09      	ldr	r3, [pc, #36]	; (8015ad8 <__swbuf_r+0xa0>)
 8015ab2:	429c      	cmp	r4, r3
 8015ab4:	bf08      	it	eq
 8015ab6:	68ec      	ldreq	r4, [r5, #12]
 8015ab8:	e7cb      	b.n	8015a52 <__swbuf_r+0x1a>
 8015aba:	4621      	mov	r1, r4
 8015abc:	4628      	mov	r0, r5
 8015abe:	f000 f82d 	bl	8015b1c <__swsetup_r>
 8015ac2:	2800      	cmp	r0, #0
 8015ac4:	d0cc      	beq.n	8015a60 <__swbuf_r+0x28>
 8015ac6:	f04f 37ff 	mov.w	r7, #4294967295
 8015aca:	4638      	mov	r0, r7
 8015acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ace:	bf00      	nop
 8015ad0:	08017234 	.word	0x08017234
 8015ad4:	08017254 	.word	0x08017254
 8015ad8:	08017214 	.word	0x08017214

08015adc <__ascii_wctomb>:
 8015adc:	b149      	cbz	r1, 8015af2 <__ascii_wctomb+0x16>
 8015ade:	2aff      	cmp	r2, #255	; 0xff
 8015ae0:	bf8b      	itete	hi
 8015ae2:	238a      	movhi	r3, #138	; 0x8a
 8015ae4:	700a      	strbls	r2, [r1, #0]
 8015ae6:	6003      	strhi	r3, [r0, #0]
 8015ae8:	2001      	movls	r0, #1
 8015aea:	bf88      	it	hi
 8015aec:	f04f 30ff 	movhi.w	r0, #4294967295
 8015af0:	4770      	bx	lr
 8015af2:	4608      	mov	r0, r1
 8015af4:	4770      	bx	lr
	...

08015af8 <_write_r>:
 8015af8:	b538      	push	{r3, r4, r5, lr}
 8015afa:	4605      	mov	r5, r0
 8015afc:	4608      	mov	r0, r1
 8015afe:	4611      	mov	r1, r2
 8015b00:	2200      	movs	r2, #0
 8015b02:	4c05      	ldr	r4, [pc, #20]	; (8015b18 <_write_r+0x20>)
 8015b04:	6022      	str	r2, [r4, #0]
 8015b06:	461a      	mov	r2, r3
 8015b08:	f7ec fde5 	bl	80026d6 <_write>
 8015b0c:	1c43      	adds	r3, r0, #1
 8015b0e:	d102      	bne.n	8015b16 <_write_r+0x1e>
 8015b10:	6823      	ldr	r3, [r4, #0]
 8015b12:	b103      	cbz	r3, 8015b16 <_write_r+0x1e>
 8015b14:	602b      	str	r3, [r5, #0]
 8015b16:	bd38      	pop	{r3, r4, r5, pc}
 8015b18:	200082e0 	.word	0x200082e0

08015b1c <__swsetup_r>:
 8015b1c:	4b32      	ldr	r3, [pc, #200]	; (8015be8 <__swsetup_r+0xcc>)
 8015b1e:	b570      	push	{r4, r5, r6, lr}
 8015b20:	681d      	ldr	r5, [r3, #0]
 8015b22:	4606      	mov	r6, r0
 8015b24:	460c      	mov	r4, r1
 8015b26:	b125      	cbz	r5, 8015b32 <__swsetup_r+0x16>
 8015b28:	69ab      	ldr	r3, [r5, #24]
 8015b2a:	b913      	cbnz	r3, 8015b32 <__swsetup_r+0x16>
 8015b2c:	4628      	mov	r0, r5
 8015b2e:	f7ff f907 	bl	8014d40 <__sinit>
 8015b32:	4b2e      	ldr	r3, [pc, #184]	; (8015bec <__swsetup_r+0xd0>)
 8015b34:	429c      	cmp	r4, r3
 8015b36:	d10f      	bne.n	8015b58 <__swsetup_r+0x3c>
 8015b38:	686c      	ldr	r4, [r5, #4]
 8015b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b3e:	b29a      	uxth	r2, r3
 8015b40:	0715      	lsls	r5, r2, #28
 8015b42:	d42c      	bmi.n	8015b9e <__swsetup_r+0x82>
 8015b44:	06d0      	lsls	r0, r2, #27
 8015b46:	d411      	bmi.n	8015b6c <__swsetup_r+0x50>
 8015b48:	2209      	movs	r2, #9
 8015b4a:	6032      	str	r2, [r6, #0]
 8015b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b50:	81a3      	strh	r3, [r4, #12]
 8015b52:	f04f 30ff 	mov.w	r0, #4294967295
 8015b56:	e03e      	b.n	8015bd6 <__swsetup_r+0xba>
 8015b58:	4b25      	ldr	r3, [pc, #148]	; (8015bf0 <__swsetup_r+0xd4>)
 8015b5a:	429c      	cmp	r4, r3
 8015b5c:	d101      	bne.n	8015b62 <__swsetup_r+0x46>
 8015b5e:	68ac      	ldr	r4, [r5, #8]
 8015b60:	e7eb      	b.n	8015b3a <__swsetup_r+0x1e>
 8015b62:	4b24      	ldr	r3, [pc, #144]	; (8015bf4 <__swsetup_r+0xd8>)
 8015b64:	429c      	cmp	r4, r3
 8015b66:	bf08      	it	eq
 8015b68:	68ec      	ldreq	r4, [r5, #12]
 8015b6a:	e7e6      	b.n	8015b3a <__swsetup_r+0x1e>
 8015b6c:	0751      	lsls	r1, r2, #29
 8015b6e:	d512      	bpl.n	8015b96 <__swsetup_r+0x7a>
 8015b70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015b72:	b141      	cbz	r1, 8015b86 <__swsetup_r+0x6a>
 8015b74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015b78:	4299      	cmp	r1, r3
 8015b7a:	d002      	beq.n	8015b82 <__swsetup_r+0x66>
 8015b7c:	4630      	mov	r0, r6
 8015b7e:	f7fd fc8b 	bl	8013498 <_free_r>
 8015b82:	2300      	movs	r3, #0
 8015b84:	6363      	str	r3, [r4, #52]	; 0x34
 8015b86:	89a3      	ldrh	r3, [r4, #12]
 8015b88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015b8c:	81a3      	strh	r3, [r4, #12]
 8015b8e:	2300      	movs	r3, #0
 8015b90:	6063      	str	r3, [r4, #4]
 8015b92:	6923      	ldr	r3, [r4, #16]
 8015b94:	6023      	str	r3, [r4, #0]
 8015b96:	89a3      	ldrh	r3, [r4, #12]
 8015b98:	f043 0308 	orr.w	r3, r3, #8
 8015b9c:	81a3      	strh	r3, [r4, #12]
 8015b9e:	6923      	ldr	r3, [r4, #16]
 8015ba0:	b94b      	cbnz	r3, 8015bb6 <__swsetup_r+0x9a>
 8015ba2:	89a3      	ldrh	r3, [r4, #12]
 8015ba4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015ba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015bac:	d003      	beq.n	8015bb6 <__swsetup_r+0x9a>
 8015bae:	4621      	mov	r1, r4
 8015bb0:	4630      	mov	r0, r6
 8015bb2:	f000 f917 	bl	8015de4 <__smakebuf_r>
 8015bb6:	89a2      	ldrh	r2, [r4, #12]
 8015bb8:	f012 0301 	ands.w	r3, r2, #1
 8015bbc:	d00c      	beq.n	8015bd8 <__swsetup_r+0xbc>
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	60a3      	str	r3, [r4, #8]
 8015bc2:	6963      	ldr	r3, [r4, #20]
 8015bc4:	425b      	negs	r3, r3
 8015bc6:	61a3      	str	r3, [r4, #24]
 8015bc8:	6923      	ldr	r3, [r4, #16]
 8015bca:	b953      	cbnz	r3, 8015be2 <__swsetup_r+0xc6>
 8015bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015bd0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8015bd4:	d1ba      	bne.n	8015b4c <__swsetup_r+0x30>
 8015bd6:	bd70      	pop	{r4, r5, r6, pc}
 8015bd8:	0792      	lsls	r2, r2, #30
 8015bda:	bf58      	it	pl
 8015bdc:	6963      	ldrpl	r3, [r4, #20]
 8015bde:	60a3      	str	r3, [r4, #8]
 8015be0:	e7f2      	b.n	8015bc8 <__swsetup_r+0xac>
 8015be2:	2000      	movs	r0, #0
 8015be4:	e7f7      	b.n	8015bd6 <__swsetup_r+0xba>
 8015be6:	bf00      	nop
 8015be8:	2000026c 	.word	0x2000026c
 8015bec:	08017234 	.word	0x08017234
 8015bf0:	08017254 	.word	0x08017254
 8015bf4:	08017214 	.word	0x08017214

08015bf8 <_close_r>:
 8015bf8:	b538      	push	{r3, r4, r5, lr}
 8015bfa:	2300      	movs	r3, #0
 8015bfc:	4c05      	ldr	r4, [pc, #20]	; (8015c14 <_close_r+0x1c>)
 8015bfe:	4605      	mov	r5, r0
 8015c00:	4608      	mov	r0, r1
 8015c02:	6023      	str	r3, [r4, #0]
 8015c04:	f7ec fd83 	bl	800270e <_close>
 8015c08:	1c43      	adds	r3, r0, #1
 8015c0a:	d102      	bne.n	8015c12 <_close_r+0x1a>
 8015c0c:	6823      	ldr	r3, [r4, #0]
 8015c0e:	b103      	cbz	r3, 8015c12 <_close_r+0x1a>
 8015c10:	602b      	str	r3, [r5, #0]
 8015c12:	bd38      	pop	{r3, r4, r5, pc}
 8015c14:	200082e0 	.word	0x200082e0

08015c18 <__sflush_r>:
 8015c18:	898a      	ldrh	r2, [r1, #12]
 8015c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c1e:	4605      	mov	r5, r0
 8015c20:	0710      	lsls	r0, r2, #28
 8015c22:	460c      	mov	r4, r1
 8015c24:	d458      	bmi.n	8015cd8 <__sflush_r+0xc0>
 8015c26:	684b      	ldr	r3, [r1, #4]
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	dc05      	bgt.n	8015c38 <__sflush_r+0x20>
 8015c2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	dc02      	bgt.n	8015c38 <__sflush_r+0x20>
 8015c32:	2000      	movs	r0, #0
 8015c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015c3a:	2e00      	cmp	r6, #0
 8015c3c:	d0f9      	beq.n	8015c32 <__sflush_r+0x1a>
 8015c3e:	2300      	movs	r3, #0
 8015c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015c44:	682f      	ldr	r7, [r5, #0]
 8015c46:	6a21      	ldr	r1, [r4, #32]
 8015c48:	602b      	str	r3, [r5, #0]
 8015c4a:	d032      	beq.n	8015cb2 <__sflush_r+0x9a>
 8015c4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015c4e:	89a3      	ldrh	r3, [r4, #12]
 8015c50:	075a      	lsls	r2, r3, #29
 8015c52:	d505      	bpl.n	8015c60 <__sflush_r+0x48>
 8015c54:	6863      	ldr	r3, [r4, #4]
 8015c56:	1ac0      	subs	r0, r0, r3
 8015c58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015c5a:	b10b      	cbz	r3, 8015c60 <__sflush_r+0x48>
 8015c5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015c5e:	1ac0      	subs	r0, r0, r3
 8015c60:	2300      	movs	r3, #0
 8015c62:	4602      	mov	r2, r0
 8015c64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015c66:	6a21      	ldr	r1, [r4, #32]
 8015c68:	4628      	mov	r0, r5
 8015c6a:	47b0      	blx	r6
 8015c6c:	1c43      	adds	r3, r0, #1
 8015c6e:	89a3      	ldrh	r3, [r4, #12]
 8015c70:	d106      	bne.n	8015c80 <__sflush_r+0x68>
 8015c72:	6829      	ldr	r1, [r5, #0]
 8015c74:	291d      	cmp	r1, #29
 8015c76:	d848      	bhi.n	8015d0a <__sflush_r+0xf2>
 8015c78:	4a29      	ldr	r2, [pc, #164]	; (8015d20 <__sflush_r+0x108>)
 8015c7a:	40ca      	lsrs	r2, r1
 8015c7c:	07d6      	lsls	r6, r2, #31
 8015c7e:	d544      	bpl.n	8015d0a <__sflush_r+0xf2>
 8015c80:	2200      	movs	r2, #0
 8015c82:	6062      	str	r2, [r4, #4]
 8015c84:	6922      	ldr	r2, [r4, #16]
 8015c86:	04d9      	lsls	r1, r3, #19
 8015c88:	6022      	str	r2, [r4, #0]
 8015c8a:	d504      	bpl.n	8015c96 <__sflush_r+0x7e>
 8015c8c:	1c42      	adds	r2, r0, #1
 8015c8e:	d101      	bne.n	8015c94 <__sflush_r+0x7c>
 8015c90:	682b      	ldr	r3, [r5, #0]
 8015c92:	b903      	cbnz	r3, 8015c96 <__sflush_r+0x7e>
 8015c94:	6560      	str	r0, [r4, #84]	; 0x54
 8015c96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015c98:	602f      	str	r7, [r5, #0]
 8015c9a:	2900      	cmp	r1, #0
 8015c9c:	d0c9      	beq.n	8015c32 <__sflush_r+0x1a>
 8015c9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015ca2:	4299      	cmp	r1, r3
 8015ca4:	d002      	beq.n	8015cac <__sflush_r+0x94>
 8015ca6:	4628      	mov	r0, r5
 8015ca8:	f7fd fbf6 	bl	8013498 <_free_r>
 8015cac:	2000      	movs	r0, #0
 8015cae:	6360      	str	r0, [r4, #52]	; 0x34
 8015cb0:	e7c0      	b.n	8015c34 <__sflush_r+0x1c>
 8015cb2:	2301      	movs	r3, #1
 8015cb4:	4628      	mov	r0, r5
 8015cb6:	47b0      	blx	r6
 8015cb8:	1c41      	adds	r1, r0, #1
 8015cba:	d1c8      	bne.n	8015c4e <__sflush_r+0x36>
 8015cbc:	682b      	ldr	r3, [r5, #0]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d0c5      	beq.n	8015c4e <__sflush_r+0x36>
 8015cc2:	2b1d      	cmp	r3, #29
 8015cc4:	d001      	beq.n	8015cca <__sflush_r+0xb2>
 8015cc6:	2b16      	cmp	r3, #22
 8015cc8:	d101      	bne.n	8015cce <__sflush_r+0xb6>
 8015cca:	602f      	str	r7, [r5, #0]
 8015ccc:	e7b1      	b.n	8015c32 <__sflush_r+0x1a>
 8015cce:	89a3      	ldrh	r3, [r4, #12]
 8015cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015cd4:	81a3      	strh	r3, [r4, #12]
 8015cd6:	e7ad      	b.n	8015c34 <__sflush_r+0x1c>
 8015cd8:	690f      	ldr	r7, [r1, #16]
 8015cda:	2f00      	cmp	r7, #0
 8015cdc:	d0a9      	beq.n	8015c32 <__sflush_r+0x1a>
 8015cde:	0793      	lsls	r3, r2, #30
 8015ce0:	bf18      	it	ne
 8015ce2:	2300      	movne	r3, #0
 8015ce4:	680e      	ldr	r6, [r1, #0]
 8015ce6:	bf08      	it	eq
 8015ce8:	694b      	ldreq	r3, [r1, #20]
 8015cea:	eba6 0807 	sub.w	r8, r6, r7
 8015cee:	600f      	str	r7, [r1, #0]
 8015cf0:	608b      	str	r3, [r1, #8]
 8015cf2:	f1b8 0f00 	cmp.w	r8, #0
 8015cf6:	dd9c      	ble.n	8015c32 <__sflush_r+0x1a>
 8015cf8:	4643      	mov	r3, r8
 8015cfa:	463a      	mov	r2, r7
 8015cfc:	6a21      	ldr	r1, [r4, #32]
 8015cfe:	4628      	mov	r0, r5
 8015d00:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015d02:	47b0      	blx	r6
 8015d04:	2800      	cmp	r0, #0
 8015d06:	dc06      	bgt.n	8015d16 <__sflush_r+0xfe>
 8015d08:	89a3      	ldrh	r3, [r4, #12]
 8015d0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d0e:	81a3      	strh	r3, [r4, #12]
 8015d10:	f04f 30ff 	mov.w	r0, #4294967295
 8015d14:	e78e      	b.n	8015c34 <__sflush_r+0x1c>
 8015d16:	4407      	add	r7, r0
 8015d18:	eba8 0800 	sub.w	r8, r8, r0
 8015d1c:	e7e9      	b.n	8015cf2 <__sflush_r+0xda>
 8015d1e:	bf00      	nop
 8015d20:	20400001 	.word	0x20400001

08015d24 <_fflush_r>:
 8015d24:	b538      	push	{r3, r4, r5, lr}
 8015d26:	690b      	ldr	r3, [r1, #16]
 8015d28:	4605      	mov	r5, r0
 8015d2a:	460c      	mov	r4, r1
 8015d2c:	b1db      	cbz	r3, 8015d66 <_fflush_r+0x42>
 8015d2e:	b118      	cbz	r0, 8015d38 <_fflush_r+0x14>
 8015d30:	6983      	ldr	r3, [r0, #24]
 8015d32:	b90b      	cbnz	r3, 8015d38 <_fflush_r+0x14>
 8015d34:	f7ff f804 	bl	8014d40 <__sinit>
 8015d38:	4b0c      	ldr	r3, [pc, #48]	; (8015d6c <_fflush_r+0x48>)
 8015d3a:	429c      	cmp	r4, r3
 8015d3c:	d109      	bne.n	8015d52 <_fflush_r+0x2e>
 8015d3e:	686c      	ldr	r4, [r5, #4]
 8015d40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d44:	b17b      	cbz	r3, 8015d66 <_fflush_r+0x42>
 8015d46:	4621      	mov	r1, r4
 8015d48:	4628      	mov	r0, r5
 8015d4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d4e:	f7ff bf63 	b.w	8015c18 <__sflush_r>
 8015d52:	4b07      	ldr	r3, [pc, #28]	; (8015d70 <_fflush_r+0x4c>)
 8015d54:	429c      	cmp	r4, r3
 8015d56:	d101      	bne.n	8015d5c <_fflush_r+0x38>
 8015d58:	68ac      	ldr	r4, [r5, #8]
 8015d5a:	e7f1      	b.n	8015d40 <_fflush_r+0x1c>
 8015d5c:	4b05      	ldr	r3, [pc, #20]	; (8015d74 <_fflush_r+0x50>)
 8015d5e:	429c      	cmp	r4, r3
 8015d60:	bf08      	it	eq
 8015d62:	68ec      	ldreq	r4, [r5, #12]
 8015d64:	e7ec      	b.n	8015d40 <_fflush_r+0x1c>
 8015d66:	2000      	movs	r0, #0
 8015d68:	bd38      	pop	{r3, r4, r5, pc}
 8015d6a:	bf00      	nop
 8015d6c:	08017234 	.word	0x08017234
 8015d70:	08017254 	.word	0x08017254
 8015d74:	08017214 	.word	0x08017214

08015d78 <_lseek_r>:
 8015d78:	b538      	push	{r3, r4, r5, lr}
 8015d7a:	4605      	mov	r5, r0
 8015d7c:	4608      	mov	r0, r1
 8015d7e:	4611      	mov	r1, r2
 8015d80:	2200      	movs	r2, #0
 8015d82:	4c05      	ldr	r4, [pc, #20]	; (8015d98 <_lseek_r+0x20>)
 8015d84:	6022      	str	r2, [r4, #0]
 8015d86:	461a      	mov	r2, r3
 8015d88:	f7ec fce5 	bl	8002756 <_lseek>
 8015d8c:	1c43      	adds	r3, r0, #1
 8015d8e:	d102      	bne.n	8015d96 <_lseek_r+0x1e>
 8015d90:	6823      	ldr	r3, [r4, #0]
 8015d92:	b103      	cbz	r3, 8015d96 <_lseek_r+0x1e>
 8015d94:	602b      	str	r3, [r5, #0]
 8015d96:	bd38      	pop	{r3, r4, r5, pc}
 8015d98:	200082e0 	.word	0x200082e0

08015d9c <__swhatbuf_r>:
 8015d9c:	b570      	push	{r4, r5, r6, lr}
 8015d9e:	460e      	mov	r6, r1
 8015da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015da4:	b096      	sub	sp, #88	; 0x58
 8015da6:	2900      	cmp	r1, #0
 8015da8:	4614      	mov	r4, r2
 8015daa:	461d      	mov	r5, r3
 8015dac:	da07      	bge.n	8015dbe <__swhatbuf_r+0x22>
 8015dae:	2300      	movs	r3, #0
 8015db0:	602b      	str	r3, [r5, #0]
 8015db2:	89b3      	ldrh	r3, [r6, #12]
 8015db4:	061a      	lsls	r2, r3, #24
 8015db6:	d410      	bmi.n	8015dda <__swhatbuf_r+0x3e>
 8015db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015dbc:	e00e      	b.n	8015ddc <__swhatbuf_r+0x40>
 8015dbe:	466a      	mov	r2, sp
 8015dc0:	f000 f8a2 	bl	8015f08 <_fstat_r>
 8015dc4:	2800      	cmp	r0, #0
 8015dc6:	dbf2      	blt.n	8015dae <__swhatbuf_r+0x12>
 8015dc8:	9a01      	ldr	r2, [sp, #4]
 8015dca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015dce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015dd2:	425a      	negs	r2, r3
 8015dd4:	415a      	adcs	r2, r3
 8015dd6:	602a      	str	r2, [r5, #0]
 8015dd8:	e7ee      	b.n	8015db8 <__swhatbuf_r+0x1c>
 8015dda:	2340      	movs	r3, #64	; 0x40
 8015ddc:	2000      	movs	r0, #0
 8015dde:	6023      	str	r3, [r4, #0]
 8015de0:	b016      	add	sp, #88	; 0x58
 8015de2:	bd70      	pop	{r4, r5, r6, pc}

08015de4 <__smakebuf_r>:
 8015de4:	898b      	ldrh	r3, [r1, #12]
 8015de6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015de8:	079d      	lsls	r5, r3, #30
 8015dea:	4606      	mov	r6, r0
 8015dec:	460c      	mov	r4, r1
 8015dee:	d507      	bpl.n	8015e00 <__smakebuf_r+0x1c>
 8015df0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015df4:	6023      	str	r3, [r4, #0]
 8015df6:	6123      	str	r3, [r4, #16]
 8015df8:	2301      	movs	r3, #1
 8015dfa:	6163      	str	r3, [r4, #20]
 8015dfc:	b002      	add	sp, #8
 8015dfe:	bd70      	pop	{r4, r5, r6, pc}
 8015e00:	ab01      	add	r3, sp, #4
 8015e02:	466a      	mov	r2, sp
 8015e04:	f7ff ffca 	bl	8015d9c <__swhatbuf_r>
 8015e08:	9900      	ldr	r1, [sp, #0]
 8015e0a:	4605      	mov	r5, r0
 8015e0c:	4630      	mov	r0, r6
 8015e0e:	f7fd fb8f 	bl	8013530 <_malloc_r>
 8015e12:	b948      	cbnz	r0, 8015e28 <__smakebuf_r+0x44>
 8015e14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e18:	059a      	lsls	r2, r3, #22
 8015e1a:	d4ef      	bmi.n	8015dfc <__smakebuf_r+0x18>
 8015e1c:	f023 0303 	bic.w	r3, r3, #3
 8015e20:	f043 0302 	orr.w	r3, r3, #2
 8015e24:	81a3      	strh	r3, [r4, #12]
 8015e26:	e7e3      	b.n	8015df0 <__smakebuf_r+0xc>
 8015e28:	4b0d      	ldr	r3, [pc, #52]	; (8015e60 <__smakebuf_r+0x7c>)
 8015e2a:	62b3      	str	r3, [r6, #40]	; 0x28
 8015e2c:	89a3      	ldrh	r3, [r4, #12]
 8015e2e:	6020      	str	r0, [r4, #0]
 8015e30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015e34:	81a3      	strh	r3, [r4, #12]
 8015e36:	9b00      	ldr	r3, [sp, #0]
 8015e38:	6120      	str	r0, [r4, #16]
 8015e3a:	6163      	str	r3, [r4, #20]
 8015e3c:	9b01      	ldr	r3, [sp, #4]
 8015e3e:	b15b      	cbz	r3, 8015e58 <__smakebuf_r+0x74>
 8015e40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e44:	4630      	mov	r0, r6
 8015e46:	f000 f871 	bl	8015f2c <_isatty_r>
 8015e4a:	b128      	cbz	r0, 8015e58 <__smakebuf_r+0x74>
 8015e4c:	89a3      	ldrh	r3, [r4, #12]
 8015e4e:	f023 0303 	bic.w	r3, r3, #3
 8015e52:	f043 0301 	orr.w	r3, r3, #1
 8015e56:	81a3      	strh	r3, [r4, #12]
 8015e58:	89a3      	ldrh	r3, [r4, #12]
 8015e5a:	431d      	orrs	r5, r3
 8015e5c:	81a5      	strh	r5, [r4, #12]
 8015e5e:	e7cd      	b.n	8015dfc <__smakebuf_r+0x18>
 8015e60:	08014d09 	.word	0x08014d09

08015e64 <memmove>:
 8015e64:	4288      	cmp	r0, r1
 8015e66:	b510      	push	{r4, lr}
 8015e68:	eb01 0302 	add.w	r3, r1, r2
 8015e6c:	d807      	bhi.n	8015e7e <memmove+0x1a>
 8015e6e:	1e42      	subs	r2, r0, #1
 8015e70:	4299      	cmp	r1, r3
 8015e72:	d00a      	beq.n	8015e8a <memmove+0x26>
 8015e74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015e78:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015e7c:	e7f8      	b.n	8015e70 <memmove+0xc>
 8015e7e:	4283      	cmp	r3, r0
 8015e80:	d9f5      	bls.n	8015e6e <memmove+0xa>
 8015e82:	1881      	adds	r1, r0, r2
 8015e84:	1ad2      	subs	r2, r2, r3
 8015e86:	42d3      	cmn	r3, r2
 8015e88:	d100      	bne.n	8015e8c <memmove+0x28>
 8015e8a:	bd10      	pop	{r4, pc}
 8015e8c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015e90:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015e94:	e7f7      	b.n	8015e86 <memmove+0x22>

08015e96 <_realloc_r>:
 8015e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e98:	4607      	mov	r7, r0
 8015e9a:	4614      	mov	r4, r2
 8015e9c:	460e      	mov	r6, r1
 8015e9e:	b921      	cbnz	r1, 8015eaa <_realloc_r+0x14>
 8015ea0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015ea4:	4611      	mov	r1, r2
 8015ea6:	f7fd bb43 	b.w	8013530 <_malloc_r>
 8015eaa:	b922      	cbnz	r2, 8015eb6 <_realloc_r+0x20>
 8015eac:	f7fd faf4 	bl	8013498 <_free_r>
 8015eb0:	4625      	mov	r5, r4
 8015eb2:	4628      	mov	r0, r5
 8015eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015eb6:	f000 f849 	bl	8015f4c <_malloc_usable_size_r>
 8015eba:	42a0      	cmp	r0, r4
 8015ebc:	d20f      	bcs.n	8015ede <_realloc_r+0x48>
 8015ebe:	4621      	mov	r1, r4
 8015ec0:	4638      	mov	r0, r7
 8015ec2:	f7fd fb35 	bl	8013530 <_malloc_r>
 8015ec6:	4605      	mov	r5, r0
 8015ec8:	2800      	cmp	r0, #0
 8015eca:	d0f2      	beq.n	8015eb2 <_realloc_r+0x1c>
 8015ecc:	4631      	mov	r1, r6
 8015ece:	4622      	mov	r2, r4
 8015ed0:	f7fd facf 	bl	8013472 <memcpy>
 8015ed4:	4631      	mov	r1, r6
 8015ed6:	4638      	mov	r0, r7
 8015ed8:	f7fd fade 	bl	8013498 <_free_r>
 8015edc:	e7e9      	b.n	8015eb2 <_realloc_r+0x1c>
 8015ede:	4635      	mov	r5, r6
 8015ee0:	e7e7      	b.n	8015eb2 <_realloc_r+0x1c>
	...

08015ee4 <_read_r>:
 8015ee4:	b538      	push	{r3, r4, r5, lr}
 8015ee6:	4605      	mov	r5, r0
 8015ee8:	4608      	mov	r0, r1
 8015eea:	4611      	mov	r1, r2
 8015eec:	2200      	movs	r2, #0
 8015eee:	4c05      	ldr	r4, [pc, #20]	; (8015f04 <_read_r+0x20>)
 8015ef0:	6022      	str	r2, [r4, #0]
 8015ef2:	461a      	mov	r2, r3
 8015ef4:	f7ec fbd2 	bl	800269c <_read>
 8015ef8:	1c43      	adds	r3, r0, #1
 8015efa:	d102      	bne.n	8015f02 <_read_r+0x1e>
 8015efc:	6823      	ldr	r3, [r4, #0]
 8015efe:	b103      	cbz	r3, 8015f02 <_read_r+0x1e>
 8015f00:	602b      	str	r3, [r5, #0]
 8015f02:	bd38      	pop	{r3, r4, r5, pc}
 8015f04:	200082e0 	.word	0x200082e0

08015f08 <_fstat_r>:
 8015f08:	b538      	push	{r3, r4, r5, lr}
 8015f0a:	2300      	movs	r3, #0
 8015f0c:	4c06      	ldr	r4, [pc, #24]	; (8015f28 <_fstat_r+0x20>)
 8015f0e:	4605      	mov	r5, r0
 8015f10:	4608      	mov	r0, r1
 8015f12:	4611      	mov	r1, r2
 8015f14:	6023      	str	r3, [r4, #0]
 8015f16:	f7ec fc05 	bl	8002724 <_fstat>
 8015f1a:	1c43      	adds	r3, r0, #1
 8015f1c:	d102      	bne.n	8015f24 <_fstat_r+0x1c>
 8015f1e:	6823      	ldr	r3, [r4, #0]
 8015f20:	b103      	cbz	r3, 8015f24 <_fstat_r+0x1c>
 8015f22:	602b      	str	r3, [r5, #0]
 8015f24:	bd38      	pop	{r3, r4, r5, pc}
 8015f26:	bf00      	nop
 8015f28:	200082e0 	.word	0x200082e0

08015f2c <_isatty_r>:
 8015f2c:	b538      	push	{r3, r4, r5, lr}
 8015f2e:	2300      	movs	r3, #0
 8015f30:	4c05      	ldr	r4, [pc, #20]	; (8015f48 <_isatty_r+0x1c>)
 8015f32:	4605      	mov	r5, r0
 8015f34:	4608      	mov	r0, r1
 8015f36:	6023      	str	r3, [r4, #0]
 8015f38:	f7ec fc03 	bl	8002742 <_isatty>
 8015f3c:	1c43      	adds	r3, r0, #1
 8015f3e:	d102      	bne.n	8015f46 <_isatty_r+0x1a>
 8015f40:	6823      	ldr	r3, [r4, #0]
 8015f42:	b103      	cbz	r3, 8015f46 <_isatty_r+0x1a>
 8015f44:	602b      	str	r3, [r5, #0]
 8015f46:	bd38      	pop	{r3, r4, r5, pc}
 8015f48:	200082e0 	.word	0x200082e0

08015f4c <_malloc_usable_size_r>:
 8015f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015f50:	1f18      	subs	r0, r3, #4
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	bfbc      	itt	lt
 8015f56:	580b      	ldrlt	r3, [r1, r0]
 8015f58:	18c0      	addlt	r0, r0, r3
 8015f5a:	4770      	bx	lr

08015f5c <_init>:
 8015f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f5e:	bf00      	nop
 8015f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f62:	bc08      	pop	{r3}
 8015f64:	469e      	mov	lr, r3
 8015f66:	4770      	bx	lr

08015f68 <_fini>:
 8015f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f6a:	bf00      	nop
 8015f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f6e:	bc08      	pop	{r3}
 8015f70:	469e      	mov	lr, r3
 8015f72:	4770      	bx	lr
