0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Instruction Decoder/Instruction_Decoder.sim/sim_1/impl/timing/xsim/TB_ID_time_impl.v,1685975442,verilog,,,,ID;glbl,,,,,,,,
C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Instruction Decoder/Instruction_Decoder.srcs/sim_1/new/TB_ID.vhd,1685975047,vhdl,,,,tb_id,,,,,,,,
