Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\blomqcon\Desktop\ee371Projects\assignment_4\lab4_3\lab4CPU.qsys --synthesis=VERILOG --output-directory=C:\Users\blomqcon\Desktop\ee371Projects\assignment_4\lab4_3\lab4CPU\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4_3/lab4CPU.qsys
Progress: Reading input file
Progress: Adding character_recieved_input [altera_avalon_pio 15.1]
Progress: Parameterizing module character_recieved_input
Progress: Adding character_sent_input [altera_avalon_pio 15.1]
Progress: Parameterizing module character_sent_input
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 15.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_output [altera_avalon_pio 15.1]
Progress: Parameterizing module led_output
Progress: Adding load_output [altera_avalon_pio 15.1]
Progress: Parameterizing module load_output
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_mem
Progress: Adding parallel_input [altera_avalon_pio 15.1]
Progress: Parameterizing module parallel_input
Progress: Adding parallel_output [altera_avalon_pio 15.1]
Progress: Parameterizing module parallel_output
Progress: Adding transmit_enable_output [altera_avalon_pio 15.1]
Progress: Parameterizing module transmit_enable_output
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab4CPU.character_recieved_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab4CPU.character_sent_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: lab4CPU.cpu: Nios II Classic cores are no longer recommended for new projects
Info: lab4CPU.parallel_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab4CPU: Generating lab4CPU "lab4CPU" for QUARTUS_SYNTH
Info: character_recieved_input: Starting RTL generation for module 'lab4CPU_character_recieved_input'
Info: character_recieved_input:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_character_recieved_input --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0001_character_recieved_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0001_character_recieved_input_gen//lab4CPU_character_recieved_input_component_configuration.pl  --do_build_sim=0  ]
Info: character_recieved_input: Done RTL generation for module 'lab4CPU_character_recieved_input'
Info: character_recieved_input: "lab4CPU" instantiated altera_avalon_pio "character_recieved_input"
Info: cpu: Starting RTL generation for module 'lab4CPU_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4CPU_cpu --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0002_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0002_cpu_gen//lab4CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.02.23 05:25:23 (*) Starting Nios II generation
Info: cpu: # 2016.02.23 05:25:23 (*)   Checking for plaintext license.
Info: cpu: # 2016.02.23 05:25:27 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64
Info: cpu: # 2016.02.23 05:25:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.02.23 05:25:27 (*)   Plaintext license not found.
Info: cpu: # 2016.02.23 05:25:27 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.02.23 05:25:27 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.02.23 05:25:27 (*)   Creating all objects for CPU
Info: cpu: # 2016.02.23 05:25:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.02.23 05:25:28 (*)   Creating plain-text RTL
Info: cpu: # 2016.02.23 05:25:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab4CPU_cpu'
Info: cpu: "lab4CPU" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'lab4CPU_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4CPU_jtag_uart --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0003_jtag_uart_gen//lab4CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'lab4CPU_jtag_uart'
Info: jtag_uart: "lab4CPU" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_output: Starting RTL generation for module 'lab4CPU_led_output'
Info: led_output:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_led_output --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0004_led_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0004_led_output_gen//lab4CPU_led_output_component_configuration.pl  --do_build_sim=0  ]
Info: led_output: Done RTL generation for module 'lab4CPU_led_output'
Info: led_output: "lab4CPU" instantiated altera_avalon_pio "led_output"
Info: load_output: Starting RTL generation for module 'lab4CPU_load_output'
Info: load_output:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_load_output --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0005_load_output_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0005_load_output_gen//lab4CPU_load_output_component_configuration.pl  --do_build_sim=0  ]
Info: load_output: Done RTL generation for module 'lab4CPU_load_output'
Info: load_output: "lab4CPU" instantiated altera_avalon_pio "load_output"
Info: onchip_mem: Starting RTL generation for module 'lab4CPU_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4CPU_onchip_mem --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0006_onchip_mem_gen//lab4CPU_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'lab4CPU_onchip_mem'
Info: onchip_mem: "lab4CPU" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: parallel_input: Starting RTL generation for module 'lab4CPU_parallel_input'
Info: parallel_input:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4CPU_parallel_input --dir=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0007_parallel_input_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/blomqcon/AppData/Local/Temp/alt6854_5459148644399095107.dir/0007_parallel_input_gen//lab4CPU_parallel_input_component_configuration.pl  --do_build_sim=0  ]
Info: parallel_input: Done RTL generation for module 'lab4CPU_parallel_input'
Info: parallel_input: "lab4CPU" instantiated altera_avalon_pio "parallel_input"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab4CPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab4CPU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab4CPU" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_3/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_3/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/blomqcon/Desktop/ee371Projects/assignment_4/lab4_3/lab4CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab4CPU: Done "lab4CPU" with 29 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
