Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Sep 21 16:31:32 2023
| Host         : DESKTOP-OEGNRTC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         12          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.725        0.000                      0                  180        0.146        0.000                      0                  180        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.725        0.000                      0                  154        0.146        0.000                      0                  154        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.115        0.000                      0                   26        5.364        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.797ns  (logic 0.642ns (35.734%)  route 1.155ns (64.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.722    11.953    TX/cnt_0
    SLICE_X1Y3           FDCE                                         r  TX/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.519    14.860    TX/clk_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  TX/cnt_reg[10]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y3           FDCE (Setup_fdce_C_CE)      -0.407    14.678    TX/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.797ns  (logic 0.642ns (35.734%)  route 1.155ns (64.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.722    11.953    TX/cnt_0
    SLICE_X1Y3           FDCE                                         r  TX/cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.519    14.860    TX/clk_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  TX/cnt_reg[13]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y3           FDCE (Setup_fdce_C_CE)      -0.407    14.678    TX/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[0]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[1]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[2]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[3]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[4]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[5]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[7]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 TX/Clk2/clk_out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.765ns  (logic 0.642ns (36.374%)  route 1.123ns (63.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns = ( 10.156 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635    10.156    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.524    10.680 r  TX/Clk2/clk_out_reg/Q
                         net (fo=4, routed)           0.433    11.113    TX/Clk2/clk_d_s
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.118    11.231 r  TX/Clk2/cnt[31]_i_1/O
                         net (fo=32, routed)          0.690    11.921    TX/cnt_0
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.520    14.861    TX/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  TX/cnt_reg[8]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y1           FDCE (Setup_fdce_C_CE)      -0.371    14.715    TX/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  2.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 RX/sh_8/D5/Q_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/f_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.715%)  route 0.103ns (42.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/sh_8/D5/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  RX/sh_8/D5/Q_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RX/sh_8/D5/Q_s_reg/Q
                         net (fo=3, routed)           0.103     1.722    TX/D[2]
    SLICE_X2Y5           FDRE                                         r  TX/f_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     1.993    TX/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  TX/f_data_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.085     1.576    TX/f_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 RX/sh_8/D6/Q_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/f_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.073%)  route 0.152ns (51.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/sh_8/D6/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  RX/sh_8/D6/Q_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RX/sh_8/D6/Q_s_reg/Q
                         net (fo=3, routed)           0.152     1.771    TX/D[1]
    SLICE_X2Y5           FDRE                                         r  TX/f_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     1.993    TX/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  TX/f_data_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.087     1.578    TX/f_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 RX/sh_8/D4/Q_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/f_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.796%)  route 0.160ns (53.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/sh_8/D4/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  RX/sh_8/D4/Q_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RX/sh_8/D4/Q_s_reg/Q
                         net (fo=3, routed)           0.160     1.779    TX/D[3]
    SLICE_X2Y4           FDRE                                         r  TX/f_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     1.993    TX/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  TX/f_data_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.085     1.576    TX/f_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 RX/cntr/rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/en_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.205%)  route 0.192ns (50.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  RX/cntr/rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  RX/cntr/rdy_reg/Q
                         net (fo=5, routed)           0.192     1.811    TX/ready
    SLICE_X6Y5           LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  TX/en_s_i_1/O
                         net (fo=1, routed)           0.000     1.856    TX/en_s_i_1_n_0
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     1.991    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
                         clock pessimism             -0.478     1.513    
    SLICE_X6Y5           FDPE (Hold_fdpe_C_D)         0.121     1.634    TX/en_s_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RX/cntr/rdy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/FSM_sequential_CS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.946%)  route 0.194ns (51.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  RX/cntr/rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  RX/cntr/rdy_reg/Q
                         net (fo=5, routed)           0.194     1.813    TX/ready
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  TX/FSM_sequential_CS[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    TX/FSM_sequential_CS[0]_i_1__0_n_0
    SLICE_X6Y5           FDCE                                         r  TX/FSM_sequential_CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     1.991    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  TX/FSM_sequential_CS_reg[0]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.120     1.633    TX/FSM_sequential_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RX/sh_8/D2/Q_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/sh_8/D3/Q_s_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.731%)  route 0.174ns (55.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/sh_8/D2/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  RX/sh_8/D2/Q_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RX/sh_8/D2/Q_s_reg/Q
                         net (fo=3, routed)           0.174     1.793    RX/sh_8/D3/Q_s_reg_0[0]
    SLICE_X1Y6           FDRE                                         r  RX/sh_8/D3/Q_s_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     1.993    RX/sh_8/D3/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  RX/sh_8/D3/Q_s_reg_lopt_replica/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.070     1.564    RX/sh_8/D3/Q_s_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 RX/sh_8/D3/Q_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/sh_8/D4/Q_s_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/sh_8/D3/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  RX/sh_8/D3/Q_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RX/sh_8/D3/Q_s_reg/Q
                         net (fo=3, routed)           0.173     1.792    RX/sh_8/D4/Q_s_reg_0[0]
    SLICE_X1Y6           FDRE                                         r  RX/sh_8/D4/Q_s_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     1.993    RX/sh_8/D4/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  RX/sh_8/D4/Q_s_reg_lopt_replica/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.066     1.560    RX/sh_8/D4/Q_s_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 RX/cntr/FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/cntr/cnt_en_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  RX/cntr/FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  RX/cntr/FSM_sequential_CS_reg[1]/Q
                         net (fo=5, routed)           0.106     1.713    RX/cntr/CS_0[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.099     1.812 r  RX/cntr/cnt_en_i_1/O
                         net (fo=1, routed)           0.000     1.812    RX/cntr/cnt_en_i_1_n_0
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     1.993    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDPE (Hold_fdpe_C_D)         0.092     1.570    RX/cntr/cnt_en_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 RX/clk_d/cnt_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.355ns  (logic 0.188ns (52.957%)  route 0.167ns (47.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 6.477 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.594     6.477    RX/clk_d/CLK
    SLICE_X5Y1           FDPE                                         r  RX/clk_d/cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDPE (Prop_fdpe_C_Q)         0.146     6.623 f  RX/clk_d/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     6.790    RX/clk_d/cnt_reg_n_0_[0]
    SLICE_X5Y1           LUT1 (Prop_lut1_I0_O)        0.042     6.832 r  RX/clk_d/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.832    RX/clk_d/cnt[0]
    SLICE_X5Y1           FDPE                                         r  RX/clk_d/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     6.992    RX/clk_d/CLK
    SLICE_X5Y1           FDPE                                         r  RX/clk_d/cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.477    
    SLICE_X5Y1           FDPE (Hold_fdpe_C_D)         0.112     6.589    RX/clk_d/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 RX/sh_8/D0/Q_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/sh_8/D1/Q_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.674%)  route 0.187ns (53.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.478    RX/sh_8/D0/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  RX/sh_8/D0/Q_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  RX/sh_8/D0/Q_s_reg/Q
                         net (fo=4, routed)           0.187     1.830    RX/sh_8/D1/Q_s_reg_0[0]
    SLICE_X2Y3           FDRE                                         r  RX/sh_8/D1/Q_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.866     1.993    RX/sh_8/D1/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  RX/sh_8/D1/Q_s_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.090     1.568    RX/sh_8/D1/Q_s_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     RX/clk_d/clk_out_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     RX/clk_d/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     RX/clk_d/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y3     RX/clk_d/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     RX/clk_d/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     RX/clk_d/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     RX/clk_d/cnt_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y2     RX/clk_d/cnt_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y2     RX/clk_d/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     RX/clk_d/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     RX/clk_d/clk_out_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     RX/clk_d/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     RX/clk_d/clk_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     RX/clk_d/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y1     RX/clk_d/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 TX/en_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/Clk2/cnt_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.518ns (35.267%)  route 0.951ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.858 - 5.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635     5.156    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.518     5.674 f  TX/en_s_reg/Q
                         net (fo=14, routed)          0.951     6.625    TX/Clk2/AR[0]
    SLICE_X6Y3           FDPE                                         f  TX/Clk2/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.517     9.858    TX/Clk2/CLK
    SLICE_X6Y3           FDPE                                         r  TX/Clk2/cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X6Y3           FDPE (Recov_fdpe_C_PRE)     -0.356     9.740    TX/Clk2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 TX/en_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/Clk2/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.518ns (35.267%)  route 0.951ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.858 - 5.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635     5.156    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.518     5.674 f  TX/en_s_reg/Q
                         net (fo=14, routed)          0.951     6.625    TX/Clk2/AR[0]
    SLICE_X6Y3           FDCE                                         f  TX/Clk2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.517     9.858    TX/Clk2/CLK
    SLICE_X6Y3           FDCE                                         r  TX/Clk2/cnt_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.356     9.740    TX/Clk2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 TX/en_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/Clk2/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.518ns (35.267%)  route 0.951ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.858 - 5.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635     5.156    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.518     5.674 f  TX/en_s_reg/Q
                         net (fo=14, routed)          0.951     6.625    TX/Clk2/AR[0]
    SLICE_X6Y3           FDCE                                         f  TX/Clk2/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.517     9.858    TX/Clk2/CLK
    SLICE_X6Y3           FDCE                                         r  TX/Clk2/cnt_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X6Y3           FDCE (Recov_fdce_C_CLR)     -0.314     9.782    TX/Clk2/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 TX/en_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/Clk2/cnt_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.518ns (35.267%)  route 0.951ns (64.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.858 - 5.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.635     5.156    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.518     5.674 f  TX/en_s_reg/Q
                         net (fo=14, routed)          0.951     6.625    TX/Clk2/AR[0]
    SLICE_X6Y3           FDPE                                         f  TX/Clk2/cnt_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.517     9.858    TX/Clk2/CLK
    SLICE_X6Y3           FDPE                                         r  TX/Clk2/cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X6Y3           FDPE (Recov_fdpe_C_PRE)     -0.314     9.782    TX/Clk2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.746%)  route 0.820ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.638     5.159    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.456     5.615 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.820     6.435    RX/clk_d/AR[0]
    SLICE_X5Y1           FDCE                                         f  RX/clk_d/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.518     9.859    RX/clk_d/CLK
    SLICE_X5Y1           FDCE                                         r  RX/clk_d/cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.402     9.682    RX/clk_d/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.746%)  route 0.820ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.638     5.159    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.456     5.615 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.820     6.435    RX/clk_d/AR[0]
    SLICE_X5Y1           FDCE                                         f  RX/clk_d/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.518     9.859    RX/clk_d/CLK
    SLICE_X5Y1           FDCE                                         r  RX/clk_d/cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.402     9.682    RX/clk_d/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.746%)  route 0.820ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.638     5.159    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.456     5.615 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.820     6.435    RX/clk_d/AR[0]
    SLICE_X5Y1           FDCE                                         f  RX/clk_d/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.518     9.859    RX/clk_d/CLK
    SLICE_X5Y1           FDCE                                         r  RX/clk_d/cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X5Y1           FDCE (Recov_fdce_C_CLR)     -0.402     9.682    RX/clk_d/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.293ns  (required time - arrival time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.746%)  route 0.820ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 9.859 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.638     5.159    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.456     5.615 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.820     6.435    RX/clk_d/AR[0]
    SLICE_X5Y1           FDPE                                         f  RX/clk_d/cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.518     9.859    RX/clk_d/CLK
    SLICE_X5Y1           FDPE                                         r  RX/clk_d/cnt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X5Y1           FDPE (Recov_fdpe_C_PRE)     -0.356     9.728    RX/clk_d/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.456ns (40.190%)  route 0.679ns (59.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.858 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.638     5.159    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.456     5.615 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.679     6.294    RX/clk_d/AR[0]
    SLICE_X5Y3           FDCE                                         f  RX/clk_d/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.517     9.858    RX/clk_d/CLK
    SLICE_X5Y3           FDCE                                         r  RX/clk_d/cnt_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.402     9.681    RX/clk_d/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.456ns (40.190%)  route 0.679ns (59.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 9.858 - 5.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.638     5.159    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.456     5.615 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.679     6.294    RX/clk_d/AR[0]
    SLICE_X5Y3           FDCE                                         f  RX/clk_d/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.517     9.858    RX/clk_d/CLK
    SLICE_X5Y3           FDCE                                         r  RX/clk_d/cnt_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.402     9.681    RX/clk_d/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  3.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.364ns  (arrival time - required time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.494%)  route 0.191ns (57.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595    11.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.141    11.619 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.191    11.810    RX/clk_d/AR[0]
    SLICE_X3Y1           FDCE                                         f  RX/clk_d/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.867     6.994    RX/clk_d/CLK
    SLICE_X3Y1           FDCE                                         r  RX/clk_d/clk_out_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.495    
                         clock uncertainty            0.035     6.530    
    SLICE_X3Y1           FDCE (Remov_fdce_C_CLR)     -0.085     6.445    RX/clk_d/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -6.445    
                         arrival time                          11.810    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.368ns  (arrival time - required time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.149%)  route 0.210ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595    11.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.141    11.619 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.210    11.829    RX/clk_d/AR[0]
    SLICE_X5Y2           FDPE                                         f  RX/clk_d/cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     6.992    RX/clk_d/CLK
    SLICE_X5Y2           FDPE                                         r  RX/clk_d/cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.514    
                         clock uncertainty            0.035     6.549    
    SLICE_X5Y2           FDPE (Remov_fdpe_C_PRE)     -0.088     6.461    RX/clk_d/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.461    
                         arrival time                          11.829    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (arrival time - required time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.149%)  route 0.210ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595    11.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.141    11.619 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.210    11.829    RX/clk_d/AR[0]
    SLICE_X5Y2           FDPE                                         f  RX/clk_d/cnt_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     6.992    RX/clk_d/CLK
    SLICE_X5Y2           FDPE                                         r  RX/clk_d/cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.514    
                         clock uncertainty            0.035     6.549    
    SLICE_X5Y2           FDPE (Remov_fdpe_C_PRE)     -0.088     6.461    RX/clk_d/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.461    
                         arrival time                          11.829    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (arrival time - required time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.149%)  route 0.210ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595    11.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.141    11.619 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.210    11.829    RX/clk_d/AR[0]
    SLICE_X5Y2           FDPE                                         f  RX/clk_d/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     6.992    RX/clk_d/CLK
    SLICE_X5Y2           FDPE                                         r  RX/clk_d/cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.514    
                         clock uncertainty            0.035     6.549    
    SLICE_X5Y2           FDPE (Remov_fdpe_C_PRE)     -0.088     6.461    RX/clk_d/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.461    
                         arrival time                          11.829    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (arrival time - required time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.149%)  route 0.210ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595    11.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.141    11.619 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.210    11.829    RX/clk_d/AR[0]
    SLICE_X5Y2           FDPE                                         f  RX/clk_d/cnt_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     6.992    RX/clk_d/CLK
    SLICE_X5Y2           FDPE                                         r  RX/clk_d/cnt_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.514    
                         clock uncertainty            0.035     6.549    
    SLICE_X5Y2           FDPE (Remov_fdpe_C_PRE)     -0.088     6.461    RX/clk_d/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.461    
                         arrival time                          11.829    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.372ns  (arrival time - required time)
  Source:                 TX/en_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/Clk2/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.567%)  route 0.196ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 11.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593    11.476    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164    11.640 f  TX/en_s_reg/Q
                         net (fo=14, routed)          0.196    11.836    TX/Clk2/AR[0]
    SLICE_X6Y4           FDCE                                         f  TX/Clk2/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     6.991    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/clk_out_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
                         clock uncertainty            0.035     6.527    
    SLICE_X6Y4           FDCE (Remov_fdce_C_CLR)     -0.063     6.464    TX/Clk2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -6.464    
                         arrival time                          11.836    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (arrival time - required time)
  Source:                 TX/en_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/Clk2/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.567%)  route 0.196ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 11.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593    11.476    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164    11.640 f  TX/en_s_reg/Q
                         net (fo=14, routed)          0.196    11.836    TX/Clk2/AR[0]
    SLICE_X6Y4           FDCE                                         f  TX/Clk2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     6.991    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/cnt_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
                         clock uncertainty            0.035     6.527    
    SLICE_X6Y4           FDCE (Remov_fdce_C_CLR)     -0.063     6.464    TX/Clk2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.464    
                         arrival time                          11.836    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (arrival time - required time)
  Source:                 TX/en_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX/Clk2/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.567%)  route 0.196ns (54.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 11.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.593    11.476    TX/clk_IBUF_BUFG
    SLICE_X6Y5           FDPE                                         r  TX/en_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164    11.640 f  TX/en_s_reg/Q
                         net (fo=14, routed)          0.196    11.836    TX/Clk2/AR[0]
    SLICE_X6Y4           FDCE                                         f  TX/Clk2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     6.991    TX/Clk2/CLK
    SLICE_X6Y4           FDCE                                         r  TX/Clk2/cnt_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.492    
                         clock uncertainty            0.035     6.527    
    SLICE_X6Y4           FDCE (Remov_fdce_C_CLR)     -0.063     6.464    TX/Clk2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.464    
                         arrival time                          11.836    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.419ns  (arrival time - required time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.849%)  route 0.264ns (65.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595    11.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.141    11.619 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.264    11.883    RX/clk_d/AR[0]
    SLICE_X5Y3           FDCE                                         f  RX/clk_d/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     6.991    RX/clk_d/CLK
    SLICE_X5Y3           FDCE                                         r  RX/clk_d/cnt_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.513    
                         clock uncertainty            0.035     6.548    
    SLICE_X5Y3           FDCE (Remov_fdce_C_CLR)     -0.085     6.463    RX/clk_d/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.463    
                         arrival time                          11.883    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.419ns  (arrival time - required time)
  Source:                 RX/cntr/cnt_en_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX/clk_d/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.849%)  route 0.264ns (65.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595    11.478    RX/cntr/clk_IBUF_BUFG
    SLICE_X0Y3           FDPE                                         r  RX/cntr/cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.141    11.619 f  RX/cntr/cnt_en_reg/Q
                         net (fo=14, routed)          0.264    11.883    RX/clk_d/AR[0]
    SLICE_X5Y3           FDCE                                         f  RX/clk_d/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     6.991    RX/clk_d/CLK
    SLICE_X5Y3           FDCE                                         r  RX/clk_d/cnt_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.513    
                         clock uncertainty            0.035     6.548    
    SLICE_X5Y3           FDCE (Remov_fdce_C_CLR)     -0.085     6.463    RX/clk_d/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.463    
                         arrival time                          11.883    
  -------------------------------------------------------------------
                         slack                                  5.419    





