# Mixed Signal VLSI Design


## Group  
            EE23MT011 Kaushik Powar; EE23MT011@iitdh.ac.in
            EE23MT017 Sahil Bagade;  EE23MT017@iitdh.ac.in            
            

## Aim: 
            Design a 6 bit 2 step Flash ADC [3 bit + 3 bit]

## Circuit Block Diagram 

 
<img src="Blockdiag.png" alt="Block Diagram" height="550" width="750"/>

    
    
    
## Sub Circuit 
                        S/H Circuit

<img src="Transmission Gate.png" alt="S/H Circuit" height="450" width="550"/>

                        3 bit ADC

<img src="3bitADC.png" alt="3bitADC" height="450" width="550"/>

                        3 bit DAC

<img src="3bitDAC.png" alt="3bitDAC" height="450" width="550"/>

                        Comparator

<img src="comparator.png" alt="3bitDAC" height="450" width="550"/>

                        Latch

<img src="sense.png" alt="3bitDAC" height="450" width="550"/>





            

            


            








