read -sv run_verilog_mid/adder_32b_18_74_0a88cddbc5316fa4926616ece3a93fc3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_74_0a88cddbc5316fa4926616ece3a93fc3_yosys.v
