# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex_6_1_usr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/ex_6_1_usr {C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:34 on Nov 02,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/ex_6_1_usr" C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr.v 
# -- Compiling module ex_6_1_usr
# 
# Top level modules:
# 	ex_6_1_usr
# End time: 21:31:34 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:41 on Nov 02,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr_tb.v 
# -- Compiling module ex_6_1_usr_tb
# 
# Top level modules:
# 	ex_6_1_usr_tb
# End time: 21:31:41 on Nov 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ex_6_1_usr_tb
# vsim work.ex_6_1_usr_tb 
# Start time: 21:31:44 on Nov 02,2019
# Loading work.ex_6_1_usr_tb
# Loading work.ex_6_1_usr
add wave -position insertpoint  \
sim:/ex_6_1_usr_tb/rstn \
sim:/ex_6_1_usr_tb/clk \
sim:/ex_6_1_usr_tb/MSB_in \
sim:/ex_6_1_usr_tb/LSB_in \
sim:/ex_6_1_usr_tb/I_par \
sim:/ex_6_1_usr_tb/sel \
sim:/ex_6_1_usr_tb/A_par
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr_tb.v(36)
#    Time: 1 ns  Iteration: 0  Instance: /ex_6_1_usr_tb
# 1
# Break in Module ex_6_1_usr_tb at C:/Users/home/Documents/Fpga_proj/ex_6_1_usr/ex_6_1_usr_tb.v line 36
# End time: 21:32:54 on Nov 02,2019, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
