TimeQuest Timing Analyzer report for animation
Mon Nov 18 23:18:16 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'flipflop:stage3|y[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'flipflop:stage3|y[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'flipflop:stage3|y[0]'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'flipflop:stage3|y[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; animation                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; flipflop:stage3|y[0]                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { flipflop:stage3|y[0] }                  ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                        ;
+------------+-----------------+---------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                    ;
+------------+-----------------+---------------------------------------+-------------------------+
; INF MHz    ; 174.64 MHz      ; flipflop:stage3|y[0]                  ; limit due to hold check ;
; 107.42 MHz ; 107.42 MHz      ; CLOCK_50                              ;                         ;
; 147.99 MHz ; 147.99 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;                         ;
+------------+-----------------+---------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -4.345 ; -11.278       ;
; CLOCK_50                              ; -1.889 ; -9.492        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.243 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -2.863 ; -5.336        ;
; CLOCK_50                              ; -1.591 ; -29.885       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.515  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -4.345 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.904      ; 5.751      ;
; -4.319 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.904      ; 5.725      ;
; -4.161 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.904      ; 5.567      ;
; -4.107 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.904      ; 5.513      ;
; -4.106 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.767      ; 5.500      ;
; -4.080 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.767      ; 5.474      ;
; -4.078 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.882      ; 5.462      ;
; -4.003 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.882      ; 5.387      ;
; -3.963 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.904      ; 5.369      ;
; -3.922 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.767      ; 5.316      ;
; -3.868 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.767      ; 5.262      ;
; -3.839 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.745      ; 5.211      ;
; -3.764 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.745      ; 5.136      ;
; -3.724 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.767      ; 5.118      ;
; -2.827 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -1.664     ; 0.834      ;
; -2.587 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.837      ; 3.926      ;
; -2.561 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.923      ; 3.986      ;
; -2.487 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.700      ; 3.814      ;
; -2.487 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.837      ; 3.826      ;
; -2.426 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.837      ; 3.765      ;
; -2.387 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.700      ; 3.714      ;
; -2.375 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.837      ; 3.714      ;
; -2.357 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.837      ; 3.696      ;
; -2.341 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.837      ; 3.680      ;
; -2.322 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.786      ; 3.735      ;
; -2.312 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 3.749      ;
; -2.273 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 3.710      ;
; -2.257 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.700      ; 3.584      ;
; -2.247 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.837      ; 3.586      ;
; -2.241 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.700      ; 3.568      ;
; -2.174 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 3.611      ;
; -2.089 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 3.526      ;
; -2.073 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 3.498      ;
; -2.034 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 3.459      ;
; -2.027 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.700      ; 3.354      ;
; -1.943 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 3.380      ;
; -1.935 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 3.360      ;
; -1.858 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.924      ; 3.284      ;
; -1.850 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 3.275      ;
; -1.834 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 3.271      ;
; -1.764 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 3.201      ;
; -1.758 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.787      ; 3.172      ;
; -1.708 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.700      ; 3.035      ;
; -1.704 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 3.129      ;
; -1.595 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 3.020      ;
; -1.525 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 2.950      ;
; -1.350 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.935      ; 2.787      ;
; -1.337 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.825      ; 2.664      ;
; -1.237 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.688      ; 2.552      ;
; -1.111 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.798      ; 2.536      ;
; -0.657 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 1.598      ; 1.882      ;
; 2.100  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 4.279      ; 2.056      ;
; 2.365  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 4.416      ; 1.803      ;
; 2.600  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 4.279      ; 2.056      ;
; 2.865  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 4.416      ; 1.803      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                               ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.889 ; NextState:stage2|Y[1]                ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.924     ; 0.501      ;
; -1.562 ; NextState:stage2|Y[0]                ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -1.598     ; 0.500      ;
; -0.631 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.763      ; 2.859      ;
; -0.628 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.761      ; 2.854      ;
; -0.623 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.758      ; 2.846      ;
; -0.621 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.764      ; 2.850      ;
; -0.566 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.763      ; 2.794      ;
; -0.458 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.751      ; 2.674      ;
; -0.451 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.754      ; 2.670      ;
; -0.441 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.756      ; 2.662      ;
; -0.422 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.755      ; 2.642      ;
; -0.415 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.761      ; 2.641      ;
; -0.307 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.765      ; 2.537      ;
; -0.306 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.751      ; 2.522      ;
; -0.126 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.763      ; 2.354      ;
; -0.029 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.748      ; 2.242      ;
; -0.017 ; NextState:stage2|start               ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.759      ; 2.241      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.166  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.684      ; 2.304      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.263  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.481      ; 2.004      ;
; 1.441  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.579      ; 1.924      ;
; 1.441  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.579      ; 1.924      ;
; 1.441  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.579      ; 1.924      ;
; 1.441  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.579      ; 1.924      ;
; 1.441  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.579      ; 1.924      ;
; 1.441  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.579      ; 1.924      ;
; 1.441  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 2.579      ; 1.924      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.666  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.684      ; 2.304      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.763  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.481      ; 2.004      ;
; 1.941  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.579      ; 1.924      ;
; 1.941  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.579      ; 1.924      ;
; 1.941  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.579      ; 1.924      ;
; 1.941  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.579      ; 1.924      ;
; 1.941  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.579      ; 1.924      ;
; 1.941  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.579      ; 1.924      ;
; 1.941  ; flipflop:stage3|y[0]                 ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 2.579      ; 1.924      ;
; 10.691 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[7]                                                                                         ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.340      ;
; 10.691 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[13]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.340      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[0]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[1]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[2]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[3]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[4]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[5]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[6]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.722 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|Duck_2_inputX[7]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.304      ;
; 10.733 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|currentCYCLE[7]                                                                                         ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.298      ;
; 10.733 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|currentCYCLE[13]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.005     ; 9.298      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[0]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[1]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[2]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[3]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[4]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[5]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[6]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.764 ; moveInstances:stage5|currentCYCLE[5] ; moveInstances:stage5|Duck_2_inputX[7]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.010     ; 9.262      ;
; 10.898 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[0]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.196     ; 8.942      ;
; 10.914 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[1]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.177     ; 8.945      ;
; 10.914 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[2]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.177     ; 8.945      ;
; 10.914 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[3]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.177     ; 8.945      ;
; 10.914 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[4]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.177     ; 8.945      ;
; 10.914 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|inputX[5]                                                                                               ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.177     ; 8.945      ;
; 10.915 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[3]                                                                                         ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.002     ; 9.119      ;
; 10.915 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[2]                                                                                         ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.002     ; 9.119      ;
; 10.915 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[10]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.002     ; 9.119      ;
; 10.915 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[11]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.002     ; 9.119      ;
; 10.918 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[14]                                                                                        ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.007     ; 9.111      ;
; 10.918 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[8]                                                                                         ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.007     ; 9.111      ;
; 10.928 ; moveInstances:stage5|currentCYCLE[4] ; moveInstances:stage5|currentCYCLE[6]                                                                                         ; CLOCK_50             ; CLOCK_50    ; 20.000       ; 0.000      ; 9.108      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.791      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.744      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.293 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.738      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.314 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.722      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.712      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.355 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.679      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.404 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.632      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 6.626      ;
; 33.426 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.610      ;
; 33.426 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.610      ;
; 33.426 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.610      ;
; 33.426 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.071      ; 6.610      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.863 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 4.416      ; 1.803      ;
; -2.473 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 4.279      ; 2.056      ;
; -2.363 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 4.416      ; 1.803      ;
; -1.973 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 4.279      ; 2.056      ;
; 0.017  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.924      ; 1.441      ;
; 0.501  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.787      ; 1.788      ;
; 0.784  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.598      ; 1.882      ;
; 1.234  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 2.669      ;
; 1.238  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 2.536      ;
; 1.282  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.825      ; 2.607      ;
; 1.364  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.688      ; 2.552      ;
; 1.576  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.837      ; 2.913      ;
; 1.648  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 3.083      ;
; 1.652  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 2.950      ;
; 1.718  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 3.153      ;
; 1.722  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 3.020      ;
; 1.785  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.882      ; 3.167      ;
; 1.789  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.745      ; 3.034      ;
; 1.810  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.837      ; 3.147      ;
; 1.810  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.837      ; 3.147      ;
; 1.822  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.837      ; 3.159      ;
; 1.823  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.837      ; 3.160      ;
; 1.827  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 3.262      ;
; 1.831  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 3.129      ;
; 1.835  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.700      ; 3.035      ;
; 1.968  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.837      ; 3.305      ;
; 1.973  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 3.408      ;
; 1.977  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 3.275      ;
; 2.058  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 3.493      ;
; 2.062  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 3.360      ;
; 2.085  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.904      ; 3.489      ;
; 2.089  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.767      ; 3.356      ;
; 2.100  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.700      ; 3.300      ;
; 2.106  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.700      ; 3.306      ;
; 2.107  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.837      ; 3.444      ;
; 2.154  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.700      ; 3.354      ;
; 2.157  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 3.592      ;
; 2.161  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 3.459      ;
; 2.196  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.935      ; 3.631      ;
; 2.200  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.798      ; 3.498      ;
; 2.282  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.904      ; 3.686      ;
; 2.286  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.767      ; 3.553      ;
; 2.307  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.904      ; 3.711      ;
; 2.311  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.767      ; 3.578      ;
; 2.375  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.700      ; 3.575      ;
; 2.388  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.904      ; 3.792      ;
; 2.392  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.767      ; 3.659      ;
; 2.421  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.700      ; 3.621      ;
; 2.445  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.923      ; 3.868      ;
; 2.449  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.786      ; 3.735      ;
; 2.471  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.882      ; 3.853      ;
; 2.473  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.904      ; 3.877      ;
; 2.475  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.745      ; 3.720      ;
; 2.477  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 1.767      ; 3.744      ;
; 2.998  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -1.664     ; 0.834      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                           ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.591 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.481      ; 1.406      ;
; -1.171 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.579      ; 1.924      ;
; -1.171 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.579      ; 1.924      ;
; -1.171 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.579      ; 1.924      ;
; -1.171 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.579      ; 1.924      ;
; -1.171 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.579      ; 1.924      ;
; -1.171 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.579      ; 1.924      ;
; -1.171 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.579      ; 1.924      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -1.091 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.481      ; 1.406      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.896 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 2.684      ; 2.304      ;
; -0.671 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.579      ; 1.924      ;
; -0.671 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.579      ; 1.924      ;
; -0.671 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.579      ; 1.924      ;
; -0.671 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.579      ; 1.924      ;
; -0.671 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.579      ; 1.924      ;
; -0.671 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.579      ; 1.924      ;
; -0.671 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                      ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.579      ; 1.924      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; -0.396 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 2.684      ; 2.304      ;
; 0.538  ; changeCoordinate:stage4|x[7]             ; changeCoordinate:stage4|x[7]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.559  ; changeCoordinate:stage4|y[6]             ; changeCoordinate:stage4|y[6]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.727  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.299      ; 1.260      ;
; 0.731  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg2 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.299      ; 1.264      ;
; 0.743  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.299      ; 1.276      ;
; 0.744  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.299      ; 1.277      ;
; 0.746  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.299      ; 1.279      ;
; 0.748  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.759      ; 2.241      ;
; 0.760  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.748      ; 2.242      ;
; 0.801  ; changeCoordinate:stage4|address[6]       ; changeCoordinate:stage4|address[6]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; moveInstances:stage5|main_clock:C0|Q[24] ; moveInstances:stage5|main_clock:C0|Q[24]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; changeCoordinate:stage4|address[1]       ; changeCoordinate:stage4|address[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; changeCoordinate:stage4|address[4]       ; changeCoordinate:stage4|address[4]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; changeCoordinate:stage4|address[8]       ; changeCoordinate:stage4|address[8]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; moveInstances:stage5|main_clock:C0|Q[1]  ; moveInstances:stage5|main_clock:C0|Q[1]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; moveInstances:stage5|main_clock:C0|Q[11] ; moveInstances:stage5|main_clock:C0|Q[11]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; moveInstances:stage5|main_clock:C0|Q[4]  ; moveInstances:stage5|main_clock:C0|Q[4]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.814  ; moveInstances:stage5|main_clock:C0|Q[10] ; moveInstances:stage5|main_clock:C0|Q[10]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; moveInstances:stage5|main_clock:C0|Q[8]  ; moveInstances:stage5|main_clock:C0|Q[8]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.816  ; moveInstances:stage5|main_clock:C0|Q[6]  ; moveInstances:stage5|main_clock:C0|Q[6]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.831  ; changeCoordinate:stage4|y[1]             ; changeCoordinate:stage4|y[1]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; changeCoordinate:stage4|y[3]             ; changeCoordinate:stage4|y[3]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.833  ; changeCoordinate:stage4|y[5]             ; changeCoordinate:stage4|y[5]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.835  ; moveInstances:stage5|main_clock:C0|Q[18] ; moveInstances:stage5|main_clock:C0|Q[18]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; moveInstances:stage5|main_clock:C0|Q[16] ; moveInstances:stage5|main_clock:C0|Q[16]                                                                                          ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; changeCoordinate:stage4|address[0]       ; changeCoordinate:stage4|address[0]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; changeCoordinate:stage4|address[5]       ; changeCoordinate:stage4|address[5]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; changeCoordinate:stage4|address[7]       ; changeCoordinate:stage4|address[7]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; changeCoordinate:stage4|address[9]       ; changeCoordinate:stage4|address[9]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; moveInstances:stage5|main_clock:C0|Q[0]  ; moveInstances:stage5|main_clock:C0|Q[0]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; changeCoordinate:stage4|address[2]       ; changeCoordinate:stage4|address[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; changeCoordinate:stage4|address[3]       ; changeCoordinate:stage4|address[3]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; moveInstances:stage5|main_clock:C0|Q[3]  ; moveInstances:stage5|main_clock:C0|Q[3]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[2]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.106      ;
; 0.841  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[5]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.106      ;
; 0.842  ; moveInstances:stage5|main_clock:C0|Q[9]  ; moveInstances:stage5|main_clock:C0|Q[9]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[1]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.109      ;
; 0.844  ; moveInstances:stage5|main_clock:C0|Q[5]  ; moveInstances:stage5|main_clock:C0|Q[5]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.844  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[6]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.109      ;
; 0.845  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[3]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.110      ;
; 0.845  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[4]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.110      ;
; 0.845  ; changeCoordinate:stage4|x[1]             ; changeCoordinate:stage4|x[1]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[0]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.111      ;
; 0.846  ; moveInstances:stage5|firstTime           ; moveInstances:stage5|Duck_2_inputX[7]                                                                                             ; CLOCK_50             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.111      ;
; 0.847  ; moveInstances:stage5|main_clock:C0|Q[2]  ; moveInstances:stage5|main_clock:C0|Q[2]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.857  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.763      ; 2.354      ;
; 0.877  ; changeCoordinate:stage4|y[2]             ; changeCoordinate:stage4|y[2]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.143      ;
; 0.878  ; changeCoordinate:stage4|y[4]             ; changeCoordinate:stage4|y[4]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.144      ;
; 0.880  ; changeCoordinate:stage4|y[0]             ; changeCoordinate:stage4|y[0]                                                                                                      ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.146      ;
; 0.893  ; moveInstances:stage5|color[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.082      ; 1.209      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.515 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.661 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.663 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.939      ;
; 0.713 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.986      ;
; 0.733 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.006      ;
; 0.801 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.111      ;
; 0.849 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.852 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.117      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.860 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.133      ;
; 0.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.203      ;
; 0.971 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.972 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.238      ;
; 0.972 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.238      ;
; 0.972 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.271      ;
; 0.976 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.275      ;
; 0.984 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.283      ;
; 0.987 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.286      ;
; 1.025 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.291      ;
; 1.035 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.308      ;
; 1.048 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.313      ;
; 1.065 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.333      ;
; 1.081 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.346      ;
; 1.108 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.374      ;
; 1.109 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.375      ;
; 1.109 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.375      ;
; 1.184 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.450      ;
; 1.186 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.452      ;
; 1.199 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.200 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.201 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.208 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.209 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.474      ;
; 1.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.235 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.501      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.255 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.521      ;
; 1.266 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.562      ;
; 1.271 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.567      ;
; 1.271 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.537      ;
; 1.274 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.570      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.579      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.575      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.290 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.583      ;
; 1.293 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.593      ;
; 1.293 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.559      ;
; 1.295 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.297 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.593      ;
; 1.298 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.598      ;
; 1.306 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.602      ;
; 1.306 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.572      ;
; 1.307 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.615      ;
; 1.307 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.600      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.319 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.625      ;
; 1.327 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.620      ;
; 1.329 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.633      ;
; 1.335 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.631      ;
; 1.337 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.643      ;
; 1.342 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.608      ;
; 1.343 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.609      ;
; 1.346 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.650      ;
; 1.347 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.613      ;
; 1.350 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.616      ;
; 1.359 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.630      ;
; 1.366 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.377 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.393 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.658      ;
; 1.394 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.660      ;
; 1.406 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.714      ;
; 1.407 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.680      ;
; 1.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.677      ;
; 1.413 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.679      ;
; 1.414 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.680      ;
; 1.424 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.689      ;
; 1.430 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.431 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.739      ;
; 1.433 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.698      ;
; 1.435 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.701      ;
; 1.436 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.701      ;
; 1.453 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.719      ;
; 1.465 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
; 1.465 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.731      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                       ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.333 ; 5.333 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.333 ; 5.333 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.914 ; -4.914 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -4.914 ; -4.914 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.159 ; 9.159 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.869 ; 8.869 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.869 ; 8.869 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.875 ; 8.875 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.865 ; 8.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.159 ; 9.159 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.149 ; 9.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.142 ; 9.142 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.142 ; 9.142 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.132 ; 9.132 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.132 ; 9.132 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.978 ; 8.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.978 ; 8.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.978 ; 8.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.530 ; 8.530 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.530 ; 8.530 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.540 ; 8.540 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.540 ; 8.540 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.716 ; 8.716 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.736 ; 8.736 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.748 ; 8.748 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.748 ; 8.748 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.337 ; 5.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.753 ; 8.753 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.753 ; 8.753 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.560 ; 8.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.560 ; 8.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.504 ; 8.504 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.484 ; 8.484 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.494 ; 8.494 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.261 ; 5.261 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 6.483 ; 6.483 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.487 ; 6.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.487 ; 6.487 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.493 ; 6.493 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.483 ; 6.483 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.777 ; 6.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.767 ; 6.767 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.760 ; 6.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.760 ; 6.760 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.750 ; 6.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.750 ; 6.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.026 ; 6.026 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.474 ; 6.474 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.474 ; 6.474 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.026 ; 6.026 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.026 ; 6.026 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.212 ; 6.212 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.232 ; 6.232 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.244 ; 6.244 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.244 ; 6.244 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.337 ; 5.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.850 ; 5.850 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.232 ; 6.232 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.232 ; 6.232 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.242 ; 6.242 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.242 ; 6.242 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.176 ; 6.176 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.156 ; 6.156 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.166 ; 6.166 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.850 ; 5.850 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.850 ; 5.850 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.261 ; 5.261 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.539 ; -4.385        ;
; CLOCK_50                              ; -0.628 ; -0.899        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.984 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; -1.597 ; -3.053        ;
; CLOCK_50                              ; -0.916 ; -20.295       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.236  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; flipflop:stage3|y[0]                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'flipflop:stage3|y[0]'                                                                                                                ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.539 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.926      ; 2.546      ;
; -1.533 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.926      ; 2.540      ;
; -1.449 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.926      ; 2.456      ;
; -1.434 ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; -1.184     ; 0.404      ;
; -1.415 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.926      ; 2.422      ;
; -1.412 ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.872      ; 2.420      ;
; -1.406 ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.872      ; 2.414      ;
; -1.403 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.912      ; 2.396      ;
; -1.365 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.912      ; 2.358      ;
; -1.345 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.926      ; 2.352      ;
; -1.322 ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.872      ; 2.330      ;
; -1.288 ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.872      ; 2.296      ;
; -1.276 ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.858      ; 2.270      ;
; -1.238 ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.858      ; 2.232      ;
; -1.218 ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.872      ; 2.226      ;
; -0.807 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.887      ; 1.775      ;
; -0.769 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.887      ; 1.737      ;
; -0.762 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.938      ; 1.781      ;
; -0.745 ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.833      ; 1.714      ;
; -0.707 ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.833      ; 1.676      ;
; -0.701 ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.887      ; 1.669      ;
; -0.685 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.887      ; 1.653      ;
; -0.679 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.887      ; 1.647      ;
; -0.678 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.887      ; 1.646      ;
; -0.666 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.693      ;
; -0.650 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.677      ;
; -0.635 ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.884      ; 1.655      ;
; -0.623 ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.833      ; 1.592      ;
; -0.617 ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.833      ; 1.586      ;
; -0.616 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.887      ; 1.584      ;
; -0.602 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.629      ;
; -0.559 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.586      ;
; -0.539 ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.567      ;
; -0.523 ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.551      ;
; -0.520 ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.833      ; 1.489      ;
; -0.492 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.940      ; 1.513      ;
; -0.475 ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.503      ;
; -0.471 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.498      ;
; -0.432 ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.460      ;
; -0.430 ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.886      ; 1.452      ;
; -0.420 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.447      ;
; -0.389 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.416      ;
; -0.382 ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.833      ; 1.351      ;
; -0.344 ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.372      ;
; -0.293 ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.321      ;
; -0.262 ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.290      ;
; -0.245 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.946      ; 1.272      ;
; -0.234 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.882      ; 1.197      ;
; -0.172 ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.828      ; 1.136      ;
; -0.123 ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.584      ; 0.843      ;
; -0.118 ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; 0.500        ; 0.892      ; 1.146      ;
; 1.592  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.238      ; 0.923      ;
; 1.678  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.500        ; 2.292      ; 0.836      ;
; 2.092  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.238      ; 0.923      ;
; 2.178  ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 1.000        ; 2.292      ; 0.836      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                      ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.628 ; NextState:stage2|Y[1]                                                                                                             ; flipflop:stage3|y[1]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.940     ; 0.220      ;
; -0.271 ; NextState:stage2|Y[0]                                                                                                             ; flipflop:stage3|y[0]                                                                                                         ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; -0.584     ; 0.219      ;
; 0.499  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.264      ; 1.264      ;
; 0.501  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.263      ; 1.261      ;
; 0.502  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.261      ; 1.258      ;
; 0.509  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.266      ; 1.256      ;
; 0.533  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.265      ; 1.231      ;
; 0.558  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.256      ; 1.197      ;
; 0.566  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.258      ; 1.191      ;
; 0.572  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.259      ; 1.186      ;
; 0.589  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.260      ; 1.170      ;
; 0.593  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.263      ; 1.169      ;
; 0.617  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.254      ; 1.136      ;
; 0.655  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.267      ; 1.111      ;
; 0.725  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.265      ; 1.039      ;
; 0.744  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.253      ; 1.008      ;
; 0.758  ; NextState:stage2|start                                                                                                            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg  ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.261      ; 1.002      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.009  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.346      ; 1.010      ;
; 1.091  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.405      ; 0.987      ;
; 1.091  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.405      ; 0.987      ;
; 1.091  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.405      ; 0.987      ;
; 1.091  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.405      ; 0.987      ;
; 1.091  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.405      ; 0.987      ;
; 1.091  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.405      ; 0.987      ;
; 1.091  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.405      ; 0.987      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.179  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.500        ; 1.659      ; 1.153      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.509  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|x[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.346      ; 1.010      ;
; 1.591  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.405      ; 0.987      ;
; 1.591  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.405      ; 0.987      ;
; 1.591  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.405      ; 0.987      ;
; 1.591  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.405      ; 0.987      ;
; 1.591  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.405      ; 0.987      ;
; 1.591  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.405      ; 0.987      ;
; 1.591  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|y[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.405      ; 0.987      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[0]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[1]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[2]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[3]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[4]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[5]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[6]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[7]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[8]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 1.679  ; flipflop:stage3|y[0]                                                                                                              ; changeCoordinate:stage4|address[9]                                                                                           ; flipflop:stage3|y[0] ; CLOCK_50    ; 1.000        ; 1.659      ; 1.153      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg0  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg1  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg2  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg3  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg4  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg5  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg6  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg7  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg8  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg9  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg10 ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.355 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a13~porta_address_reg11 ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.063     ; 4.614      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg0   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg1   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg2   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg3   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg4   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg5   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg6   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg7   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg8   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg9   ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg10  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.529 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a1~porta_address_reg11  ; moveInstances:stage5|color[1]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.039     ; 4.464      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg0   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg1   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg2   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg3   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg4   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg5   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg6   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg7   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
; 15.598 ; BackgroundROM:BackgroundROM_inst|altsyncram:altsyncram_component|altsyncram_jd81:auto_generated|ram_block1a8~porta_address_reg8   ; moveInstances:stage5|color[2]                                                                                                ; CLOCK_50             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.378      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.984 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.089      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 36.987 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.084      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.003 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.072      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.016 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.061      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.018 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.075      ; 3.056      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.033 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.074      ; 3.040      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 3.035      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.052 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.076      ; 3.023      ;
; 37.065 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.012      ;
; 37.065 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.012      ;
; 37.065 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.012      ;
; 37.065 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 3.012      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'flipflop:stage3|y[0]'                                                                                                                 ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.597 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.292      ; 0.836      ;
; -1.456 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; 0.000        ; 2.238      ; 0.923      ;
; -1.097 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[1]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.292      ; 0.836      ;
; -0.956 ; flipflop:stage3|y[0]           ; NextState:stage2|Y[0]  ; flipflop:stage3|y[0] ; flipflop:stage3|y[0] ; -0.500       ; 2.238      ; 0.923      ;
; 0.218  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.940      ; 0.658      ;
; 0.424  ; flipflop:stage3|y[1]           ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.886      ; 0.810      ;
; 0.754  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.146      ;
; 0.759  ; moveInstances:stage5|enable    ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.584      ; 0.843      ;
; 0.766  ; changeCoordinate:stage4|x[7]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.212      ;
; 0.786  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.882      ; 1.168      ;
; 0.808  ; moveInstances:stage5|inputY[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.828      ; 1.136      ;
; 0.898  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.290      ;
; 0.910  ; changeCoordinate:stage4|x[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.356      ;
; 0.920  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.887      ; 1.307      ;
; 0.929  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.321      ;
; 0.941  ; changeCoordinate:stage4|x[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.387      ;
; 0.977  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.858      ; 1.335      ;
; 0.980  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.372      ;
; 0.989  ; moveInstances:stage5|inputX[7] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.912      ; 1.401      ;
; 0.992  ; changeCoordinate:stage4|x[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.438      ;
; 1.018  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.833      ; 1.351      ;
; 1.025  ; changeCoordinate:stage4|y[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.887      ; 1.412      ;
; 1.030  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.887      ; 1.417      ;
; 1.042  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.887      ; 1.429      ;
; 1.044  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.887      ; 1.431      ;
; 1.068  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.460      ;
; 1.080  ; changeCoordinate:stage4|x[3]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.526      ;
; 1.092  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.887      ; 1.479      ;
; 1.096  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.872      ; 1.468      ;
; 1.108  ; moveInstances:stage5|inputX[4] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.926      ; 1.534      ;
; 1.111  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.503      ;
; 1.123  ; changeCoordinate:stage4|x[2]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.569      ;
; 1.135  ; changeCoordinate:stage4|y[3]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.833      ; 1.468      ;
; 1.139  ; changeCoordinate:stage4|y[6]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.833      ; 1.472      ;
; 1.156  ; changeCoordinate:stage4|y[2]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.833      ; 1.489      ;
; 1.159  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.551      ;
; 1.171  ; changeCoordinate:stage4|x[1]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.617      ;
; 1.175  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.892      ; 1.567      ;
; 1.176  ; changeCoordinate:stage4|y[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.887      ; 1.563      ;
; 1.187  ; changeCoordinate:stage4|x[0]   ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.946      ; 1.633      ;
; 1.197  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.872      ; 1.569      ;
; 1.209  ; moveInstances:stage5|inputX[3] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.926      ; 1.635      ;
; 1.218  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.872      ; 1.590      ;
; 1.230  ; moveInstances:stage5|inputX[2] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.926      ; 1.656      ;
; 1.243  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.858      ; 1.601      ;
; 1.255  ; moveInstances:stage5|inputX[6] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.912      ; 1.667      ;
; 1.256  ; changeCoordinate:stage4|y[5]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.833      ; 1.589      ;
; 1.259  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.872      ; 1.631      ;
; 1.271  ; moveInstances:stage5|inputX[1] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.926      ; 1.697      ;
; 1.271  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.884      ; 1.655      ;
; 1.276  ; changeCoordinate:stage4|y[4]   ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.833      ; 1.609      ;
; 1.279  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[0]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.872      ; 1.651      ;
; 1.283  ; moveInstances:stage5|inputX[0] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.938      ; 1.721      ;
; 1.291  ; moveInstances:stage5|inputX[5] ; NextState:stage2|Y[1]  ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; 0.926      ; 1.717      ;
; 2.088  ; moveInstances:stage5|enable    ; NextState:stage2|start ; CLOCK_50             ; flipflop:stage3|y[0] ; -0.500       ; -1.184     ; 0.404      ;
+--------+--------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                            ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.916 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.346      ; 0.723      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.799 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.659      ; 1.153      ;
; -0.711 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.405      ; 0.987      ;
; -0.711 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.405      ; 0.987      ;
; -0.711 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.405      ; 0.987      ;
; -0.711 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.405      ; 0.987      ;
; -0.711 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.405      ; 0.987      ;
; -0.711 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.405      ; 0.987      ;
; -0.711 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; 0.000        ; 1.405      ; 0.987      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.416 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|x[7]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.346      ; 0.723      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[0]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[1]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[2]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[3]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[4]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[5]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[6]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[7]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[8]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.299 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|address[9]                                                                                                 ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.659      ; 1.153      ;
; -0.211 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[0]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.405      ; 0.987      ;
; -0.211 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[1]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.405      ; 0.987      ;
; -0.211 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[3]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.405      ; 0.987      ;
; -0.211 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[2]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.405      ; 0.987      ;
; -0.211 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[4]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.405      ; 0.987      ;
; -0.211 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[5]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.405      ; 0.987      ;
; -0.211 ; flipflop:stage3|y[0]                     ; changeCoordinate:stage4|y[6]                                                                                                       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.405      ; 0.987      ;
; 0.097  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.389      ; 0.624      ;
; 0.100  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.389      ; 0.627      ;
; 0.103  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.261      ; 1.002      ;
; 0.106  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.389      ; 0.633      ;
; 0.108  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.389      ; 0.635      ;
; 0.110  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.389      ; 0.637      ;
; 0.117  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.253      ; 1.008      ;
; 0.136  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.265      ; 1.039      ;
; 0.206  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.267      ; 1.111      ;
; 0.230  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.387      ; 0.755      ;
; 0.232  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.387      ; 0.757      ;
; 0.241  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.387      ; 0.766      ;
; 0.244  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.254      ; 1.136      ;
; 0.246  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.385      ; 0.769      ;
; 0.246  ; changeCoordinate:stage4|x[7]             ; changeCoordinate:stage4|x[7]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.253  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.384      ; 0.775      ;
; 0.256  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.383      ; 0.777      ;
; 0.259  ; changeCoordinate:stage4|x[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.385      ; 0.782      ;
; 0.259  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.384      ; 0.781      ;
; 0.259  ; changeCoordinate:stage4|y[6]             ; changeCoordinate:stage4|y[6]                                                                                                       ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.261  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.384      ; 0.783      ;
; 0.266  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.382      ; 0.786      ;
; 0.268  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.383      ; 0.789      ;
; 0.268  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.263      ; 1.169      ;
; 0.272  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.382      ; 0.792      ;
; 0.272  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.382      ; 0.792      ;
; 0.272  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.260      ; 1.170      ;
; 0.284  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.380      ; 0.802      ;
; 0.285  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.380      ; 0.803      ;
; 0.289  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.377      ; 0.804      ;
; 0.289  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a5~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.259      ; 1.186      ;
; 0.295  ; changeCoordinate:stage4|x[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.377      ; 0.810      ;
; 0.295  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.258      ; 1.191      ;
; 0.298  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.382      ; 0.818      ;
; 0.303  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.377      ; 0.818      ;
; 0.303  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.256      ; 1.197      ;
; 0.305  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.385      ; 0.828      ;
; 0.306  ; changeCoordinate:stage4|x[1]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg1  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.391      ; 0.835      ;
; 0.313  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.391      ; 0.842      ;
; 0.313  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.380      ; 0.831      ;
; 0.321  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a6~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.391      ; 0.850      ;
; 0.321  ; changeCoordinate:stage4|x[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.377      ; 0.836      ;
; 0.323  ; changeCoordinate:stage4|x[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~portb_address_reg3  ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.387      ; 0.848      ;
; 0.328  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a7~portb_we_reg        ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.265      ; 1.231      ;
; 0.352  ; NextState:stage2|start                   ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a13~portb_we_reg       ; flipflop:stage3|y[0] ; CLOCK_50    ; -0.500       ; 1.266      ; 1.256      ;
; 0.358  ; changeCoordinate:stage4|address[1]       ; changeCoordinate:stage4|address[1]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; changeCoordinate:stage4|address[4]       ; changeCoordinate:stage4|address[4]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; changeCoordinate:stage4|address[6]       ; changeCoordinate:stage4|address[6]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; changeCoordinate:stage4|address[8]       ; changeCoordinate:stage4|address[8]                                                                                                 ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; moveInstances:stage5|main_clock:C0|Q[24] ; moveInstances:stage5|main_clock:C0|Q[24]                                                                                           ; CLOCK_50             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
+--------+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.236 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.306 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.468      ;
; 0.322 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.484      ;
; 0.326 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.490      ;
; 0.328 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.377 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.540      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.528      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.531      ;
; 0.415 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.421 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.632      ;
; 0.425 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.636      ;
; 0.427 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.433 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.644      ;
; 0.434 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.434 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.434 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.455 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.618      ;
; 0.457 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.609      ;
; 0.470 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.620      ;
; 0.491 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.645      ;
; 0.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.505 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.658      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.521 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.673      ;
; 0.530 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.535 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.693      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.553 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.765      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.771      ;
; 0.561 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.770      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.771      ;
; 0.563 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.771      ;
; 0.567 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.780      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.783      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.779      ;
; 0.575 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.727      ;
; 0.578 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.580 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.787      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.585 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.585 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.791      ;
; 0.586 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.793      ;
; 0.588 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.746      ;
; 0.597 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.749      ;
; 0.598 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.814      ;
; 0.598 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.806      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.820      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.822      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.815      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.827      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.612 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 0.828      ;
; 0.614 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.778      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.625 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.842      ;
; 0.626 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.780      ;
; 0.632 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.634 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.784      ;
; 0.640 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.790      ;
; 0.643 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.793      ;
; 0.647 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'flipflop:stage3|y[0]'                                                                       ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|Y[1]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Fall       ; NextState:stage2|start        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Decoder0~0|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|Y[1]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage2|start|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; flipflop:stage3|y[0] ; Rise       ; stage3|y[0]|regout            ;
+-------+--------------+----------------+------------------+----------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_v2g1:auto_generated|altsyncram_vsq1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.134 ; 3.134 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.134 ; 3.134 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.712 ; -2.712 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.712 ; -2.712 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.441 ; 4.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.280 ; 4.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.280 ; 4.280 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.284 ; 4.284 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.441 ; 4.441 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.431 ; 4.431 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.421 ; 4.421 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.421 ; 4.421 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.411 ; 4.411 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.411 ; 4.411 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.756 ; 2.756 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.103 ; 4.103 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.103 ; 4.103 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.113 ; 4.113 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.113 ; 4.113 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.166 ; 4.166 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.163 ; 4.163 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.130 ; 4.130 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.110 ; 4.110 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.962 ; 3.962 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.659 ; 2.659 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.191 ; 3.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.191 ; 3.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.195 ; 3.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.352 ; 3.352 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.322 ; 3.322 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.322 ; 3.322 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.756 ; 2.756 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.223 ; 3.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.223 ; 3.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.091 ; 3.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.111 ; 3.111 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.122 ; 3.122 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.122 ; 3.122 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.174 ; 3.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.091 ; 3.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.091 ; 3.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.058 ; 3.058 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.659 ; 2.659 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                       ; -4.345  ; -2.863  ; N/A      ; N/A     ; 0.500               ;
;  CLOCK_50                              ; -1.889  ; -1.591  ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.243  ; 0.236   ; N/A      ; N/A     ; 17.873              ;
;  flipflop:stage3|y[0]                  ; -4.345  ; -2.863  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -20.77  ; -35.221 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -9.492  ; -29.885 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  flipflop:stage3|y[0]                  ; -11.278 ; -5.336  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+---------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.333 ; 5.333 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.333 ; 5.333 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.712 ; -2.712 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.712 ; -2.712 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 9.159 ; 9.159 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.869 ; 8.869 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.869 ; 8.869 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.875 ; 8.875 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.865 ; 8.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.159 ; 9.159 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.149 ; 9.149 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.142 ; 9.142 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.142 ; 9.142 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.132 ; 9.132 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.132 ; 9.132 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.978 ; 8.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.978 ; 8.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.978 ; 8.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.530 ; 8.530 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.530 ; 8.530 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.540 ; 8.540 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.540 ; 8.540 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.716 ; 8.716 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.736 ; 8.736 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.748 ; 8.748 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.748 ; 8.748 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.337 ; 5.337 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.753 ; 8.753 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.753 ; 8.753 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.560 ; 8.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.560 ; 8.560 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.504 ; 8.504 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.484 ; 8.484 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.494 ; 8.494 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.261 ; 5.261 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.191 ; 3.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.191 ; 3.191 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.195 ; 3.195 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.185 ; 3.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.352 ; 3.352 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.332 ; 3.332 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.322 ; 3.322 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.322 ; 3.322 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.756 ; 2.756 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.223 ; 3.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.223 ; 3.223 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.028 ; 3.028 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.091 ; 3.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.111 ; 3.111 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.122 ; 3.122 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.122 ; 3.122 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.707 ; 2.707 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.174 ; 3.174 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.081 ; 3.081 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.091 ; 3.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.091 ; 3.091 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.058 ; 3.058 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.038 ; 3.038 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.048 ; 3.048 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.890 ; 2.890 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.659 ; 2.659 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 284952   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 33       ; 50       ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 701      ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 284952   ; 0        ; 0        ; 0        ;
; flipflop:stage3|y[0]                  ; CLOCK_50                              ; 33       ; 50       ; 0        ; 0        ;
; CLOCK_50                              ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 701      ; 0        ;
; flipflop:stage3|y[0]                  ; flipflop:stage3|y[0]                  ; 0        ; 0        ; 2        ; 2        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 18 23:18:10 2013
Info: Command: quartus_sta animation -c animation
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "stage2|start|combout" is a latch
    Warning (335094): Node "stage2|Y[0]|combout" is a latch
    Warning (335094): Node "stage2|Y[1]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'animation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name flipflop:stage3|y[0] flipflop:stage3|y[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.345
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.345       -11.278 flipflop:stage3|y[0] 
    Info (332119):    -1.889        -9.492 CLOCK_50 
    Info (332119):    33.243         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.863
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.863        -5.336 flipflop:stage3|y[0] 
    Info (332119):    -1.591       -29.885 CLOCK_50 
    Info (332119):     0.515         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.539
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.539        -4.385 flipflop:stage3|y[0] 
    Info (332119):    -0.628        -0.899 CLOCK_50 
    Info (332119):    36.984         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.597        -3.053 flipflop:stage3|y[0] 
    Info (332119):    -0.916       -20.295 CLOCK_50 
    Info (332119):     0.236         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 flipflop:stage3|y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 286 megabytes
    Info: Processing ended: Mon Nov 18 23:18:16 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


