verilog axi_infrastructure_v1_1_0 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_5 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/d4a8/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_7 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ipshared/f40d/hdl/RGB_PWM_v1_0_S00_AXI.v" \
"../../../bd/design_2/ipshared/f40d/hdl/RGB_PWM_v1_0.v" \
"../../../bd/design_2/ip/design_2_RGB_PWM_0_0/sim/design_2_RGB_PWM_0_0.v" \
"../../../bd/design_2/sim/design_2.v" \
"../../../bd/design_2/ip/design_2_PWM_CLK_EN_0_0/sim/design_2_PWM_CLK_EN_0_0.v" \
"../../../bd/design_2/ip/design_2_PWM_CLK_EN_0_3/sim/design_2_PWM_CLK_EN_0_3.v" \
"../../../bd/design_2/ip/design_2_PWM_CLK_EN_0_4/sim/design_2_PWM_CLK_EN_0_4.v" \
"../../../bd/design_2/ip/design_2_DUTY_CYCLE_0_0/sim/design_2_DUTY_CYCLE_0_0.v" \
"../../../bd/design_2/ip/design_2_DUTY_CYCLE_0_1/sim/design_2_DUTY_CYCLE_0_1.v" \
"../../../bd/design_2/ip/design_2_DUTY_CYCLE_0_2/sim/design_2_DUTY_CYCLE_0_2.v" \

verilog xlslice_v1_0_2 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../bd/design_2/ip/design_2_xlslice_0_0/sim/design_2_xlslice_0_0.v" \
"../../../bd/design_2/ip/design_2_xlslice_0_1/sim/design_2_xlslice_0_1.v" \
"../../../bd/design_2/ip/design_2_xlslice_0_2/sim/design_2_xlslice_0_2.v" \

verilog generic_baseblocks_v2_1_0 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_4 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_18 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/5b9c/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_19 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog axi_protocol_converter_v2_1_19 --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../../m5.srcs/sources_1/bd/design_2/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ipshared/8c62/hdl" --include "../../../../m5.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
