----------------------------------------------------------------------
Report for cell top.TECH
Register bits:  25 of 5280 (0.473%)
I/O cells:      15
                                  Cell usage:
                               cell     count   Res Usage(%)
                               CCU2        13          100.0
                            FD1P3XZ        25          100.0
                         HSOSC_CORE         1          100.0
                                 IB         5          100.0
                               LUT4        10          100.0
                                 OB        10          100.0
SUB MODULES
                ONboard_led_control         1
                      seven_segment         1
                              TOTAL        66
----------------------------------------------------------------------
Report for cell ONboard_led_control.v1
Instance Path : MOD1
                                  Cell usage:
                               cell     count   Res Usage(%)
                                FA2        13          100.0
                            FD1P3XZ        25          100.0
                         HSOSC_CORE         1          100.0
                               LUT4         2           20.0
                              TOTAL        41
----------------------------------------------------------------------
Report for cell seven_segment.v1
Instance Path : MOD2
                                  Cell usage:
                               cell     count   Res Usage(%)
                               LUT4         7           70.0
                              TOTAL         7
