# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MBA_module_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/AXL_Rapid/Desktop/Modified\ Booth\ Radix-4 {C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:25 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4" C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v 
# -- Compiling module MBA_module
# -- Compiling module carry_look_ahead_16bit
# -- Compiling module carry_look_ahead_4bit
# 
# Top level modules:
# 	MBA_module
# End time: 12:04:25 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/AXL_Rapid/Desktop/Modified\ Booth\ Radix-4 {C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_mod_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:25 on May 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4" C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_mod_tb.v 
# -- Compiling module MBA_mod_tb
# 
# Top level modules:
# 	MBA_mod_tb
# End time: 12:04:25 on May 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  MBA_mod_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" MBA_mod_tb 
# Start time: 12:04:25 on May 07,2019
# Loading work.MBA_mod_tb
# Loading work.MBA_module
# Loading work.carry_look_ahead_16bit
# Loading work.carry_look_ahead_4bit
# ** Warning: (vsim-3015) C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v(114): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v(119).
#    Time: 0 ps  Iteration: 0  Instance: /MBA_mod_tb/uut/cla1 File: C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v
# ** Warning: (vsim-3015) C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v(115): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v(119).
#    Time: 0 ps  Iteration: 0  Instance: /MBA_mod_tb/uut/cla2 File: C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v
# ** Warning: (vsim-3015) C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v(116): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v(119).
#    Time: 0 ps  Iteration: 0  Instance: /MBA_mod_tb/uut/cla3 File: C:/Users/AXL_Rapid/Desktop/Modified Booth Radix-4/MBA_module.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ms
#  50 *  50 =  2500
# Break key hit
# Simulation stop requested.
# End time: 12:04:33 on May 07,2019, Elapsed time: 0:00:08
# Errors: 0, Warnings: 3
