---
layout: archive
title: "Skills"
permalink: /skills/
author_profile: true
redirect_from:
  - /skills
---
<a id="top"></a>
<a href="#top" class="back-to-top">Back to Top ⬆️</a>

## Technical Skills

<div class="skill-table">
  <table>
    <tr>
      <td>Languages</td>
      <td>Frameworks</td>
      <td>Tools</td>
      <td>Protocols</td>
    </tr>
    <tr>
      <td><a href="#verilogsystemverilog">Verilog, SystemVerilog</a></td>
      <td><a href="#universal-verification-methodology-uvm">UVM</a></td>
      <td><a href="#synopsys-vcs--design-compiler">Synopsys VCS & Design Compiler</a></td>
      <td><a href="#axi4-streammemory-mappedlite">AXI4</a></td>
    </tr>
    <tr>
      <td><a href="#c-and-c-programming">C, C++</a></td>
      <td><a href="#systemverilog-assertions-sva">SystemVerilog Assertions (SVA)</a></td>
      <td><a href="#verdi-modelsim">Verdi, ModelSim</a></td>
      <td><a href="#usb-2030-protocol">USB 2.0/3.0+</a></td>
    </tr>
    <tr>
      <td><a href="#python-programming-and-scripting">Python</a></td>
      <td><a href="#cuda">CUDA</a></td>
      <td><a href="#unixlinux">UNIX/Linux</a></td>
      <td><a href="#spi-uart-i2c-communication-protocols">Serial Communication - SPI, UART, I2C</a></td>
    </tr>
    <tr>
      <td><a href="#risc-v-and-arm-assembly">RISC-V, ARM</a></td>
      <td><a href="#stm32cube">STM32Cube</a></td>
      <td><a href="#git-version-control">Git</a></td>
      <td><a href="#ethernet-protocol">Ethernet</a></td>
    </tr>
    <tr>
      <td><a href="#shell-scripting">Shell Scripting</a></td>
      <td><a href="#murphi">Murphi</a></td>
      <td><a href="#vivado-xilinx-fpga--quartus-altera-fpga">Vivado & Quartus</a></td>
      <td><a href="#tcpip-protocol">TCP/IP</a></td>
    </tr>
    <tr>
      <td><a href="#matlab">MATLAB</a></td>
      <td><a href="#posixboost-threads">POSIX/Boost Threads</a></td>
      <td><a href="#cadence-xcelium-questasim">Cadence Xcelium, QuestaSim</a></td>
      <td><a href="#rgmii-gmii-mii">RGMII, GMII, MII</a></td>
    </tr>
    <tr>
      <td><a href="#tcl">Tcl</a></td>
      <td><a href="#osi-open-system-interconnection-model">OSI Model</a></td>
      <td><a href="#cadence-virtuoso">Cadence Virtuoso</a></td>
      <td><a href="#pcie">PCIe</a></td>
    </tr>
    <tr>
      <td><a href="#perl">Perl</a></td>
      <td class="divider">=============</td>
      <td><a href="#altium-designer">Altium Designer</a></td>
      <td class="divider">=============</td>
    </tr>
    <tr>
      <td><a href="#vhdl">VHDL</a></td>
      <td></td>
      <td class="divider">=============</td>
      <td></td>
    </tr>
    <tr>
      <td class="divider">=============</td>
      <td></td>
      <td></td>
      <td></td>
    </tr>
  </table>
</div>

&nbsp;

### Verilog/SystemVerilog
- Strong proficiency in Verilog and SystemVerilog for designing, implementing and verifying RTL designs, with comprehensive internship and college/personal project experiences.
- Skills Acquired From: 
  - *Notable Experiences* - [Design Verification at AMD](/experiences/#amd), [DFT & Post Silicon Validation at Efinix Inc](/experiences/#efinix)
  - *Notable Classes* - [Computer Architecture](/academicjourney/#eecs470), [Digital Logic Design](/academicjourney/#eecs270)
  - *Notable Projects* - [Out-of-Order Processor](/projects/#mips-r10k-style-out-of-order-processor), [IP Core Library](/projects/#systemverilog-ip-core-library), [A.U.R.A ML Accelerator](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570), [SpecNN Accelerator for kNN](/collegeprojects/#specnn-hardware-accelerator-for-knn-eecs-573)

&nbsp;
&nbsp;

### C and C++ Programming
- Strong proficiency in C/C++ programming across diverse applications, including performance-critical system design, embedded systems, hardware modeling, multithreading, socket programming, and OS-level development.
- Skills Acquired From:
  - *Notable Classes* - [Operating Systems](/academicjourney/#eecs482), [Data Structures & Algorithms](/academicjourney/#eecs281), [Computer Organization](/academicjourney/#eecs370), [Programming and Intro Data Structures](/academicjourney/#eecs280), [Parallel Programming](academicjourney/#eecs471)
  - *Notable Projects* - [Thread Library, Pager, Multi-Threaded Network File Server](/collegeprojects/#thread-library-pager-multi-threaded-network-file-server-eecs-482), [Simple SQL Database, Words Morphing & Optimal Route Finding Algorithm](/collegeprojects/#simple-sql-database-words-morphing-algorithm-optimal-route-finding-algorithm-eecs-281), [ML Hardware Accelerator Modeling](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570), [Cycle Accurate Pipelined Processor and Cache Simulator](/collegeprojects/#lc2k-isa-assembler--linker-5-stage-pipelined-processor-simulator-cache-simulator-eecs-370)
  - *Notable Experiences* - [Firmware Engineering at UMich Solar Car](/experiences/#solar-car), [Embedded Systems Team Lead at MHackers](/experiences/#mhackers)
  
&nbsp;
&nbsp;

### Python (Programming and Scripting)
- Strong proficiency in Python for various system design, GUI development, hardware modeling, prompt engineering programming tasks and automation, flow-integration scripting tasks
- Skills Acquired From:
  - *Notable Experiences* - [USB Transaction Python Model and GUI Debug Tool Development at AMD](/experiences/#amd), [Automation and Tool-Integration Scripting at Efinix](/experiences/#efinix)
  - *Notable Projects* - [kNN Hardware Accelerator Cycle Accurate Modeling](/collegeprojects/#specnn-hardware-accelerator-for-knn-eecs-573), [Verification Flow-Integration Scripting for ML Hardware Accelerator](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570), [Prompt Engineering for VSEE](/projects/#vsee-vcstartup-match-making-app)

&nbsp;
&nbsp;

### RISC-V and ARM Assembly
- Proficient in the ISA and Assembly of RV32I subset in RISC-V, with experience designing assembler, linker, and the hardware processor for it. Baseline knowledge and understanding of the LEGv8 subset of ARM Assembly.
- Skills Acquired From:
  - *Notable Classes* - [Computer Organization](/academicjourney/#eecs370), [Computer Architecture](/academicjourney/#eecs470)
  - *Notable Projects* - [Assembler & Linker](/collegeprojects/#lc2k-isa-assembler--linker-5-stage-pipelined-processor-simulator-cache-simulator-eecs-370), [RISC-V Out-of-Order Processor](/projects/#mips-r10k-style-out-of-order-processor), [RISC-V In-Order Pipelined Processor](/projects/#risc-v-5-stage-pipeline-processor)

&nbsp;
&nbsp;

### Universal Verification Methodology (UVM)
- Working Knowledge of Universal Verification Methodology (UVM) gained from internship experiences and personal project experiences

### Synopsys VCS & Design Compiler

### Verdi, ModelSim

### SystemVerilog Assertions (SVA)

### UNIX/Linux 

### Git Version Control

### Shell Scripting

### AXI4 Stream/Memory-Mapped/Lite

### USB 2.0/3.0+ Protocol

### Vivado (Xilinx FPGA) & Quartus (Altera FPGA)

### SPI, UART, I2C Communication Protocols

### Ethernet Protocol

### TCP/IP Protocol

### CUDA

### Cadence Xcelium, QuestaSim

### POSIX/Boost Threads

### MATLAB

### Cadence Virtuoso

### OSI (Open System Interconnection) Model

### STM32Cube

### Murphi

### RGMII, GMII, MII

### Tcl

### PCIe

### Altium Designer

### Perl

### VHDL
