// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xfetch_log.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XFetch_log_CfgInitialize(XFetch_log *InstancePtr, XFetch_log_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XFetch_log_Start(XFetch_log *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_CTRL) & 0x80;
    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XFetch_log_IsDone(XFetch_log *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XFetch_log_IsIdle(XFetch_log *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XFetch_log_IsReady(XFetch_log *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XFetch_log_EnableAutoRestart(XFetch_log *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XFetch_log_DisableAutoRestart(XFetch_log *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XFetch_log_Get_return(XFetch_log *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_AP_RETURN);
    return Data;
}
void XFetch_log_Set_a(XFetch_log *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_A_DATA, Data);
}

u32 XFetch_log_Get_a(XFetch_log *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_A_DATA);
    return Data;
}

void XFetch_log_Set_log(XFetch_log *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_LOG_DATA, Data);
}

u32 XFetch_log_Get_log(XFetch_log *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_LOG_DATA);
    return Data;
}

void XFetch_log_InterruptGlobalEnable(XFetch_log *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_GIE, 1);
}

void XFetch_log_InterruptGlobalDisable(XFetch_log *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_GIE, 0);
}

void XFetch_log_InterruptEnable(XFetch_log *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_IER);
    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_IER, Register | Mask);
}

void XFetch_log_InterruptDisable(XFetch_log *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_IER);
    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_IER, Register & (~Mask));
}

void XFetch_log_InterruptClear(XFetch_log *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFetch_log_WriteReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_ISR, Mask);
}

u32 XFetch_log_InterruptGetEnabled(XFetch_log *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_IER);
}

u32 XFetch_log_InterruptGetStatus(XFetch_log *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFetch_log_ReadReg(InstancePtr->Axilites_BaseAddress, XFETCH_LOG_AXILITES_ADDR_ISR);
}

