/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_zdcbiureg_swreset.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/9/12 9:19a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:36:44 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_zdcbiureg_swreset.h $
 * 
 * Hydra_Software_Devel/2   5/9/12 9:19a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_ZDCBIUREG_SWRESET_H__
#define BCHP_ZDCBIUREG_SWRESET_H__

/***************************************************************************
 *ZDCBIUREG_SwReset - ZCPU BIU PUBLIC (CPU0) Range checker Registers
 ***************************************************************************/
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG 0x0041c700 /* ZDC Core1 Secure Soft Reset Handshake Register */
#define BCHP_ZDCBIUREG_SwReset_SECURE_SOFT_RESET_REG 0x0041c704 /* ZDC Core1 Secure Soft Reset Register */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR0 0x0041c708 /* ZDC Access Rights Violation Address0 Register */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 0x0041c70c /* ZDC Access Rights Violation Transaction Detail0 Register */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR1 0x0041c710 /* ZDC Access Rights Violation Address1 Register */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 0x0041c714 /* ZDC Access Rights Violation Transaction Detail1 Register */

/***************************************************************************
 *SECURE_RESET_HNDSHAKE_REG - ZDC Core1 Secure Soft Reset Handshake Register
 ***************************************************************************/
/* ZDCBIUREG_SwReset :: SECURE_RESET_HNDSHAKE_REG :: START [31:31] */
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_START_MASK 0x80000000
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_START_SHIFT 31
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_START_DEFAULT 0x00000000

/* ZDCBIUREG_SwReset :: SECURE_RESET_HNDSHAKE_REG :: SW_DONE [30:30] */
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_SW_DONE_MASK 0x40000000
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_SW_DONE_SHIFT 30
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_SW_DONE_DEFAULT 0x00000000

/* ZDCBIUREG_SwReset :: SECURE_RESET_HNDSHAKE_REG :: HW_DONE [29:29] */
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_HW_DONE_MASK 0x20000000
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_HW_DONE_SHIFT 29

/* ZDCBIUREG_SwReset :: SECURE_RESET_HNDSHAKE_REG :: reserved0 [28:00] */
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_reserved0_MASK 0x1fffffff
#define BCHP_ZDCBIUREG_SwReset_SECURE_RESET_HNDSHAKE_REG_reserved0_SHIFT 0

/***************************************************************************
 *SECURE_SOFT_RESET_REG - ZDC Core1 Secure Soft Reset Register
 ***************************************************************************/
/* ZDCBIUREG_SwReset :: SECURE_SOFT_RESET_REG :: CORE1_SOFT_RESET [31:31] */
#define BCHP_ZDCBIUREG_SwReset_SECURE_SOFT_RESET_REG_CORE1_SOFT_RESET_MASK 0x80000000
#define BCHP_ZDCBIUREG_SwReset_SECURE_SOFT_RESET_REG_CORE1_SOFT_RESET_SHIFT 31
#define BCHP_ZDCBIUREG_SwReset_SECURE_SOFT_RESET_REG_CORE1_SOFT_RESET_DEFAULT 0x00000000

/* ZDCBIUREG_SwReset :: SECURE_SOFT_RESET_REG :: reserved0 [30:00] */
#define BCHP_ZDCBIUREG_SwReset_SECURE_SOFT_RESET_REG_reserved0_MASK 0x7fffffff
#define BCHP_ZDCBIUREG_SwReset_SECURE_SOFT_RESET_REG_reserved0_SHIFT 0

/***************************************************************************
 *ZDC_ACCESS_RIGHT_VIOL_ADDR0 - ZDC Access Rights Violation Address0 Register
 ***************************************************************************/
/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_ADDR0 :: VIOL_ADDR [31:02] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR0_VIOL_ADDR_MASK 0xfffffffc
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR0_VIOL_ADDR_SHIFT 2
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR0_VIOL_ADDR_DEFAULT 0x00000000

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_ADDR0 :: reserved0 [01:00] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR0_reserved0_MASK 0x00000003
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR0_reserved0_SHIFT 0

/***************************************************************************
 *ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 - ZDC Access Rights Violation Transaction Detail0 Register
 ***************************************************************************/
/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: ERROR_VLD [31:31] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_ERROR_VLD_MASK 0x80000000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_ERROR_VLD_SHIFT 31

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: reserved0 [30:25] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved0_MASK 0x7e000000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved0_SHIFT 25

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: PROCESSOR_ID [24:24] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_PROCESSOR_ID_MASK 0x01000000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_PROCESSOR_ID_SHIFT 24

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: THREAD_ID [23:23] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_THREAD_ID_MASK 0x00800000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_THREAD_ID_SHIFT 23

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: INSTRUCTION_ACCESS [22:22] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_INSTRUCTION_ACCESS_MASK 0x00400000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_INSTRUCTION_ACCESS_SHIFT 22

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: reserved1 [21:16] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved1_MASK 0x003f0000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved1_SHIFT 16

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: REQUEST_SIZE [15:12] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_SIZE_MASK 0x0000f000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_SIZE_SHIFT 12

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: reserved2 [11:04] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved2_MASK 0x00000ff0
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_reserved2_SHIFT 4

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0 :: REQUEST_TYPE [03:00] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_TYPE_MASK 0x0000000f
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR0_REQUEST_TYPE_SHIFT 0

/***************************************************************************
 *ZDC_ACCESS_RIGHT_VIOL_ADDR1 - ZDC Access Rights Violation Address1 Register
 ***************************************************************************/
/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_ADDR1 :: VIOL_ADDR [31:02] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR1_VIOL_ADDR_MASK 0xfffffffc
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR1_VIOL_ADDR_SHIFT 2
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR1_VIOL_ADDR_DEFAULT 0x00000000

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_ADDR1 :: reserved0 [01:00] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR1_reserved0_MASK 0x00000003
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_ADDR1_reserved0_SHIFT 0

/***************************************************************************
 *ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 - ZDC Access Rights Violation Transaction Detail1 Register
 ***************************************************************************/
/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: ERROR_VLD [31:31] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_ERROR_VLD_MASK 0x80000000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_ERROR_VLD_SHIFT 31

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: reserved0 [30:25] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved0_MASK 0x7e000000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved0_SHIFT 25

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: PROCESSOR_ID [24:24] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_PROCESSOR_ID_MASK 0x01000000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_PROCESSOR_ID_SHIFT 24

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: THREAD_ID [23:23] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_THREAD_ID_MASK 0x00800000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_THREAD_ID_SHIFT 23

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: INSTRUCTION_ACCESS [22:22] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_INSTRUCTION_ACCESS_MASK 0x00400000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_INSTRUCTION_ACCESS_SHIFT 22

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: reserved1 [21:16] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved1_MASK 0x003f0000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved1_SHIFT 16

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: REQUEST_SIZE [15:12] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_SIZE_MASK 0x0000f000
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_SIZE_SHIFT 12

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: reserved2 [11:04] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved2_MASK 0x00000ff0
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_reserved2_SHIFT 4

/* ZDCBIUREG_SwReset :: ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1 :: REQUEST_TYPE [03:00] */
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_TYPE_MASK 0x0000000f
#define BCHP_ZDCBIUREG_SwReset_ZDC_ACCESS_RIGHT_VIOL_DETAIL_ADDR1_REQUEST_TYPE_SHIFT 0

#endif /* #ifndef BCHP_ZDCBIUREG_SWRESET_H__ */

/* End of File */
