==============================================================
File generated on Wed Jan 17 21:15:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.020 ; gain = 18.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.020 ; gain = 18.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.328 ; gain = 19.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.582 ; gain = 19.898
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ti_spi_if' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:4).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:63) in function 'ti_spi_if' completely: variable loop bound.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.516 ; gain = 41.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.516 ; gain = 41.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.822 seconds; current allocated memory: 77.196 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 77.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 1.523 seconds; current allocated memory: 78.122 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.180 ; gain = 42.496
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 7.649 seconds; peak allocated memory: 78.122 MB.
==============================================================
File generated on Wed Jan 17 21:15:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Jan 17 22:00:58 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:1:
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:66:39: error: subscripted value is not an array, pointer, or vector
 Update_Byte_Delay[1] = Update_Byte_In[0];
                        ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:67:43: error: subscripted value is not an array, pointer, or vector
 Update_String_Delay[1] = Update_String_In[0];
                          ~~~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:68:16: error: subscripted value is not an array, pointer, or vector
 Update_Byte_In[0] = Update_Byte_In;
 ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:69:18: error: subscripted value is not an array, pointer, or vector
 Update_String_In[0] = Update_String_In;
 ~~~~~~~~~~~~~~~~^~
4 errors generated.
==============================================================
File generated on Wed Jan 17 22:01:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:1:
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:66:39: error: subscripted value is not an array, pointer, or vector
 Update_Byte_Delay[1] = Update_Byte_In[0];
                        ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:67:43: error: subscripted value is not an array, pointer, or vector
 Update_String_Delay[1] = Update_String_In[0];
                          ~~~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:68:16: error: subscripted value is not an array, pointer, or vector
 Update_Byte_In[0] = Update_Byte_In;
 ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:69:18: error: subscripted value is not an array, pointer, or vector
 Update_String_In[0] = Update_String_In;
 ~~~~~~~~~~~~~~~~^~
4 errors generated.
==============================================================
File generated on Wed Jan 17 22:01:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:1:
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:66:39: error: subscripted value is not an array, pointer, or vector
 Update_Byte_Delay[1] = Update_Byte_In[0];
                        ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:67:43: error: subscripted value is not an array, pointer, or vector
 Update_String_Delay[1] = Update_String_In[0];
                          ~~~~~~~~~~~~~~~~^~
2 errors generated.
==============================================================
File generated on Wed Jan 17 22:02:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:1:
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:64:35: error: subscripted value is not an array, pointer, or vector
 *Update_Byte_Out = Update_Byte_In[0] && !Update_Byte_Delay[1];
                    ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:65:39: error: subscripted value is not an array, pointer, or vector
 *Update_String_Out = Update_String_In[0] && !Update_String_Delay[1];
                      ~~~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:66:39: error: subscripted value is not an array, pointer, or vector
 Update_Byte_Delay[1] = Update_Byte_In[0];
                        ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:67:43: error: subscripted value is not an array, pointer, or vector
 Update_String_Delay[1] = Update_String_In[0];
                          ~~~~~~~~~~~~~~~~^~
4 errors generated.
==============================================================
File generated on Wed Jan 17 22:02:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:1:
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:64:35: error: subscripted value is not an array, pointer, or vector
 *Update_Byte_Out = Update_Byte_In[0] && !Update_Byte_Delay[1];
                    ~~~~~~~~~~~~~~^~
TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:65:39: error: subscripted value is not an array, pointer, or vector
 *Update_String_Out = Update_String_In[0] && !Update_String_Delay[1];
                      ~~~~~~~~~~~~~~~~^~
2 errors generated.
==============================================================
File generated on Wed Jan 17 22:02:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.898 ; gain = 17.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.898 ; gain = 17.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.473 ; gain = 19.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.730 ; gain = 19.273
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:84:2) in function 'ti_spi_if'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 126.176 ; gain = 40.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.176 ; gain = 40.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.8 seconds; current allocated memory: 76.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 77.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 2.925 seconds; current allocated memory: 77.854 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 126.957 ; gain = 41.500
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 14.126 seconds; peak allocated memory: 77.854 MB.
==============================================================
File generated on Wed Jan 17 22:03:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Jan 17 22:05:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.910 ; gain = 17.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.910 ; gain = 17.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.590 ; gain = 19.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.844 ; gain = 19.836
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:86:2) in function 'ti_spi_if'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 125.793 ; gain = 40.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 125.793 ; gain = 40.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.809 seconds; current allocated memory: 76.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 77.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 1.593 seconds; current allocated memory: 77.902 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 126.867 ; gain = 41.859
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 11.561 seconds; peak allocated memory: 77.902 MB.
==============================================================
File generated on Wed Jan 17 22:05:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Jan 17 22:17:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.219 ; gain = 18.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.219 ; gain = 18.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.523 ; gain = 19.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.777 ; gain = 19.562
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:86:2) in function 'ti_spi_if'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 126.238 ; gain = 41.023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 126.238 ; gain = 41.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.922 seconds; current allocated memory: 76.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 77.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 2.798 seconds; current allocated memory: 77.913 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 127.066 ; gain = 41.852
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 16.6 seconds; peak allocated memory: 77.913 MB.
==============================================================
File generated on Wed Jan 17 22:18:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Jan 17 22:50:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.086 ; gain = 17.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.086 ; gain = 17.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.887 ; gain = 19.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.887 ; gain = 19.477
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ti_spi_if' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c:4).
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c:67) in function 'ti_spi_if' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 126.594 ; gain = 41.184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.594 ; gain = 41.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.637 seconds; current allocated memory: 77.309 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 77.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 78.376 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 128.074 ; gain = 42.664
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 12.462 seconds; peak allocated memory: 78.376 MB.
==============================================================
File generated on Wed Jan 17 22:50:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Jan 19 23:42:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.305 ; gain = 17.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.305 ; gain = 17.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.691 ; gain = 19.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.945 ; gain = 19.562
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c:86:3) in function 'ti_spi_if'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.375 ; gain = 40.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.375 ; gain = 40.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.198 seconds; current allocated memory: 77.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 77.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 78.001 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 126.961 ; gain = 41.578
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 9.607 seconds; peak allocated memory: 78.001 MB.
==============================================================
File generated on Fri Jan 19 23:42:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Feb 22 23:16:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.629 ; gain = 18.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.629 ; gain = 18.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.824 ; gain = 19.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.078 ; gain = 19.621
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c:86:3) in function 'ti_spi_if'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.398 ; gain = 40.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.398 ; gain = 40.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.3 seconds; current allocated memory: 77.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 77.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 78.014 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 127.078 ; gain = 41.621
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 10 seconds; peak allocated memory: 78.014 MB.
==============================================================
File generated on Thu Feb 22 23:18:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Feb 23 00:10:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.297 ; gain = 40.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.297 ; gain = 40.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.801 ; gain = 41.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 105.055 ; gain = 42.023
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:77:2) in function 'ti_spi_if'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 126.434 ; gain = 63.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 126.434 ; gain = 63.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
WARNING: [SCHED 204-68] The II Violation in module 'ti_spi_if': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:97) and s_axi read on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:77).
WARNING: [SCHED 204-68] The II Violation in module 'ti_spi_if': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:123) and s_axi read on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:77).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.514 seconds; current allocated memory: 77.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 77.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/FifoByteNum_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RDY_ForceLowConditio' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'FifoByteNum_PS', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 78.604 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 128.281 ; gain = 65.250
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 11.455 seconds; peak allocated memory: 78.604 MB.
==============================================================
File generated on Fri Feb 23 00:10:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Feb 23 00:11:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Feb 23 00:13:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.379 ; gain = 18.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.379 ; gain = 18.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.824 ; gain = 19.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 105.078 ; gain = 19.816
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:77:2) in function 'ti_spi_if'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.586 ; gain = 41.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.586 ; gain = 41.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
WARNING: [SCHED 204-68] The II Violation in module 'ti_spi_if': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:97) and s_axi read on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:77).
WARNING: [SCHED 204-68] The II Violation in module 'ti_spi_if': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:123) and s_axi read on port 'MISO_Sel' (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:77).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.378 seconds; current allocated memory: 77.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 77.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/FifoByteNum_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'RDY_ForceLowConditio' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'FifoByteNum_PS', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 78.604 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 128.516 ; gain = 43.254
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 8.533 seconds; peak allocated memory: 78.604 MB.
==============================================================
File generated on Fri Feb 23 00:13:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Fri Feb 23 00:36:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.574 ; gain = 18.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.574 ; gain = 18.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 104.871 ; gain = 19.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 105.125 ; gain = 20.098
INFO: [XFORM 203-101] Partitioning array 'Update_Byte_Delay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Update_String_Delay'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c:115:2) in function 'ti_spi_if'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 126.426 ; gain = 41.398
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.426 ; gain = 41.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ti_spi_if' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ti_spi_if'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.805 seconds; current allocated memory: 77.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 77.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ti_spi_if' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Ctrl_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/FifoByteNum_PS' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringUpdate' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/StringLen' to 's_axilite & ap_vld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_Sel' to 's_axilite & ap_ovld' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_data' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MOSI_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/MISO_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'MISO_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_In' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_Byte_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_Byte_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/Update_String_Out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'Update_String_Out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/RDY_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'RDY_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_SET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_SET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ti_spi_if/INH_RESET' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'INH_RESET' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ti_spi_if' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_Byte_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Update_String_Delay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ByteCnt' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'FifoByteNum_PS', 'StringUpdate', 'StringLen', 'MISO_Sel', 'MOSI_data' and 'MISO_data' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ti_spi_if'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 78.076 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 127.133 ; gain = 42.105
INFO: [SYSC 207-301] Generating SystemC RTL for ti_spi_if.
INFO: [VHDL 208-304] Generating VHDL RTL for ti_spi_if.
INFO: [VLOG 209-307] Generating Verilog RTL for ti_spi_if.
INFO: [HLS 200-112] Total elapsed time: 9.645 seconds; peak allocated memory: 78.076 MB.
==============================================================
File generated on Fri Feb 23 00:37:05 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
