#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sat Dec 23 21:44:24 2023
# Process ID: 27064
# Current directory: D:/FPGAdemo/CPUdemo_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19412 D:\FPGAdemo\CPUdemo_4\CPUdemo_4.xpr
# Log file: D:/FPGAdemo/CPUdemo_4/vivado.log
# Journal file: D:/FPGAdemo/CPUdemo_4\vivado.jou
# Running On: LAPTOP-T2VDSBIN, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 14888 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGAdemo/CPUdemo_4/CPUdemo_4.xpr
update_compile_order -fileset sources_1
launch_simulation
source simcpu.tcl
relaunch_sim
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
close [ open D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/sources_1/new/IF_ID.v w ]
add_files D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/sources_1/new/IF_ID.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close [ open D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/sources_1/new/HDU.v w ]
add_files D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/sources_1/new/HDU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
close [ open D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/sources_1/new/id_ex.v w ]
add_files D:/FPGAdemo/CPUdemo_4/CPUdemo_4.srcs/sources_1/new/id_ex.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source simcpu.tcl
relaunch_sim
