Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:42:19 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : mkSMAdapter4B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.199ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/ram3/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_0_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.075ns (48.937%)  route 1.122ns (51.063%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    size_fifoc/fifo_1/ram3/wciS0_Clk_IBUF_BUFG
                                                                      r  size_fifoc/fifo_1/ram3/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[9])
                                                      0.973     2.109 r  size_fifoc/fifo_1/ram3/mem_reg_bram_0/DOUTADOUT[9]
                         net (fo=3, unplaced)         0.270     2.378    size_fifoc/fifo_1/ram3/wsiS_reqFifo__D_OUT[9]
                                                                      r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.412 r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_3/O
                         net (fo=1, unplaced)         0.291     2.703    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[9]_i_3
                                                                      r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.737 f  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_2/O
                         net (fo=1, unplaced)         0.291     3.028    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[9]_i_2
                                                                      f  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.062 r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_1/O
                         net (fo=1, unplaced)         0.270     3.332    wsiM_reqFifo_q_0__D_IN[9]
                         FDSE                                         r  wsiM_reqFifo_q_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_0_reg[9]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_D)        0.047     2.134    wsiM_reqFifo_q_0_reg[9]
  -------------------------------------------------------------------
                         required time                          2.134    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                 -1.199    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/ram3/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_0_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.069ns (48.797%)  route 1.122ns (51.203%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    size_fifoc/fifo_1/ram3/wciS0_Clk_IBUF_BUFG
                                                                      r  size_fifoc/fifo_1/ram3/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[11])
                                                      0.967     2.103 r  size_fifoc/fifo_1/ram3/mem_reg_bram_0/DOUTADOUT[11]
                         net (fo=3, unplaced)         0.270     2.372    size_fifoc/fifo_1/ram3/wsiS_reqFifo__D_OUT[11]
                                                                      r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_4/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.406 r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_4/O
                         net (fo=1, unplaced)         0.291     2.697    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[11]_i_4
                                                                      r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_3/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.731 f  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_3/O
                         net (fo=1, unplaced)         0.291     3.022    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[11]_i_3
                                                                      f  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     3.056 r  size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_1/O
                         net (fo=1, unplaced)         0.270     3.326    wsiM_reqFifo_q_0__D_IN[11]
                         FDSE                                         r  wsiM_reqFifo_q_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_0_reg[11]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_D)        0.047     2.134    wsiM_reqFifo_q_0_reg[11]
  -------------------------------------------------------------------
                         required time                          2.134    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[11]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[11]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[13]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[13]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[15]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[15]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[17]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[17]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[19]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[19]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[21]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[21]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[23]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[23]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 unrollCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.273ns (13.549%)  route 1.742ns (86.451%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 1.791 - 1.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.270     1.136    wciS0_Clk_IBUF_BUFG
                                                                      r  unrollCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  unrollCnt_reg[1]/Q
                         net (fo=7, unplaced)         0.272     1.511    n_0_unrollCnt_reg[1]
                                                                      r  unrollCnt[10]_i_2/I2
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.545 r  unrollCnt[10]_i_2/O
                         net (fo=7, unplaced)         0.291     1.836    n_0_unrollCnt[10]_i_2
                                                                      r  unrollCnt[15]_i_6/I5
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.870 r  unrollCnt[15]_i_6/O
                         net (fo=7, unplaced)         0.291     2.161    n_0_unrollCnt[15]_i_6
                                                                      r  wsiM_reqFifo_c_r[1]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.195 f  wsiM_reqFifo_c_r[1]_i_3/O
                         net (fo=183, unplaced)       0.309     2.504    n_0_wsiM_reqFifo_c_r[1]_i_3
                                                                      f  wsiM_reqFifo_q_1[59]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.538 r  wsiM_reqFifo_q_1[59]_i_3/O
                         net (fo=7, unplaced)         0.309     2.847    n_0_wsiM_reqFifo_q_1[59]_i_3
                                                                      r  wsiM_reqFifo_q_1[59]_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.034     2.881 r  wsiM_reqFifo_q_1[59]_i_1/O
                         net (fo=58, unplaced)        0.270     3.150    wsiM_reqFifo_q_1__EN
                         FDSE                                         r  wsiM_reqFifo_q_1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000 r  
                                                      0.000     1.000 r  wciS0_Clk
                         net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
                                                                      r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.219 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.219    wciS0_Clk_IBUF_inst/OUT
                                                                      r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.219 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.476    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     1.535 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=805, unplaced)       0.256     1.791    wciS0_Clk_IBUF_BUFG
                                                                      r  wsiM_reqFifo_q_1_reg[25]/C
                         clock pessimism              0.331     2.122    
                         clock uncertainty           -0.035     2.087    
                         FDSE (Setup_FDSE_C_CE)      -0.038     2.049    wsiM_reqFifo_q_1_reg[25]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 -1.102    




