#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 12 13:26:26 2017
# Process ID: 9428
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19320 C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula6\aula6\ex4\ex4.xpr
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/vivado.log
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.xpr
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ex4.bd}
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ex4.bd] -top
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ex4.bd}
create_project Ex4 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
update_ip_catalog -rebuild
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {0.5 -281 -298} [get_bd_cells clock_divider_0]
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
create_bd_port -dir I -type rst btnC
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnC]
set_property location {-409 -402} [get_bd_ports btnC]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 -306 -473} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clock_divider_0/reset]
current_project ex4
startgroup
current_project Ex4
create_bd_cell -type ip -vlnv xilinx.com:user:ramControl:1.0 ramControl_0
endgroup
set_property location {3.5 198 -296} [get_bd_cells ramControl_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins ramControl_0/clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins ramControl_0/rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property location {3.5 96 -102} [get_bd_cells c_counter_binary_0]
set_property location {3 90 -159} [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins c_counter_binary_0/CLK]
startgroup
set_property -dict [list CONFIG.Output_Width {2}] [get_bd_cells c_counter_binary_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {5.5 439 -173} [get_bd_cells blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {3} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula6_ex4.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins blk_mem_gen_0/addra]
current_project ex4
current_project Ex4
connect_bd_net [get_bd_pins ramControl_0/clk_d] [get_bd_pins blk_mem_gen_0/clka]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wordToRegisto:1.0 wordToRegisto_0
endgroup
set_property location {6 577 -365} [get_bd_cells wordToRegisto_0]
set_property location {5.5 703 -359} [get_bd_cells wordToRegisto_0]
current_project ex4
current_project Ex4
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins wordToRegisto_0/word]
current_project ex4
current_project Ex4
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins wordToRegisto_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AverageFSM:1.0 AverageFSM_0
endgroup
set_property location {7 836 -186} [get_bd_cells AverageFSM_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {7.5 1124 -363} [get_bd_cells EightDisplayControl_0]
current_project ex4
current_project Ex4
current_project ex4
startgroup
current_project Ex4
set_property -dict [list CONFIG.n_words {2}] [get_bd_cells wordToRegisto_0]
endgroup
connect_bd_net [get_bd_pins wordToRegisto_0/words_conc] [get_bd_pins AverageFSM_0/inp]
connect_bd_net [get_bd_ports btnC] [get_bd_pins AverageFSM_0/btnC]
current_project ex4
current_project Ex4
connect_bd_net [get_bd_ports clk] [get_bd_pins AverageFSM_0/clk]
current_project ex4
current_project Ex4
set_property location {7.5 1381 -313} [get_bd_cells EightDisplayControl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {6.5 1082 -193} [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_FROM {3} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
set_property location {7.5 1123 -156} [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {7 1122 -248} [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins AverageFSM_0/dataOut] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins AverageFSM_0/dataOut] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins EightDisplayControl_0/near_rightR]
current_project ex4
current_project Ex4
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDisplayControl_0/clk]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {7 1006 -493} [get_bd_cells xlconstant_1]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/near_leftR]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/leftR]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/rightL]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/near_rightL]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/near_leftL]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins EightDisplayControl_0/leftL]
save_bd_design
create_bd_port -dir O -from 7 -to 0 an
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
set_property location {1744 -373} [get_bd_ports an]
create_bd_port -dir O -from 6 -to 0 seg
set_property location {1630 -285} [get_bd_ports seg]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clock_divider_0_0_synth_1 design_1_xlconstant_0_0_synth_1 design_1_ramControl_0_0_synth_1 design_1_c_counter_binary_0_0_synth_1 design_1_blk_mem_gen_0_0_synth_1 design_1_wordToRegisto_0_0_synth_1 design_1_AverageFSM_0_0_synth_1 design_1_EightDisplayControl_0_0_synth_1 design_1_xlslice_0_0_synth_1 design_1_xlslice_0_1_synth_1 design_1_xlconstant_1_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/design_1.bd}
current_project ex4
close_project
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
