# comp300-fa21-p4

Build, test, document, and illustrate a hardware peripheral multiplexed 7-segment display on a Verilog RISC-V processor.  Demonstrate the operation of the peripheral with a Countdown Timer. 

Report due December 13, Final Slot

Slides - https://docs.google.com/presentation/d/1xetSX4kJ9F3bE1YcjQitC_N1cwSJLVJ_qxzWN5nz7jA/edit?usp=sharing

Written Report -

Panapto Video - 
