
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004600  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404600  00404600  00014600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  00404608  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000168  2040086c  00404e74  0002086c  2**2
                  ALLOC
  4 .stack        00002004  204009d4  00404fdc  0002086c  2**0
                  ALLOC
  5 .heap         00000200  204029d8  00406fe0  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000f2d8  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000025b3  00000000  00000000  0002fbcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005d63  00000000  00000000  0003217e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c08  00000000  00000000  00037ee1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bd0  00000000  00000000  00038ae9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001faa7  00000000  00000000  000396b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000cf10  00000000  00000000  00059160  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c266  00000000  00000000  00066070  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000264c  00000000  00000000  000f22d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204029d8 	.word	0x204029d8
  400004:	00401171 	.word	0x00401171
  400008:	0040116d 	.word	0x0040116d
  40000c:	0040116d 	.word	0x0040116d
  400010:	0040116d 	.word	0x0040116d
  400014:	0040116d 	.word	0x0040116d
  400018:	0040116d 	.word	0x0040116d
	...
  40002c:	0040116d 	.word	0x0040116d
  400030:	0040116d 	.word	0x0040116d
  400034:	00000000 	.word	0x00000000
  400038:	0040116d 	.word	0x0040116d
  40003c:	0040116d 	.word	0x0040116d
  400040:	0040116d 	.word	0x0040116d
  400044:	0040116d 	.word	0x0040116d
  400048:	00400391 	.word	0x00400391
  40004c:	0040116d 	.word	0x0040116d
  400050:	0040116d 	.word	0x0040116d
  400054:	0040116d 	.word	0x0040116d
  400058:	0040116d 	.word	0x0040116d
  40005c:	0040116d 	.word	0x0040116d
  400060:	0040116d 	.word	0x0040116d
  400064:	00000000 	.word	0x00000000
  400068:	00400e49 	.word	0x00400e49
  40006c:	00400e5d 	.word	0x00400e5d
  400070:	00400e71 	.word	0x00400e71
  400074:	0040116d 	.word	0x0040116d
  400078:	0040116d 	.word	0x0040116d
  40007c:	0040116d 	.word	0x0040116d
  400080:	00400e85 	.word	0x00400e85
  400084:	00400e99 	.word	0x00400e99
  400088:	0040116d 	.word	0x0040116d
  40008c:	0040116d 	.word	0x0040116d
  400090:	0040116d 	.word	0x0040116d
  400094:	0040116d 	.word	0x0040116d
  400098:	0040116d 	.word	0x0040116d
  40009c:	0040116d 	.word	0x0040116d
  4000a0:	00400369 	.word	0x00400369
  4000a4:	0040116d 	.word	0x0040116d
  4000a8:	0040116d 	.word	0x0040116d
  4000ac:	0040116d 	.word	0x0040116d
  4000b0:	0040116d 	.word	0x0040116d
  4000b4:	00400d65 	.word	0x00400d65
  4000b8:	0040116d 	.word	0x0040116d
  4000bc:	0040116d 	.word	0x0040116d
  4000c0:	0040116d 	.word	0x0040116d
  4000c4:	0040116d 	.word	0x0040116d
  4000c8:	0040116d 	.word	0x0040116d
  4000cc:	0040116d 	.word	0x0040116d
  4000d0:	00000000 	.word	0x00000000
  4000d4:	0040116d 	.word	0x0040116d
  4000d8:	00000000 	.word	0x00000000
  4000dc:	0040116d 	.word	0x0040116d
  4000e0:	00400d79 	.word	0x00400d79
  4000e4:	0040116d 	.word	0x0040116d
  4000e8:	0040116d 	.word	0x0040116d
  4000ec:	0040116d 	.word	0x0040116d
  4000f0:	0040116d 	.word	0x0040116d
  4000f4:	0040116d 	.word	0x0040116d
  4000f8:	0040116d 	.word	0x0040116d
  4000fc:	0040116d 	.word	0x0040116d
  400100:	0040116d 	.word	0x0040116d
  400104:	0040116d 	.word	0x0040116d
  400108:	0040116d 	.word	0x0040116d
  40010c:	0040116d 	.word	0x0040116d
  400110:	0040116d 	.word	0x0040116d
	...
  400120:	0040116d 	.word	0x0040116d
  400124:	0040116d 	.word	0x0040116d
  400128:	0040116d 	.word	0x0040116d
  40012c:	0040116d 	.word	0x0040116d
  400130:	0040116d 	.word	0x0040116d
  400134:	00000000 	.word	0x00000000
  400138:	0040116d 	.word	0x0040116d
  40013c:	0040116d 	.word	0x0040116d

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	00404608 	.word	0x00404608

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400870 	.word	0x20400870
  400190:	00404608 	.word	0x00404608
  400194:	00404608 	.word	0x00404608
  400198:	00000000 	.word	0x00000000

0040019c <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40019c:	4b04      	ldr	r3, [pc, #16]	; (4001b0 <AFEC_Temp_callback+0x14>)
  40019e:	220b      	movs	r2, #11
  4001a0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001a2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001a4:	4b03      	ldr	r3, [pc, #12]	; (4001b4 <AFEC_Temp_callback+0x18>)
  4001a6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001a8:	2201      	movs	r2, #1
  4001aa:	4b03      	ldr	r3, [pc, #12]	; (4001b8 <AFEC_Temp_callback+0x1c>)
  4001ac:	701a      	strb	r2, [r3, #0]
  4001ae:	4770      	bx	lr
  4001b0:	4003c000 	.word	0x4003c000
  4001b4:	2040088c 	.word	0x2040088c
  4001b8:	20400888 	.word	0x20400888

004001bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001be:	b083      	sub	sp, #12
  4001c0:	4605      	mov	r5, r0
  4001c2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001c4:	2300      	movs	r3, #0
  4001c6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001c8:	4b29      	ldr	r3, [pc, #164]	; (400270 <usart_serial_getchar+0xb4>)
  4001ca:	4298      	cmp	r0, r3
  4001cc:	d107      	bne.n	4001de <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4001ce:	461f      	mov	r7, r3
  4001d0:	4e28      	ldr	r6, [pc, #160]	; (400274 <usart_serial_getchar+0xb8>)
  4001d2:	4621      	mov	r1, r4
  4001d4:	4638      	mov	r0, r7
  4001d6:	47b0      	blx	r6
  4001d8:	2800      	cmp	r0, #0
  4001da:	d1fa      	bne.n	4001d2 <usart_serial_getchar+0x16>
  4001dc:	e015      	b.n	40020a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b26      	ldr	r3, [pc, #152]	; (400278 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d107      	bne.n	4001f4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4001e4:	461f      	mov	r7, r3
  4001e6:	4e23      	ldr	r6, [pc, #140]	; (400274 <usart_serial_getchar+0xb8>)
  4001e8:	4621      	mov	r1, r4
  4001ea:	4638      	mov	r0, r7
  4001ec:	47b0      	blx	r6
  4001ee:	2800      	cmp	r0, #0
  4001f0:	d1fa      	bne.n	4001e8 <usart_serial_getchar+0x2c>
  4001f2:	e015      	b.n	400220 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001f4:	4b21      	ldr	r3, [pc, #132]	; (40027c <usart_serial_getchar+0xc0>)
  4001f6:	4298      	cmp	r0, r3
  4001f8:	d107      	bne.n	40020a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  4001fa:	461f      	mov	r7, r3
  4001fc:	4e1d      	ldr	r6, [pc, #116]	; (400274 <usart_serial_getchar+0xb8>)
  4001fe:	4621      	mov	r1, r4
  400200:	4638      	mov	r0, r7
  400202:	47b0      	blx	r6
  400204:	2800      	cmp	r0, #0
  400206:	d1fa      	bne.n	4001fe <usart_serial_getchar+0x42>
  400208:	e017      	b.n	40023a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40020a:	4b1d      	ldr	r3, [pc, #116]	; (400280 <usart_serial_getchar+0xc4>)
  40020c:	429d      	cmp	r5, r3
  40020e:	d107      	bne.n	400220 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400210:	461f      	mov	r7, r3
  400212:	4e18      	ldr	r6, [pc, #96]	; (400274 <usart_serial_getchar+0xb8>)
  400214:	4621      	mov	r1, r4
  400216:	4638      	mov	r0, r7
  400218:	47b0      	blx	r6
  40021a:	2800      	cmp	r0, #0
  40021c:	d1fa      	bne.n	400214 <usart_serial_getchar+0x58>
  40021e:	e019      	b.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400220:	4b18      	ldr	r3, [pc, #96]	; (400284 <usart_serial_getchar+0xc8>)
  400222:	429d      	cmp	r5, r3
  400224:	d109      	bne.n	40023a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400226:	461e      	mov	r6, r3
  400228:	4d17      	ldr	r5, [pc, #92]	; (400288 <usart_serial_getchar+0xcc>)
  40022a:	a901      	add	r1, sp, #4
  40022c:	4630      	mov	r0, r6
  40022e:	47a8      	blx	r5
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400234:	9b01      	ldr	r3, [sp, #4]
  400236:	7023      	strb	r3, [r4, #0]
  400238:	e018      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40023a:	4b14      	ldr	r3, [pc, #80]	; (40028c <usart_serial_getchar+0xd0>)
  40023c:	429d      	cmp	r5, r3
  40023e:	d109      	bne.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400240:	461e      	mov	r6, r3
  400242:	4d11      	ldr	r5, [pc, #68]	; (400288 <usart_serial_getchar+0xcc>)
  400244:	a901      	add	r1, sp, #4
  400246:	4630      	mov	r0, r6
  400248:	47a8      	blx	r5
  40024a:	2800      	cmp	r0, #0
  40024c:	d1fa      	bne.n	400244 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  40024e:	9b01      	ldr	r3, [sp, #4]
  400250:	7023      	strb	r3, [r4, #0]
  400252:	e00b      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400254:	4b0e      	ldr	r3, [pc, #56]	; (400290 <usart_serial_getchar+0xd4>)
  400256:	429d      	cmp	r5, r3
  400258:	d108      	bne.n	40026c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d0a      	ldr	r5, [pc, #40]	; (400288 <usart_serial_getchar+0xcc>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40026c:	b003      	add	sp, #12
  40026e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400270:	400e0800 	.word	0x400e0800
  400274:	0040103d 	.word	0x0040103d
  400278:	400e0a00 	.word	0x400e0a00
  40027c:	400e1a00 	.word	0x400e1a00
  400280:	400e1c00 	.word	0x400e1c00
  400284:	40024000 	.word	0x40024000
  400288:	00401155 	.word	0x00401155
  40028c:	40028000 	.word	0x40028000
  400290:	4002c000 	.word	0x4002c000

00400294 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400298:	4b2a      	ldr	r3, [pc, #168]	; (400344 <usart_serial_putchar+0xb0>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461e      	mov	r6, r3
  4002a0:	4d29      	ldr	r5, [pc, #164]	; (400348 <usart_serial_putchar+0xb4>)
  4002a2:	4621      	mov	r1, r4
  4002a4:	4630      	mov	r0, r6
  4002a6:	47a8      	blx	r5
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1fa      	bne.n	4002a2 <usart_serial_putchar+0xe>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002b0:	4b26      	ldr	r3, [pc, #152]	; (40034c <usart_serial_putchar+0xb8>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b6:	461e      	mov	r6, r3
  4002b8:	4d23      	ldr	r5, [pc, #140]	; (400348 <usart_serial_putchar+0xb4>)
  4002ba:	4621      	mov	r1, r4
  4002bc:	4630      	mov	r0, r6
  4002be:	47a8      	blx	r5
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1fa      	bne.n	4002ba <usart_serial_putchar+0x26>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b21      	ldr	r3, [pc, #132]	; (400350 <usart_serial_putchar+0xbc>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	461e      	mov	r6, r3
  4002d0:	4d1d      	ldr	r5, [pc, #116]	; (400348 <usart_serial_putchar+0xb4>)
  4002d2:	4621      	mov	r1, r4
  4002d4:	4630      	mov	r0, r6
  4002d6:	47a8      	blx	r5
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1fa      	bne.n	4002d2 <usart_serial_putchar+0x3e>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002e0:	4b1c      	ldr	r3, [pc, #112]	; (400354 <usart_serial_putchar+0xc0>)
  4002e2:	4298      	cmp	r0, r3
  4002e4:	d108      	bne.n	4002f8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002e6:	461e      	mov	r6, r3
  4002e8:	4d17      	ldr	r5, [pc, #92]	; (400348 <usart_serial_putchar+0xb4>)
  4002ea:	4621      	mov	r1, r4
  4002ec:	4630      	mov	r0, r6
  4002ee:	47a8      	blx	r5
  4002f0:	2800      	cmp	r0, #0
  4002f2:	d1fa      	bne.n	4002ea <usart_serial_putchar+0x56>
		return 1;
  4002f4:	2001      	movs	r0, #1
  4002f6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f8:	4b17      	ldr	r3, [pc, #92]	; (400358 <usart_serial_putchar+0xc4>)
  4002fa:	4298      	cmp	r0, r3
  4002fc:	d108      	bne.n	400310 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d16      	ldr	r5, [pc, #88]	; (40035c <usart_serial_putchar+0xc8>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x6e>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400310:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0xcc>)
  400312:	4298      	cmp	r0, r3
  400314:	d108      	bne.n	400328 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400316:	461e      	mov	r6, r3
  400318:	4d10      	ldr	r5, [pc, #64]	; (40035c <usart_serial_putchar+0xc8>)
  40031a:	4621      	mov	r1, r4
  40031c:	4630      	mov	r0, r6
  40031e:	47a8      	blx	r5
  400320:	2800      	cmp	r0, #0
  400322:	d1fa      	bne.n	40031a <usart_serial_putchar+0x86>
		return 1;
  400324:	2001      	movs	r0, #1
  400326:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400328:	4b0e      	ldr	r3, [pc, #56]	; (400364 <usart_serial_putchar+0xd0>)
  40032a:	4298      	cmp	r0, r3
  40032c:	d108      	bne.n	400340 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  40032e:	461e      	mov	r6, r3
  400330:	4d0a      	ldr	r5, [pc, #40]	; (40035c <usart_serial_putchar+0xc8>)
  400332:	4621      	mov	r1, r4
  400334:	4630      	mov	r0, r6
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	d1fa      	bne.n	400332 <usart_serial_putchar+0x9e>
		return 1;
  40033c:	2001      	movs	r0, #1
  40033e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400340:	2000      	movs	r0, #0
}
  400342:	bd70      	pop	{r4, r5, r6, pc}
  400344:	400e0800 	.word	0x400e0800
  400348:	00401029 	.word	0x00401029
  40034c:	400e0a00 	.word	0x400e0a00
  400350:	400e1a00 	.word	0x400e1a00
  400354:	400e1c00 	.word	0x400e1c00
  400358:	40024000 	.word	0x40024000
  40035c:	0040113d 	.word	0x0040113d
  400360:	40028000 	.word	0x40028000
  400364:	4002c000 	.word	0x4002c000

00400368 <TC1_Handler>:
/************************************************************************/

/**
 *  Interrupt handler for TC1 interrupt. 
 */
void TC1_Handler(void){
  400368:	b500      	push	{lr}
  40036a:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupção foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  40036c:	2101      	movs	r1, #1
  40036e:	4805      	ldr	r0, [pc, #20]	; (400384 <TC1_Handler+0x1c>)
  400370:	4b05      	ldr	r3, [pc, #20]	; (400388 <TC1_Handler+0x20>)
  400372:	4798      	blx	r3
  400374:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400376:	9b01      	ldr	r3, [sp, #4]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  400378:	2202      	movs	r2, #2
  40037a:	4b04      	ldr	r3, [pc, #16]	; (40038c <TC1_Handler+0x24>)
  40037c:	601a      	str	r2, [r3, #0]
	
	afec_start_software_conversion(AFEC0);
	
}
  40037e:	b003      	add	sp, #12
  400380:	f85d fb04 	ldr.w	pc, [sp], #4
  400384:	4000c000 	.word	0x4000c000
  400388:	004007fd 	.word	0x004007fd
  40038c:	4003c000 	.word	0x4003c000

00400390 <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  400390:	b508      	push	{r3, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  400392:	4805      	ldr	r0, [pc, #20]	; (4003a8 <RTC_Handler+0x18>)
  400394:	4b05      	ldr	r3, [pc, #20]	; (4003ac <RTC_Handler+0x1c>)
  400396:	4798      	blx	r3

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  400398:	f010 0f04 	tst.w	r0, #4
  40039c:	d003      	beq.n	4003a6 <RTC_Handler+0x16>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40039e:	2104      	movs	r1, #4
  4003a0:	4801      	ldr	r0, [pc, #4]	; (4003a8 <RTC_Handler+0x18>)
  4003a2:	4b03      	ldr	r3, [pc, #12]	; (4003b0 <RTC_Handler+0x20>)
  4003a4:	4798      	blx	r3
  4003a6:	bd08      	pop	{r3, pc}
  4003a8:	400e1860 	.word	0x400e1860
  4003ac:	004007c1 	.word	0x004007c1
  4003b0:	004007c5 	.word	0x004007c5

004003b4 <RTC_init>:
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

void RTC_init(){
  4003b4:	b570      	push	{r4, r5, r6, lr}
  4003b6:	b082      	sub	sp, #8
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4003b8:	2002      	movs	r0, #2
  4003ba:	4b13      	ldr	r3, [pc, #76]	; (400408 <RTC_init+0x54>)
  4003bc:	4798      	blx	r3
	
	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  4003be:	4c13      	ldr	r4, [pc, #76]	; (40040c <RTC_init+0x58>)
  4003c0:	2100      	movs	r1, #0
  4003c2:	4620      	mov	r0, r4
  4003c4:	4b12      	ldr	r3, [pc, #72]	; (400410 <RTC_init+0x5c>)
  4003c6:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MONTH, DAY, WEEK);
  4003c8:	2511      	movs	r5, #17
  4003ca:	9500      	str	r5, [sp, #0]
  4003cc:	462b      	mov	r3, r5
  4003ce:	2204      	movs	r2, #4
  4003d0:	f240 71e1 	movw	r1, #2017	; 0x7e1
  4003d4:	4620      	mov	r0, r4
  4003d6:	4e0f      	ldr	r6, [pc, #60]	; (400414 <RTC_init+0x60>)
  4003d8:	47b0      	blx	r6
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  4003da:	2300      	movs	r3, #0
  4003dc:	2232      	movs	r2, #50	; 0x32
  4003de:	4629      	mov	r1, r5
  4003e0:	4620      	mov	r0, r4
  4003e2:	4d0d      	ldr	r5, [pc, #52]	; (400418 <RTC_init+0x64>)
  4003e4:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4003e6:	4b0d      	ldr	r3, [pc, #52]	; (40041c <RTC_init+0x68>)
  4003e8:	2204      	movs	r2, #4
  4003ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003ee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003f2:	2100      	movs	r1, #0
  4003f4:	f883 1302 	strb.w	r1, [r3, #770]	; 0x302
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003f8:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTC_IRQn);
	NVIC_SetPriority(RTC_IRQn, 0);
	NVIC_EnableIRQ(RTC_IRQn);
	
	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);
  4003fa:	2102      	movs	r1, #2
  4003fc:	4620      	mov	r0, r4
  4003fe:	4b08      	ldr	r3, [pc, #32]	; (400420 <RTC_init+0x6c>)
  400400:	4798      	blx	r3
}
  400402:	b002      	add	sp, #8
  400404:	bd70      	pop	{r4, r5, r6, pc}
  400406:	bf00      	nop
  400408:	00400fd5 	.word	0x00400fd5
  40040c:	400e1860 	.word	0x400e1860
  400410:	0040065d 	.word	0x0040065d
  400414:	00400709 	.word	0x00400709
  400418:	00400679 	.word	0x00400679
  40041c:	e000e100 	.word	0xe000e100
  400420:	00400675 	.word	0x00400675

00400424 <TC1_init>:
/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1) 
 * a cada 250 ms (4Hz)
 */
void TC1_init(void){   
  400424:	b530      	push	{r4, r5, lr}
  400426:	b085      	sub	sp, #20
    uint32_t channel = 1;
	    uint32_t freq = 1;

    
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC1);    
  400428:	2018      	movs	r0, #24
  40042a:	4b14      	ldr	r3, [pc, #80]	; (40047c <TC1_init+0x58>)
  40042c:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
    tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40042e:	4d14      	ldr	r5, [pc, #80]	; (400480 <TC1_init+0x5c>)
  400430:	9500      	str	r5, [sp, #0]
  400432:	ab02      	add	r3, sp, #8
  400434:	aa03      	add	r2, sp, #12
  400436:	4629      	mov	r1, r5
  400438:	2001      	movs	r0, #1
  40043a:	4c12      	ldr	r4, [pc, #72]	; (400484 <TC1_init+0x60>)
  40043c:	47a0      	blx	r4
    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  40043e:	4c12      	ldr	r4, [pc, #72]	; (400488 <TC1_init+0x64>)
  400440:	9a02      	ldr	r2, [sp, #8]
  400442:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400446:	2101      	movs	r1, #1
  400448:	4620      	mov	r0, r4
  40044a:	4b10      	ldr	r3, [pc, #64]	; (40048c <TC1_init+0x68>)
  40044c:	4798      	blx	r3
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / freq);
  40044e:	9a03      	ldr	r2, [sp, #12]
  400450:	fbb5 f2f2 	udiv	r2, r5, r2
  400454:	2101      	movs	r1, #1
  400456:	4620      	mov	r0, r4
  400458:	4b0d      	ldr	r3, [pc, #52]	; (400490 <TC1_init+0x6c>)
  40045a:	4798      	blx	r3
  40045c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400460:	4b0c      	ldr	r3, [pc, #48]	; (400494 <TC1_init+0x70>)
  400462:	601a      	str	r2, [r3, #0]

    /* Configura e ativa interrupçcão no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  400464:	2210      	movs	r2, #16
  400466:	2101      	movs	r1, #1
  400468:	4620      	mov	r0, r4
  40046a:	4b0b      	ldr	r3, [pc, #44]	; (400498 <TC1_init+0x74>)
  40046c:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  40046e:	2101      	movs	r1, #1
  400470:	4620      	mov	r0, r4
  400472:	4b0a      	ldr	r3, [pc, #40]	; (40049c <TC1_init+0x78>)
  400474:	4798      	blx	r3
}
  400476:	b005      	add	sp, #20
  400478:	bd30      	pop	{r4, r5, pc}
  40047a:	bf00      	nop
  40047c:	00400fd5 	.word	0x00400fd5
  400480:	11e1a300 	.word	0x11e1a300
  400484:	00400805 	.word	0x00400805
  400488:	4000c000 	.word	0x4000c000
  40048c:	004007c9 	.word	0x004007c9
  400490:	004007ed 	.word	0x004007ed
  400494:	e000e100 	.word	0xe000e100
  400498:	004007f5 	.word	0x004007f5
  40049c:	004007e5 	.word	0x004007e5

004004a0 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4004a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4004a2:	b091      	sub	sp, #68	; 0x44

	/* Initialize the SAM system. */
	sysclk_init();
  4004a4:	4b4a      	ldr	r3, [pc, #296]	; (4005d0 <main+0x130>)
  4004a6:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004a8:	200a      	movs	r0, #10
  4004aa:	4c4a      	ldr	r4, [pc, #296]	; (4005d4 <main+0x134>)
  4004ac:	47a0      	blx	r4
  4004ae:	200b      	movs	r0, #11
  4004b0:	47a0      	blx	r4
  4004b2:	200c      	movs	r0, #12
  4004b4:	47a0      	blx	r4
  4004b6:	2010      	movs	r0, #16
  4004b8:	47a0      	blx	r4
  4004ba:	2011      	movs	r0, #17
  4004bc:	47a0      	blx	r4
	ioport_init();
	board_init();
  4004be:	4b46      	ldr	r3, [pc, #280]	; (4005d8 <main+0x138>)
  4004c0:	4798      	blx	r3
	TC1_init();
  4004c2:	4b46      	ldr	r3, [pc, #280]	; (4005dc <main+0x13c>)
  4004c4:	4798      	blx	r3
	RTC_init();
  4004c6:	4b46      	ldr	r3, [pc, #280]	; (4005e0 <main+0x140>)
  4004c8:	4798      	blx	r3
  4004ca:	200e      	movs	r0, #14
  4004cc:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4004ce:	4e45      	ldr	r6, [pc, #276]	; (4005e4 <main+0x144>)
  4004d0:	4b45      	ldr	r3, [pc, #276]	; (4005e8 <main+0x148>)
  4004d2:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4004d4:	4a45      	ldr	r2, [pc, #276]	; (4005ec <main+0x14c>)
  4004d6:	4b46      	ldr	r3, [pc, #280]	; (4005f0 <main+0x150>)
  4004d8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4004da:	4a46      	ldr	r2, [pc, #280]	; (4005f4 <main+0x154>)
  4004dc:	4b46      	ldr	r3, [pc, #280]	; (4005f8 <main+0x158>)
  4004de:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4004e0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4004e4:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  4004e6:	23c0      	movs	r3, #192	; 0xc0
  4004e8:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  4004ea:	f44f 6700 	mov.w	r7, #2048	; 0x800
  4004ee:	9703      	str	r7, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  4004f0:	2500      	movs	r5, #0
  4004f2:	9504      	str	r5, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4004f4:	9505      	str	r5, [sp, #20]
  4004f6:	200e      	movs	r0, #14
  4004f8:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4004fa:	4a40      	ldr	r2, [pc, #256]	; (4005fc <main+0x15c>)
  4004fc:	a901      	add	r1, sp, #4
  4004fe:	4630      	mov	r0, r6
  400500:	4b3f      	ldr	r3, [pc, #252]	; (400600 <main+0x160>)
  400502:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400504:	4630      	mov	r0, r6
  400506:	4b3f      	ldr	r3, [pc, #252]	; (400604 <main+0x164>)
  400508:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40050a:	4630      	mov	r0, r6
  40050c:	4b3e      	ldr	r3, [pc, #248]	; (400608 <main+0x168>)
  40050e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400510:	4e3e      	ldr	r6, [pc, #248]	; (40060c <main+0x16c>)
  400512:	6833      	ldr	r3, [r6, #0]
  400514:	4629      	mov	r1, r5
  400516:	6898      	ldr	r0, [r3, #8]
  400518:	4c3d      	ldr	r4, [pc, #244]	; (400610 <main+0x170>)
  40051a:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40051c:	6833      	ldr	r3, [r6, #0]
  40051e:	4629      	mov	r1, r5
  400520:	6858      	ldr	r0, [r3, #4]
  400522:	47a0      	blx	r4

	/* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  400524:	483b      	ldr	r0, [pc, #236]	; (400614 <main+0x174>)
  400526:	4b3c      	ldr	r3, [pc, #240]	; (400618 <main+0x178>)
  400528:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  40052a:	4c3c      	ldr	r4, [pc, #240]	; (40061c <main+0x17c>)
  40052c:	4620      	mov	r0, r4
  40052e:	4b3c      	ldr	r3, [pc, #240]	; (400620 <main+0x180>)
  400530:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  400532:	a80a      	add	r0, sp, #40	; 0x28
  400534:	4b3b      	ldr	r3, [pc, #236]	; (400624 <main+0x184>)
  400536:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400538:	a90a      	add	r1, sp, #40	; 0x28
  40053a:	4620      	mov	r0, r4
  40053c:	4b3a      	ldr	r3, [pc, #232]	; (400628 <main+0x188>)
  40053e:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  400540:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400542:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  400546:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  400548:	2301      	movs	r3, #1
  40054a:	4a38      	ldr	r2, [pc, #224]	; (40062c <main+0x18c>)
  40054c:	210b      	movs	r1, #11
  40054e:	4620      	mov	r0, r4
  400550:	4e37      	ldr	r6, [pc, #220]	; (400630 <main+0x190>)
  400552:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  400554:	a809      	add	r0, sp, #36	; 0x24
  400556:	4b37      	ldr	r3, [pc, #220]	; (400634 <main+0x194>)
  400558:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40055a:	f88d 5025 	strb.w	r5, [sp, #37]	; 0x25
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  40055e:	aa09      	add	r2, sp, #36	; 0x24
  400560:	210b      	movs	r1, #11
  400562:	4620      	mov	r0, r4
  400564:	4b34      	ldr	r3, [pc, #208]	; (400638 <main+0x198>)
  400566:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400568:	230b      	movs	r3, #11
  40056a:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  40056c:	f44f 7300 	mov.w	r3, #512	; 0x200
  400570:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400572:	a807      	add	r0, sp, #28
  400574:	4b31      	ldr	r3, [pc, #196]	; (40063c <main+0x19c>)
  400576:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  400578:	a907      	add	r1, sp, #28
  40057a:	4620      	mov	r0, r4
  40057c:	4b30      	ldr	r3, [pc, #192]	; (400640 <main+0x1a0>)
  40057e:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400580:	6167      	str	r7, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  400582:	2302      	movs	r3, #2
  400584:	6023      	str	r3, [r4, #0]
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);
	//pega a temperatura em celcius e coloca em uma variável
    
	while (1) {
		if(is_conversion_done == true) {
  400586:	4c2f      	ldr	r4, [pc, #188]	; (400644 <main+0x1a4>)
			is_conversion_done = false;
      
			  printf("Temp : %d \r\n",(int)convert_adc_to_temp(g_ul_value) );
  400588:	4d2f      	ldr	r5, [pc, #188]	; (400648 <main+0x1a8>)
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);
	//pega a temperatura em celcius e coloca em uma variável
    
	while (1) {
		if(is_conversion_done == true) {
  40058a:	7823      	ldrb	r3, [r4, #0]
  40058c:	f013 0fff 	tst.w	r3, #255	; 0xff
  400590:	d0fb      	beq.n	40058a <main+0xea>
			is_conversion_done = false;
  400592:	2300      	movs	r3, #0
  400594:	7023      	strb	r3, [r4, #0]
      
			  printf("Temp : %d \r\n",(int)convert_adc_to_temp(g_ul_value) );
  400596:	4b2d      	ldr	r3, [pc, #180]	; (40064c <main+0x1ac>)
  400598:	681a      	ldr	r2, [r3, #0]
  40059a:	f640 43e4 	movw	r3, #3300	; 0xce4
  40059e:	fb03 f202 	mul.w	r2, r3, r2
  4005a2:	4b2b      	ldr	r3, [pc, #172]	; (400650 <main+0x1b0>)
  4005a4:	fba3 1302 	umull	r1, r3, r3, r2
  4005a8:	1ad2      	subs	r2, r2, r3
  4005aa:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  4005ae:	0adb      	lsrs	r3, r3, #11
  4005b0:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
  4005b4:	2164      	movs	r1, #100	; 0x64
  4005b6:	fb01 f303 	mul.w	r3, r1, r3
  4005ba:	fb85 2103 	smull	r2, r1, r5, r3
  4005be:	4419      	add	r1, r3
  4005c0:	17db      	asrs	r3, r3, #31
  4005c2:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
  4005c6:	311b      	adds	r1, #27
  4005c8:	4822      	ldr	r0, [pc, #136]	; (400654 <main+0x1b4>)
  4005ca:	4b23      	ldr	r3, [pc, #140]	; (400658 <main+0x1b8>)
  4005cc:	4798      	blx	r3
  4005ce:	e7dc      	b.n	40058a <main+0xea>
  4005d0:	00400879 	.word	0x00400879
  4005d4:	00400fd5 	.word	0x00400fd5
  4005d8:	00400975 	.word	0x00400975
  4005dc:	00400425 	.word	0x00400425
  4005e0:	004003b5 	.word	0x004003b5
  4005e4:	40028000 	.word	0x40028000
  4005e8:	2040094c 	.word	0x2040094c
  4005ec:	00400295 	.word	0x00400295
  4005f0:	20400948 	.word	0x20400948
  4005f4:	004001bd 	.word	0x004001bd
  4005f8:	20400944 	.word	0x20400944
  4005fc:	08f0d180 	.word	0x08f0d180
  400600:	004010d9 	.word	0x004010d9
  400604:	0040112d 	.word	0x0040112d
  400608:	00401135 	.word	0x00401135
  40060c:	20400430 	.word	0x20400430
  400610:	004015c5 	.word	0x004015c5
  400614:	00404510 	.word	0x00404510
  400618:	004015b5 	.word	0x004015b5
  40061c:	4003c000 	.word	0x4003c000
  400620:	00400d8d 	.word	0x00400d8d
  400624:	00400bbd 	.word	0x00400bbd
  400628:	00400c0d 	.word	0x00400c0d
  40062c:	0040019d 	.word	0x0040019d
  400630:	00400d0d 	.word	0x00400d0d
  400634:	00400bed 	.word	0x00400bed
  400638:	00400b79 	.word	0x00400b79
  40063c:	00400bf9 	.word	0x00400bf9
  400640:	00400ba9 	.word	0x00400ba9
  400644:	20400888 	.word	0x20400888
  400648:	8ca29c05 	.word	0x8ca29c05
  40064c:	2040088c 	.word	0x2040088c
  400650:	00100101 	.word	0x00100101
  400654:	00404570 	.word	0x00404570
  400658:	00401489 	.word	0x00401489

0040065c <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  40065c:	b121      	cbz	r1, 400668 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  40065e:	6843      	ldr	r3, [r0, #4]
  400660:	f043 0301 	orr.w	r3, r3, #1
  400664:	6043      	str	r3, [r0, #4]
  400666:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400668:	6843      	ldr	r3, [r0, #4]
  40066a:	f023 0301 	bic.w	r3, r3, #1
  40066e:	6043      	str	r3, [r0, #4]
  400670:	4770      	bx	lr
  400672:	bf00      	nop

00400674 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  400674:	6201      	str	r1, [r0, #32]
  400676:	4770      	bx	lr

00400678 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400678:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  40067a:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  40067c:	f014 0f01 	tst.w	r4, #1
  400680:	d005      	beq.n	40068e <rtc_set_time+0x16>
  400682:	290c      	cmp	r1, #12
  400684:	d903      	bls.n	40068e <rtc_set_time+0x16>
			ul_hour -= 12;
  400686:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400688:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  40068c:	e000      	b.n	400690 <rtc_set_time+0x18>
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
	uint32_t ul_time = 0;
  40068e:	2600      	movs	r6, #0
  400690:	4c1c      	ldr	r4, [pc, #112]	; (400704 <rtc_set_time+0x8c>)
  400692:	fba4 5703 	umull	r5, r7, r4, r3
  400696:	08ff      	lsrs	r7, r7, #3
  400698:	eb07 0587 	add.w	r5, r7, r7, lsl #2
  40069c:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4006a0:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  4006a4:	fba4 7502 	umull	r7, r5, r4, r2
  4006a8:	08ed      	lsrs	r5, r5, #3
  4006aa:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  4006ae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4006b2:	eba2 0245 	sub.w	r2, r2, r5, lsl #1
  4006b6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4006ba:	4332      	orrs	r2, r6
  4006bc:	fba4 4301 	umull	r4, r3, r4, r1
  4006c0:	08db      	lsrs	r3, r3, #3
  4006c2:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4006c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4006ca:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
  4006ce:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4006d2:	6983      	ldr	r3, [r0, #24]
  4006d4:	f013 0f04 	tst.w	r3, #4
  4006d8:	d0fb      	beq.n	4006d2 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4006da:	6803      	ldr	r3, [r0, #0]
  4006dc:	f043 0301 	orr.w	r3, r3, #1
  4006e0:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4006e2:	6983      	ldr	r3, [r0, #24]
  4006e4:	f013 0f01 	tst.w	r3, #1
  4006e8:	d0fb      	beq.n	4006e2 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4006ea:	2301      	movs	r3, #1
  4006ec:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  4006ee:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4006f0:	6803      	ldr	r3, [r0, #0]
  4006f2:	f023 0301 	bic.w	r3, r3, #1
  4006f6:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4006f8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4006fa:	f000 0001 	and.w	r0, r0, #1
  4006fe:	bcf0      	pop	{r4, r5, r6, r7}
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	cccccccd 	.word	0xcccccccd

00400708 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400708:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40070a:	4e2a      	ldr	r6, [pc, #168]	; (4007b4 <rtc_set_date+0xac>)
  40070c:	fba6 4e03 	umull	r4, lr, r6, r3
  400710:	ea4f 0ede 	mov.w	lr, lr, lsr #3
  400714:	9c05      	ldr	r4, [sp, #20]
  400716:	0564      	lsls	r4, r4, #21
  400718:	ea44 770e 	orr.w	r7, r4, lr, lsl #28
  40071c:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  400720:	eba3 054e 	sub.w	r5, r3, lr, lsl #1
  400724:	ea47 6505 	orr.w	r5, r7, r5, lsl #24
  400728:	fba6 4302 	umull	r4, r3, r6, r2
  40072c:	08db      	lsrs	r3, r3, #3
  40072e:	ea45 5503 	orr.w	r5, r5, r3, lsl #20
  400732:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400736:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
  40073a:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
  40073e:	4b1e      	ldr	r3, [pc, #120]	; (4007b8 <rtc_set_date+0xb0>)
  400740:	fba3 2301 	umull	r2, r3, r3, r1
  400744:	099b      	lsrs	r3, r3, #6
  400746:	ea44 1203 	orr.w	r2, r4, r3, lsl #4
  40074a:	4c1c      	ldr	r4, [pc, #112]	; (4007bc <rtc_set_date+0xb4>)
  40074c:	fba4 3401 	umull	r3, r4, r4, r1
  400750:	0963      	lsrs	r3, r4, #5
  400752:	fba6 5403 	umull	r5, r4, r6, r3
  400756:	08e4      	lsrs	r4, r4, #3
  400758:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40075c:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  400760:	4313      	orrs	r3, r2
  400762:	fba6 2401 	umull	r2, r4, r6, r1
  400766:	08e4      	lsrs	r4, r4, #3
  400768:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  40076c:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
  400770:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400774:	fba6 2604 	umull	r2, r6, r6, r4
  400778:	08f6      	lsrs	r6, r6, #3
  40077a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40077e:	eba4 0646 	sub.w	r6, r4, r6, lsl #1
  400782:	ea43 3206 	orr.w	r2, r3, r6, lsl #12
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400786:	6983      	ldr	r3, [r0, #24]
  400788:	f013 0f04 	tst.w	r3, #4
  40078c:	d0fb      	beq.n	400786 <rtc_set_date+0x7e>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40078e:	6803      	ldr	r3, [r0, #0]
  400790:	f043 0302 	orr.w	r3, r3, #2
  400794:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400796:	6983      	ldr	r3, [r0, #24]
  400798:	f013 0f01 	tst.w	r3, #1
  40079c:	d0fb      	beq.n	400796 <rtc_set_date+0x8e>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40079e:	2301      	movs	r3, #1
  4007a0:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4007a2:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4007a4:	6803      	ldr	r3, [r0, #0]
  4007a6:	f023 0302 	bic.w	r3, r3, #2
  4007aa:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4007ac:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4007ae:	f000 0002 	and.w	r0, r0, #2
  4007b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4007b4:	cccccccd 	.word	0xcccccccd
  4007b8:	10624dd3 	.word	0x10624dd3
  4007bc:	51eb851f 	.word	0x51eb851f

004007c0 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4007c0:	6980      	ldr	r0, [r0, #24]
}
  4007c2:	4770      	bx	lr

004007c4 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4007c4:	61c1      	str	r1, [r0, #28]
  4007c6:	4770      	bx	lr

004007c8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4007c8:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4007ca:	0189      	lsls	r1, r1, #6
  4007cc:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4007ce:	2402      	movs	r4, #2
  4007d0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4007d2:	f04f 31ff 	mov.w	r1, #4294967295
  4007d6:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4007d8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4007da:	605a      	str	r2, [r3, #4]
}
  4007dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007e0:	4770      	bx	lr
  4007e2:	bf00      	nop

004007e4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4007e4:	0189      	lsls	r1, r1, #6
  4007e6:	2305      	movs	r3, #5
  4007e8:	5043      	str	r3, [r0, r1]
  4007ea:	4770      	bx	lr

004007ec <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4007ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4007f0:	61ca      	str	r2, [r1, #28]
  4007f2:	4770      	bx	lr

004007f4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4007f4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4007f8:	624a      	str	r2, [r1, #36]	; 0x24
  4007fa:	4770      	bx	lr

004007fc <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4007fc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400800:	6a08      	ldr	r0, [r1, #32]
}
  400802:	4770      	bx	lr

00400804 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400804:	b4f0      	push	{r4, r5, r6, r7}
  400806:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400808:	2402      	movs	r4, #2
  40080a:	9401      	str	r4, [sp, #4]
  40080c:	2408      	movs	r4, #8
  40080e:	9402      	str	r4, [sp, #8]
  400810:	2420      	movs	r4, #32
  400812:	9403      	str	r4, [sp, #12]
  400814:	2480      	movs	r4, #128	; 0x80
  400816:	9404      	str	r4, [sp, #16]
  400818:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40081a:	0be4      	lsrs	r4, r4, #15
  40081c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40081e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400822:	d81c      	bhi.n	40085e <tc_find_mck_divisor+0x5a>
  400824:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400826:	42a0      	cmp	r0, r4
  400828:	d21f      	bcs.n	40086a <tc_find_mck_divisor+0x66>
  40082a:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  40082c:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40082e:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400832:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400836:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400838:	4284      	cmp	r4, r0
  40083a:	d312      	bcc.n	400862 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  40083c:	4287      	cmp	r7, r0
  40083e:	d915      	bls.n	40086c <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400840:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400842:	2d05      	cmp	r5, #5
  400844:	d1f3      	bne.n	40082e <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400846:	2000      	movs	r0, #0
  400848:	e013      	b.n	400872 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  40084a:	a906      	add	r1, sp, #24
  40084c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400850:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400854:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400856:	b133      	cbz	r3, 400866 <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400858:	601d      	str	r5, [r3, #0]
	}

	return 1;
  40085a:	2001      	movs	r0, #1
  40085c:	e009      	b.n	400872 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  40085e:	2000      	movs	r0, #0
  400860:	e007      	b.n	400872 <tc_find_mck_divisor+0x6e>
  400862:	2000      	movs	r0, #0
  400864:	e005      	b.n	400872 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400866:	2001      	movs	r0, #1
  400868:	e003      	b.n	400872 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40086a:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  40086c:	2a00      	cmp	r2, #0
  40086e:	d1ec      	bne.n	40084a <tc_find_mck_divisor+0x46>
  400870:	e7f1      	b.n	400856 <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400872:	b006      	add	sp, #24
  400874:	bcf0      	pop	{r4, r5, r6, r7}
  400876:	4770      	bx	lr

00400878 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400878:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40087a:	4810      	ldr	r0, [pc, #64]	; (4008bc <sysclk_init+0x44>)
  40087c:	4b10      	ldr	r3, [pc, #64]	; (4008c0 <sysclk_init+0x48>)
  40087e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400880:	213e      	movs	r1, #62	; 0x3e
  400882:	2000      	movs	r0, #0
  400884:	4b0f      	ldr	r3, [pc, #60]	; (4008c4 <sysclk_init+0x4c>)
  400886:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400888:	4c0f      	ldr	r4, [pc, #60]	; (4008c8 <sysclk_init+0x50>)
  40088a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40088c:	2800      	cmp	r0, #0
  40088e:	d0fc      	beq.n	40088a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400890:	4b0e      	ldr	r3, [pc, #56]	; (4008cc <sysclk_init+0x54>)
  400892:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400894:	4a0e      	ldr	r2, [pc, #56]	; (4008d0 <sysclk_init+0x58>)
  400896:	4b0f      	ldr	r3, [pc, #60]	; (4008d4 <sysclk_init+0x5c>)
  400898:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40089a:	4c0f      	ldr	r4, [pc, #60]	; (4008d8 <sysclk_init+0x60>)
  40089c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40089e:	2800      	cmp	r0, #0
  4008a0:	d0fc      	beq.n	40089c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4008a2:	2002      	movs	r0, #2
  4008a4:	4b0d      	ldr	r3, [pc, #52]	; (4008dc <sysclk_init+0x64>)
  4008a6:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4008a8:	2000      	movs	r0, #0
  4008aa:	4b0d      	ldr	r3, [pc, #52]	; (4008e0 <sysclk_init+0x68>)
  4008ac:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4008ae:	4b0d      	ldr	r3, [pc, #52]	; (4008e4 <sysclk_init+0x6c>)
  4008b0:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4008b2:	4802      	ldr	r0, [pc, #8]	; (4008bc <sysclk_init+0x44>)
  4008b4:	4b02      	ldr	r3, [pc, #8]	; (4008c0 <sysclk_init+0x48>)
  4008b6:	4798      	blx	r3
  4008b8:	bd10      	pop	{r4, pc}
  4008ba:	bf00      	nop
  4008bc:	11e1a300 	.word	0x11e1a300
  4008c0:	0040135d 	.word	0x0040135d
  4008c4:	00400f51 	.word	0x00400f51
  4008c8:	00400fa5 	.word	0x00400fa5
  4008cc:	00400fb5 	.word	0x00400fb5
  4008d0:	20183f01 	.word	0x20183f01
  4008d4:	400e0600 	.word	0x400e0600
  4008d8:	00400fc5 	.word	0x00400fc5
  4008dc:	00400ead 	.word	0x00400ead
  4008e0:	00400ee9 	.word	0x00400ee9
  4008e4:	0040124d 	.word	0x0040124d

004008e8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  4008e8:	b990      	cbnz	r0, 400910 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4008ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008ee:	460c      	mov	r4, r1
  4008f0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4008f2:	2a00      	cmp	r2, #0
  4008f4:	dd0f      	ble.n	400916 <_read+0x2e>
  4008f6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4008f8:	4e08      	ldr	r6, [pc, #32]	; (40091c <_read+0x34>)
  4008fa:	4d09      	ldr	r5, [pc, #36]	; (400920 <_read+0x38>)
  4008fc:	6830      	ldr	r0, [r6, #0]
  4008fe:	4621      	mov	r1, r4
  400900:	682b      	ldr	r3, [r5, #0]
  400902:	4798      	blx	r3
		ptr++;
  400904:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400906:	42a7      	cmp	r7, r4
  400908:	d1f8      	bne.n	4008fc <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40090a:	4640      	mov	r0, r8
  40090c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400910:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400914:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400916:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40091c:	2040094c 	.word	0x2040094c
  400920:	20400944 	.word	0x20400944

00400924 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400924:	3801      	subs	r0, #1
  400926:	2802      	cmp	r0, #2
  400928:	d815      	bhi.n	400956 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40092a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40092e:	460e      	mov	r6, r1
  400930:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400932:	b19a      	cbz	r2, 40095c <_write+0x38>
  400934:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400936:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400970 <_write+0x4c>
  40093a:	4f0c      	ldr	r7, [pc, #48]	; (40096c <_write+0x48>)
  40093c:	f8d8 0000 	ldr.w	r0, [r8]
  400940:	f815 1b01 	ldrb.w	r1, [r5], #1
  400944:	683b      	ldr	r3, [r7, #0]
  400946:	4798      	blx	r3
  400948:	2800      	cmp	r0, #0
  40094a:	db0a      	blt.n	400962 <_write+0x3e>
  40094c:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40094e:	3c01      	subs	r4, #1
  400950:	d1f4      	bne.n	40093c <_write+0x18>
  400952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400956:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40095a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40095c:	2000      	movs	r0, #0
  40095e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400962:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40096a:	bf00      	nop
  40096c:	20400948 	.word	0x20400948
  400970:	2040094c 	.word	0x2040094c

00400974 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400976:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40097a:	4b57      	ldr	r3, [pc, #348]	; (400ad8 <board_init+0x164>)
  40097c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40097e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400982:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400986:	4b55      	ldr	r3, [pc, #340]	; (400adc <board_init+0x168>)
  400988:	2200      	movs	r2, #0
  40098a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40098e:	695a      	ldr	r2, [r3, #20]
  400990:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400994:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400996:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40099a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40099e:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009a2:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009a6:	f006 0707 	and.w	r7, r6, #7
  4009aa:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009ac:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009b0:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  4009b4:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009b8:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4009bc:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4009be:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4009c0:	fa05 f107 	lsl.w	r1, r5, r7
  4009c4:	fa03 f200 	lsl.w	r2, r3, r0
  4009c8:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  4009ca:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  4009ce:	3b01      	subs	r3, #1
  4009d0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4009d4:	d1f6      	bne.n	4009c4 <board_init+0x50>
        } while(sets--);
  4009d6:	3d01      	subs	r5, #1
  4009d8:	f1b5 3fff 	cmp.w	r5, #4294967295
  4009dc:	d1ef      	bne.n	4009be <board_init+0x4a>
  4009de:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4009e2:	4b3e      	ldr	r3, [pc, #248]	; (400adc <board_init+0x168>)
  4009e4:	695a      	ldr	r2, [r3, #20]
  4009e6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4009ea:	615a      	str	r2, [r3, #20]
  4009ec:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4009f0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009f4:	4a3a      	ldr	r2, [pc, #232]	; (400ae0 <board_init+0x16c>)
  4009f6:	493b      	ldr	r1, [pc, #236]	; (400ae4 <board_init+0x170>)
  4009f8:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009fa:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4009fe:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a00:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a04:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a08:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a0c:	f022 0201 	bic.w	r2, r2, #1
  400a10:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a14:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a18:	f022 0201 	bic.w	r2, r2, #1
  400a1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a20:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a24:	f3bf 8f6f 	isb	sy
  400a28:	200a      	movs	r0, #10
  400a2a:	4c2f      	ldr	r4, [pc, #188]	; (400ae8 <board_init+0x174>)
  400a2c:	47a0      	blx	r4
  400a2e:	200b      	movs	r0, #11
  400a30:	47a0      	blx	r4
  400a32:	200c      	movs	r0, #12
  400a34:	47a0      	blx	r4
  400a36:	2010      	movs	r0, #16
  400a38:	47a0      	blx	r4
  400a3a:	2011      	movs	r0, #17
  400a3c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a3e:	4b2b      	ldr	r3, [pc, #172]	; (400aec <board_init+0x178>)
  400a40:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a44:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a46:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a4a:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a4c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a50:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a54:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a56:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400a5a:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400a5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400a60:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400a62:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400a64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400a68:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a6a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a6e:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400a70:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a72:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a76:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a78:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a7c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a80:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400a84:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a88:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400a8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400a8e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400a90:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400a92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400a96:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a98:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a9c:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400a9e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400aa0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400aa4:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400aa6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400aa8:	4a11      	ldr	r2, [pc, #68]	; (400af0 <board_init+0x17c>)
  400aaa:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400aae:	f043 0310 	orr.w	r3, r3, #16
  400ab2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400ab6:	4b0f      	ldr	r3, [pc, #60]	; (400af4 <board_init+0x180>)
  400ab8:	2210      	movs	r2, #16
  400aba:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400abc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400ac0:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400ac2:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400ac4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400ac8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400aca:	4311      	orrs	r1, r2
  400acc:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400ace:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400ad0:	4311      	orrs	r1, r2
  400ad2:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ad4:	605a      	str	r2, [r3, #4]
  400ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ad8:	400e1850 	.word	0x400e1850
  400adc:	e000ed00 	.word	0xe000ed00
  400ae0:	400e0c00 	.word	0x400e0c00
  400ae4:	5a00080c 	.word	0x5a00080c
  400ae8:	00400fd5 	.word	0x00400fd5
  400aec:	400e1200 	.word	0x400e1200
  400af0:	40088000 	.word	0x40088000
  400af4:	400e1000 	.word	0x400e1000

00400af8 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400af8:	b570      	push	{r4, r5, r6, lr}
  400afa:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400afc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400afe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400b00:	4013      	ands	r3, r2
  400b02:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400b04:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400b06:	4e1a      	ldr	r6, [pc, #104]	; (400b70 <afec_process_callback+0x78>)
  400b08:	4d1a      	ldr	r5, [pc, #104]	; (400b74 <afec_process_callback+0x7c>)
  400b0a:	42a8      	cmp	r0, r5
  400b0c:	bf14      	ite	ne
  400b0e:	2000      	movne	r0, #0
  400b10:	2001      	moveq	r0, #1
  400b12:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400b14:	2c0b      	cmp	r4, #11
  400b16:	d80a      	bhi.n	400b2e <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400b18:	9a01      	ldr	r2, [sp, #4]
  400b1a:	2301      	movs	r3, #1
  400b1c:	40a3      	lsls	r3, r4
  400b1e:	4213      	tst	r3, r2
  400b20:	d020      	beq.n	400b64 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400b22:	192b      	adds	r3, r5, r4
  400b24:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400b28:	b1e3      	cbz	r3, 400b64 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400b2a:	4798      	blx	r3
  400b2c:	e01a      	b.n	400b64 <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400b2e:	2c0e      	cmp	r4, #14
  400b30:	d80c      	bhi.n	400b4c <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400b32:	9a01      	ldr	r2, [sp, #4]
  400b34:	f104 010c 	add.w	r1, r4, #12
  400b38:	2301      	movs	r3, #1
  400b3a:	408b      	lsls	r3, r1
  400b3c:	4213      	tst	r3, r2
  400b3e:	d011      	beq.n	400b64 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400b40:	192b      	adds	r3, r5, r4
  400b42:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400b46:	b16b      	cbz	r3, 400b64 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400b48:	4798      	blx	r3
  400b4a:	e00b      	b.n	400b64 <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400b4c:	9a01      	ldr	r2, [sp, #4]
  400b4e:	f104 010f 	add.w	r1, r4, #15
  400b52:	2301      	movs	r3, #1
  400b54:	408b      	lsls	r3, r1
  400b56:	4213      	tst	r3, r2
  400b58:	d004      	beq.n	400b64 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400b5a:	192b      	adds	r3, r5, r4
  400b5c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400b60:	b103      	cbz	r3, 400b64 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400b62:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400b64:	3401      	adds	r4, #1
  400b66:	2c10      	cmp	r4, #16
  400b68:	d1d4      	bne.n	400b14 <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400b6a:	b002      	add	sp, #8
  400b6c:	bd70      	pop	{r4, r5, r6, pc}
  400b6e:	bf00      	nop
  400b70:	20400950 	.word	0x20400950
  400b74:	40064000 	.word	0x40064000

00400b78 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400b78:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400b7a:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400b7c:	2301      	movs	r3, #1
  400b7e:	408b      	lsls	r3, r1
  400b80:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400b84:	7815      	ldrb	r5, [r2, #0]
  400b86:	2d00      	cmp	r5, #0
  400b88:	bf08      	it	eq
  400b8a:	2300      	moveq	r3, #0
  400b8c:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400b8e:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400b90:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400b92:	004d      	lsls	r5, r1, #1
  400b94:	2103      	movs	r1, #3
  400b96:	40a9      	lsls	r1, r5
  400b98:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400b9c:	7851      	ldrb	r1, [r2, #1]
  400b9e:	40a9      	lsls	r1, r5
  400ba0:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400ba2:	6541      	str	r1, [r0, #84]	; 0x54
}
  400ba4:	bc30      	pop	{r4, r5}
  400ba6:	4770      	bx	lr

00400ba8 <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400ba8:	784a      	ldrb	r2, [r1, #1]
  400baa:	780b      	ldrb	r3, [r1, #0]
  400bac:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400bae:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400bb0:	888a      	ldrh	r2, [r1, #4]
  400bb2:	884b      	ldrh	r3, [r1, #2]
  400bb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400bb8:	6743      	str	r3, [r0, #116]	; 0x74
  400bba:	4770      	bx	lr

00400bbc <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400bbc:	2200      	movs	r2, #0
  400bbe:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400bc0:	4b08      	ldr	r3, [pc, #32]	; (400be4 <afec_get_config_defaults+0x28>)
  400bc2:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400bc4:	4b08      	ldr	r3, [pc, #32]	; (400be8 <afec_get_config_defaults+0x2c>)
  400bc6:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400bc8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400bcc:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400bce:	2302      	movs	r3, #2
  400bd0:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400bd2:	2301      	movs	r3, #1
  400bd4:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400bd6:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400bd8:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400bda:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400bdc:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400bde:	7583      	strb	r3, [r0, #22]
  400be0:	4770      	bx	lr
  400be2:	bf00      	nop
  400be4:	11e1a300 	.word	0x11e1a300
  400be8:	005b8d80 	.word	0x005b8d80

00400bec <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400bec:	2300      	movs	r3, #0
  400bee:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400bf0:	2301      	movs	r3, #1
  400bf2:	7043      	strb	r3, [r0, #1]
  400bf4:	4770      	bx	lr
  400bf6:	bf00      	nop

00400bf8 <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400bf8:	2300      	movs	r3, #0
  400bfa:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400bfc:	2320      	movs	r3, #32
  400bfe:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400c00:	23ff      	movs	r3, #255	; 0xff
  400c02:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400c04:	f640 73ff 	movw	r3, #4095	; 0xfff
  400c08:	8083      	strh	r3, [r0, #4]
  400c0a:	4770      	bx	lr

00400c0c <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400c0c:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400c0e:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400c12:	d150      	bne.n	400cb6 <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400c14:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400c16:	2201      	movs	r2, #1
  400c18:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400c1a:	7cca      	ldrb	r2, [r1, #19]
  400c1c:	2a00      	cmp	r2, #0
  400c1e:	bf18      	it	ne
  400c20:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400c24:	684a      	ldr	r2, [r1, #4]
  400c26:	688c      	ldr	r4, [r1, #8]
  400c28:	fbb2 f2f4 	udiv	r2, r2, r4
  400c2c:	3a01      	subs	r2, #1
  400c2e:	0212      	lsls	r2, r2, #8
  400c30:	b292      	uxth	r2, r2
  400c32:	68cc      	ldr	r4, [r1, #12]
  400c34:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400c38:	4322      	orrs	r2, r4
  400c3a:	7c0c      	ldrb	r4, [r1, #16]
  400c3c:	0624      	lsls	r4, r4, #24
  400c3e:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400c42:	4322      	orrs	r2, r4
  400c44:	7c4c      	ldrb	r4, [r1, #17]
  400c46:	0724      	lsls	r4, r4, #28
  400c48:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400c4c:	4322      	orrs	r2, r4
  400c4e:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400c50:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400c52:	7d0b      	ldrb	r3, [r1, #20]
  400c54:	2b00      	cmp	r3, #0
  400c56:	bf14      	ite	ne
  400c58:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400c5c:	2200      	moveq	r2, #0
  400c5e:	680b      	ldr	r3, [r1, #0]
  400c60:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400c62:	7d4b      	ldrb	r3, [r1, #21]
  400c64:	2b00      	cmp	r3, #0
  400c66:	bf14      	ite	ne
  400c68:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400c6c:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400c6e:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400c70:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400c72:	7d8b      	ldrb	r3, [r1, #22]
  400c74:	021b      	lsls	r3, r3, #8
  400c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400c7a:	f043 030c 	orr.w	r3, r3, #12
  400c7e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400c82:	4b10      	ldr	r3, [pc, #64]	; (400cc4 <afec_init+0xb8>)
  400c84:	4298      	cmp	r0, r3
  400c86:	d109      	bne.n	400c9c <afec_init+0x90>
  400c88:	4b0f      	ldr	r3, [pc, #60]	; (400cc8 <afec_init+0xbc>)
  400c8a:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400c8e:	2200      	movs	r2, #0
  400c90:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400c94:	428b      	cmp	r3, r1
  400c96:	d1fb      	bne.n	400c90 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400c98:	2000      	movs	r0, #0
  400c9a:	e00f      	b.n	400cbc <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400c9c:	4b0b      	ldr	r3, [pc, #44]	; (400ccc <afec_init+0xc0>)
  400c9e:	4298      	cmp	r0, r3
  400ca0:	d10b      	bne.n	400cba <afec_init+0xae>
  400ca2:	4b0b      	ldr	r3, [pc, #44]	; (400cd0 <afec_init+0xc4>)
  400ca4:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400ca8:	2200      	movs	r2, #0
  400caa:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400cae:	428b      	cmp	r3, r1
  400cb0:	d1fb      	bne.n	400caa <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400cb2:	2000      	movs	r0, #0
  400cb4:	e002      	b.n	400cbc <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400cb6:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400cb8:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400cba:	2000      	movs	r0, #0
}
  400cbc:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cc0:	4770      	bx	lr
  400cc2:	bf00      	nop
  400cc4:	4003c000 	.word	0x4003c000
  400cc8:	2040094c 	.word	0x2040094c
  400ccc:	40064000 	.word	0x40064000
  400cd0:	2040098c 	.word	0x2040098c

00400cd4 <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400cd4:	4b0c      	ldr	r3, [pc, #48]	; (400d08 <afec_enable_interrupt+0x34>)
  400cd6:	4299      	cmp	r1, r3
  400cd8:	d101      	bne.n	400cde <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400cda:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400cdc:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400cde:	290b      	cmp	r1, #11
  400ce0:	d809      	bhi.n	400cf6 <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400ce2:	d103      	bne.n	400cec <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400ce4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ce8:	6243      	str	r3, [r0, #36]	; 0x24
  400cea:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400cec:	2301      	movs	r3, #1
  400cee:	fa03 f101 	lsl.w	r1, r3, r1
  400cf2:	6241      	str	r1, [r0, #36]	; 0x24
  400cf4:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400cf6:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400cf8:	bf94      	ite	ls
  400cfa:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400cfc:	310f      	addhi	r1, #15
  400cfe:	2301      	movs	r3, #1
  400d00:	fa03 f101 	lsl.w	r1, r3, r1
  400d04:	6241      	str	r1, [r0, #36]	; 0x24
  400d06:	4770      	bx	lr
  400d08:	47000fff 	.word	0x47000fff

00400d0c <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400d0c:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400d0e:	4c11      	ldr	r4, [pc, #68]	; (400d54 <afec_set_callback+0x48>)
  400d10:	42a0      	cmp	r0, r4
  400d12:	bf0c      	ite	eq
  400d14:	2410      	moveq	r4, #16
  400d16:	2400      	movne	r4, #0
  400d18:	440c      	add	r4, r1
  400d1a:	4d0f      	ldr	r5, [pc, #60]	; (400d58 <afec_set_callback+0x4c>)
  400d1c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400d20:	d00a      	beq.n	400d38 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400d22:	4a0e      	ldr	r2, [pc, #56]	; (400d5c <afec_set_callback+0x50>)
  400d24:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400d28:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400d2c:	015b      	lsls	r3, r3, #5
  400d2e:	b2db      	uxtb	r3, r3
  400d30:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400d34:	6014      	str	r4, [r2, #0]
  400d36:	e009      	b.n	400d4c <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400d38:	4a08      	ldr	r2, [pc, #32]	; (400d5c <afec_set_callback+0x50>)
  400d3a:	f44f 7480 	mov.w	r4, #256	; 0x100
  400d3e:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400d42:	015b      	lsls	r3, r3, #5
  400d44:	b2db      	uxtb	r3, r3
  400d46:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400d4a:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400d4c:	4b04      	ldr	r3, [pc, #16]	; (400d60 <afec_set_callback+0x54>)
  400d4e:	4798      	blx	r3
  400d50:	bd38      	pop	{r3, r4, r5, pc}
  400d52:	bf00      	nop
  400d54:	40064000 	.word	0x40064000
  400d58:	20400950 	.word	0x20400950
  400d5c:	e000e100 	.word	0xe000e100
  400d60:	00400cd5 	.word	0x00400cd5

00400d64 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400d64:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400d66:	4802      	ldr	r0, [pc, #8]	; (400d70 <AFEC0_Handler+0xc>)
  400d68:	4b02      	ldr	r3, [pc, #8]	; (400d74 <AFEC0_Handler+0x10>)
  400d6a:	4798      	blx	r3
  400d6c:	bd08      	pop	{r3, pc}
  400d6e:	bf00      	nop
  400d70:	4003c000 	.word	0x4003c000
  400d74:	00400af9 	.word	0x00400af9

00400d78 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400d78:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400d7a:	4802      	ldr	r0, [pc, #8]	; (400d84 <AFEC1_Handler+0xc>)
  400d7c:	4b02      	ldr	r3, [pc, #8]	; (400d88 <AFEC1_Handler+0x10>)
  400d7e:	4798      	blx	r3
  400d80:	bd08      	pop	{r3, pc}
  400d82:	bf00      	nop
  400d84:	40064000 	.word	0x40064000
  400d88:	00400af9 	.word	0x00400af9

00400d8c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400d8c:	b500      	push	{lr}
  400d8e:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400d90:	4b13      	ldr	r3, [pc, #76]	; (400de0 <afec_enable+0x54>)
  400d92:	4298      	cmp	r0, r3
  400d94:	bf0c      	ite	eq
  400d96:	2028      	moveq	r0, #40	; 0x28
  400d98:	201d      	movne	r0, #29
  400d9a:	4b12      	ldr	r3, [pc, #72]	; (400de4 <afec_enable+0x58>)
  400d9c:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400d9e:	4b12      	ldr	r3, [pc, #72]	; (400de8 <afec_enable+0x5c>)
  400da0:	789b      	ldrb	r3, [r3, #2]
  400da2:	2bff      	cmp	r3, #255	; 0xff
  400da4:	d100      	bne.n	400da8 <afec_enable+0x1c>
  400da6:	e7fe      	b.n	400da6 <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400da8:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400dac:	fab3 f383 	clz	r3, r3
  400db0:	095b      	lsrs	r3, r3, #5
  400db2:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400db4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400db6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400dba:	2200      	movs	r2, #0
  400dbc:	4b0b      	ldr	r3, [pc, #44]	; (400dec <afec_enable+0x60>)
  400dbe:	701a      	strb	r2, [r3, #0]
	return flags;
  400dc0:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400dc2:	4a09      	ldr	r2, [pc, #36]	; (400de8 <afec_enable+0x5c>)
  400dc4:	7893      	ldrb	r3, [r2, #2]
  400dc6:	3301      	adds	r3, #1
  400dc8:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400dca:	b129      	cbz	r1, 400dd8 <afec_enable+0x4c>
		cpu_irq_enable();
  400dcc:	2201      	movs	r2, #1
  400dce:	4b07      	ldr	r3, [pc, #28]	; (400dec <afec_enable+0x60>)
  400dd0:	701a      	strb	r2, [r3, #0]
  400dd2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400dd6:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400dd8:	b003      	add	sp, #12
  400dda:	f85d fb04 	ldr.w	pc, [sp], #4
  400dde:	bf00      	nop
  400de0:	40064000 	.word	0x40064000
  400de4:	00400fd5 	.word	0x00400fd5
  400de8:	2040093c 	.word	0x2040093c
  400dec:	20400000 	.word	0x20400000

00400df0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400df0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400df2:	4770      	bx	lr

00400df4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400df4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400df6:	4770      	bx	lr

00400df8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dfc:	4604      	mov	r4, r0
  400dfe:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e00:	4b0e      	ldr	r3, [pc, #56]	; (400e3c <pio_handler_process+0x44>)
  400e02:	4798      	blx	r3
  400e04:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e06:	4620      	mov	r0, r4
  400e08:	4b0d      	ldr	r3, [pc, #52]	; (400e40 <pio_handler_process+0x48>)
  400e0a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400e0c:	4005      	ands	r5, r0
  400e0e:	d013      	beq.n	400e38 <pio_handler_process+0x40>
  400e10:	4c0c      	ldr	r4, [pc, #48]	; (400e44 <pio_handler_process+0x4c>)
  400e12:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400e16:	6823      	ldr	r3, [r4, #0]
  400e18:	4543      	cmp	r3, r8
  400e1a:	d108      	bne.n	400e2e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400e1c:	6861      	ldr	r1, [r4, #4]
  400e1e:	4229      	tst	r1, r5
  400e20:	d005      	beq.n	400e2e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e22:	68e3      	ldr	r3, [r4, #12]
  400e24:	4640      	mov	r0, r8
  400e26:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400e28:	6863      	ldr	r3, [r4, #4]
  400e2a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e2e:	42b4      	cmp	r4, r6
  400e30:	d002      	beq.n	400e38 <pio_handler_process+0x40>
  400e32:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400e34:	2d00      	cmp	r5, #0
  400e36:	d1ee      	bne.n	400e16 <pio_handler_process+0x1e>
  400e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e3c:	00400df1 	.word	0x00400df1
  400e40:	00400df5 	.word	0x00400df5
  400e44:	20400890 	.word	0x20400890

00400e48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e48:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e4a:	210a      	movs	r1, #10
  400e4c:	4801      	ldr	r0, [pc, #4]	; (400e54 <PIOA_Handler+0xc>)
  400e4e:	4b02      	ldr	r3, [pc, #8]	; (400e58 <PIOA_Handler+0x10>)
  400e50:	4798      	blx	r3
  400e52:	bd08      	pop	{r3, pc}
  400e54:	400e0e00 	.word	0x400e0e00
  400e58:	00400df9 	.word	0x00400df9

00400e5c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e5c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e5e:	210b      	movs	r1, #11
  400e60:	4801      	ldr	r0, [pc, #4]	; (400e68 <PIOB_Handler+0xc>)
  400e62:	4b02      	ldr	r3, [pc, #8]	; (400e6c <PIOB_Handler+0x10>)
  400e64:	4798      	blx	r3
  400e66:	bd08      	pop	{r3, pc}
  400e68:	400e1000 	.word	0x400e1000
  400e6c:	00400df9 	.word	0x00400df9

00400e70 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e70:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e72:	210c      	movs	r1, #12
  400e74:	4801      	ldr	r0, [pc, #4]	; (400e7c <PIOC_Handler+0xc>)
  400e76:	4b02      	ldr	r3, [pc, #8]	; (400e80 <PIOC_Handler+0x10>)
  400e78:	4798      	blx	r3
  400e7a:	bd08      	pop	{r3, pc}
  400e7c:	400e1200 	.word	0x400e1200
  400e80:	00400df9 	.word	0x00400df9

00400e84 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e84:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e86:	2110      	movs	r1, #16
  400e88:	4801      	ldr	r0, [pc, #4]	; (400e90 <PIOD_Handler+0xc>)
  400e8a:	4b02      	ldr	r3, [pc, #8]	; (400e94 <PIOD_Handler+0x10>)
  400e8c:	4798      	blx	r3
  400e8e:	bd08      	pop	{r3, pc}
  400e90:	400e1400 	.word	0x400e1400
  400e94:	00400df9 	.word	0x00400df9

00400e98 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400e98:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400e9a:	2111      	movs	r1, #17
  400e9c:	4801      	ldr	r0, [pc, #4]	; (400ea4 <PIOE_Handler+0xc>)
  400e9e:	4b02      	ldr	r3, [pc, #8]	; (400ea8 <PIOE_Handler+0x10>)
  400ea0:	4798      	blx	r3
  400ea2:	bd08      	pop	{r3, pc}
  400ea4:	400e1600 	.word	0x400e1600
  400ea8:	00400df9 	.word	0x00400df9

00400eac <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400eac:	2803      	cmp	r0, #3
  400eae:	d007      	beq.n	400ec0 <pmc_mck_set_division+0x14>
  400eb0:	2804      	cmp	r0, #4
  400eb2:	d008      	beq.n	400ec6 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400eb4:	2802      	cmp	r0, #2
  400eb6:	bf0c      	ite	eq
  400eb8:	f44f 7280 	moveq.w	r2, #256	; 0x100
  400ebc:	2200      	movne	r2, #0
  400ebe:	e004      	b.n	400eca <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ec0:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  400ec4:	e001      	b.n	400eca <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400ec6:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400eca:	4906      	ldr	r1, [pc, #24]	; (400ee4 <pmc_mck_set_division+0x38>)
  400ecc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400ed2:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400ed4:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ed6:	460a      	mov	r2, r1
  400ed8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400eda:	f013 0f08 	tst.w	r3, #8
  400ede:	d0fb      	beq.n	400ed8 <pmc_mck_set_division+0x2c>
}
  400ee0:	4770      	bx	lr
  400ee2:	bf00      	nop
  400ee4:	400e0600 	.word	0x400e0600

00400ee8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ee8:	4a18      	ldr	r2, [pc, #96]	; (400f4c <pmc_switch_mck_to_pllack+0x64>)
  400eea:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ef0:	4318      	orrs	r0, r3
  400ef2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ef4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ef6:	f013 0f08 	tst.w	r3, #8
  400efa:	d003      	beq.n	400f04 <pmc_switch_mck_to_pllack+0x1c>
  400efc:	e009      	b.n	400f12 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400efe:	3b01      	subs	r3, #1
  400f00:	d103      	bne.n	400f0a <pmc_switch_mck_to_pllack+0x22>
  400f02:	e01e      	b.n	400f42 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f08:	4910      	ldr	r1, [pc, #64]	; (400f4c <pmc_switch_mck_to_pllack+0x64>)
  400f0a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f0c:	f012 0f08 	tst.w	r2, #8
  400f10:	d0f5      	beq.n	400efe <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f12:	4a0e      	ldr	r2, [pc, #56]	; (400f4c <pmc_switch_mck_to_pllack+0x64>)
  400f14:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f16:	f023 0303 	bic.w	r3, r3, #3
  400f1a:	f043 0302 	orr.w	r3, r3, #2
  400f1e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f20:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400f22:	f010 0008 	ands.w	r0, r0, #8
  400f26:	d004      	beq.n	400f32 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400f28:	2000      	movs	r0, #0
  400f2a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f2c:	3b01      	subs	r3, #1
  400f2e:	d103      	bne.n	400f38 <pmc_switch_mck_to_pllack+0x50>
  400f30:	e009      	b.n	400f46 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f36:	4905      	ldr	r1, [pc, #20]	; (400f4c <pmc_switch_mck_to_pllack+0x64>)
  400f38:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f3a:	f012 0f08 	tst.w	r2, #8
  400f3e:	d0f5      	beq.n	400f2c <pmc_switch_mck_to_pllack+0x44>
  400f40:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400f42:	2001      	movs	r0, #1
  400f44:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400f46:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f48:	4770      	bx	lr
  400f4a:	bf00      	nop
  400f4c:	400e0600 	.word	0x400e0600

00400f50 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f50:	b138      	cbz	r0, 400f62 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f52:	490e      	ldr	r1, [pc, #56]	; (400f8c <pmc_switch_mainck_to_xtal+0x3c>)
  400f54:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f56:	4a0e      	ldr	r2, [pc, #56]	; (400f90 <pmc_switch_mainck_to_xtal+0x40>)
  400f58:	401a      	ands	r2, r3
  400f5a:	4b0e      	ldr	r3, [pc, #56]	; (400f94 <pmc_switch_mainck_to_xtal+0x44>)
  400f5c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f5e:	620b      	str	r3, [r1, #32]
  400f60:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f62:	480a      	ldr	r0, [pc, #40]	; (400f8c <pmc_switch_mainck_to_xtal+0x3c>)
  400f64:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f66:	0209      	lsls	r1, r1, #8
  400f68:	b289      	uxth	r1, r1
  400f6a:	4a0b      	ldr	r2, [pc, #44]	; (400f98 <pmc_switch_mainck_to_xtal+0x48>)
  400f6c:	401a      	ands	r2, r3
  400f6e:	4b0b      	ldr	r3, [pc, #44]	; (400f9c <pmc_switch_mainck_to_xtal+0x4c>)
  400f70:	4313      	orrs	r3, r2
  400f72:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f74:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f76:	4602      	mov	r2, r0
  400f78:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f7a:	f013 0f01 	tst.w	r3, #1
  400f7e:	d0fb      	beq.n	400f78 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f80:	4a02      	ldr	r2, [pc, #8]	; (400f8c <pmc_switch_mainck_to_xtal+0x3c>)
  400f82:	6a11      	ldr	r1, [r2, #32]
  400f84:	4b06      	ldr	r3, [pc, #24]	; (400fa0 <pmc_switch_mainck_to_xtal+0x50>)
  400f86:	430b      	orrs	r3, r1
  400f88:	6213      	str	r3, [r2, #32]
  400f8a:	4770      	bx	lr
  400f8c:	400e0600 	.word	0x400e0600
  400f90:	fec8fffc 	.word	0xfec8fffc
  400f94:	01370002 	.word	0x01370002
  400f98:	ffc8fffc 	.word	0xffc8fffc
  400f9c:	00370001 	.word	0x00370001
  400fa0:	01370000 	.word	0x01370000

00400fa4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400fa4:	4b02      	ldr	r3, [pc, #8]	; (400fb0 <pmc_osc_is_ready_mainck+0xc>)
  400fa6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fa8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400fac:	4770      	bx	lr
  400fae:	bf00      	nop
  400fb0:	400e0600 	.word	0x400e0600

00400fb4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400fb4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fb8:	4b01      	ldr	r3, [pc, #4]	; (400fc0 <pmc_disable_pllack+0xc>)
  400fba:	629a      	str	r2, [r3, #40]	; 0x28
  400fbc:	4770      	bx	lr
  400fbe:	bf00      	nop
  400fc0:	400e0600 	.word	0x400e0600

00400fc4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fc4:	4b02      	ldr	r3, [pc, #8]	; (400fd0 <pmc_is_locked_pllack+0xc>)
  400fc6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fc8:	f000 0002 	and.w	r0, r0, #2
  400fcc:	4770      	bx	lr
  400fce:	bf00      	nop
  400fd0:	400e0600 	.word	0x400e0600

00400fd4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fd4:	283f      	cmp	r0, #63	; 0x3f
  400fd6:	d81e      	bhi.n	401016 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fd8:	281f      	cmp	r0, #31
  400fda:	d80c      	bhi.n	400ff6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fdc:	4b11      	ldr	r3, [pc, #68]	; (401024 <pmc_enable_periph_clk+0x50>)
  400fde:	699a      	ldr	r2, [r3, #24]
  400fe0:	2301      	movs	r3, #1
  400fe2:	4083      	lsls	r3, r0
  400fe4:	4393      	bics	r3, r2
  400fe6:	d018      	beq.n	40101a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400fe8:	2301      	movs	r3, #1
  400fea:	fa03 f000 	lsl.w	r0, r3, r0
  400fee:	4b0d      	ldr	r3, [pc, #52]	; (401024 <pmc_enable_periph_clk+0x50>)
  400ff0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400ff2:	2000      	movs	r0, #0
  400ff4:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400ff6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ff8:	4b0a      	ldr	r3, [pc, #40]	; (401024 <pmc_enable_periph_clk+0x50>)
  400ffa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ffe:	2301      	movs	r3, #1
  401000:	4083      	lsls	r3, r0
  401002:	4393      	bics	r3, r2
  401004:	d00b      	beq.n	40101e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401006:	2301      	movs	r3, #1
  401008:	fa03 f000 	lsl.w	r0, r3, r0
  40100c:	4b05      	ldr	r3, [pc, #20]	; (401024 <pmc_enable_periph_clk+0x50>)
  40100e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  401012:	2000      	movs	r0, #0
  401014:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401016:	2001      	movs	r0, #1
  401018:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40101a:	2000      	movs	r0, #0
  40101c:	4770      	bx	lr
  40101e:	2000      	movs	r0, #0
}
  401020:	4770      	bx	lr
  401022:	bf00      	nop
  401024:	400e0600 	.word	0x400e0600

00401028 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401028:	6943      	ldr	r3, [r0, #20]
  40102a:	f013 0f02 	tst.w	r3, #2
  40102e:	d002      	beq.n	401036 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401030:	61c1      	str	r1, [r0, #28]
	return 0;
  401032:	2000      	movs	r0, #0
  401034:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401036:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401038:	4770      	bx	lr
  40103a:	bf00      	nop

0040103c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40103c:	6943      	ldr	r3, [r0, #20]
  40103e:	f013 0f01 	tst.w	r3, #1
  401042:	d003      	beq.n	40104c <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401044:	6983      	ldr	r3, [r0, #24]
  401046:	700b      	strb	r3, [r1, #0]
	return 0;
  401048:	2000      	movs	r0, #0
  40104a:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  40104c:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  40104e:	4770      	bx	lr

00401050 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401050:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401052:	010c      	lsls	r4, r1, #4
  401054:	4294      	cmp	r4, r2
  401056:	d90f      	bls.n	401078 <usart_set_async_baudrate+0x28>
  401058:	e01a      	b.n	401090 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40105a:	6841      	ldr	r1, [r0, #4]
  40105c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401060:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401062:	0412      	lsls	r2, r2, #16
  401064:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401068:	431a      	orrs	r2, r3
  40106a:	6202      	str	r2, [r0, #32]

	return 0;
  40106c:	2000      	movs	r0, #0
  40106e:	e01c      	b.n	4010aa <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  401070:	2001      	movs	r0, #1
  401072:	e01a      	b.n	4010aa <usart_set_async_baudrate+0x5a>
  401074:	2001      	movs	r0, #1
  401076:	e018      	b.n	4010aa <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401078:	0863      	lsrs	r3, r4, #1
  40107a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40107e:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  401082:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401084:	1e5c      	subs	r4, r3, #1
  401086:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40108a:	428c      	cmp	r4, r1
  40108c:	d9e9      	bls.n	401062 <usart_set_async_baudrate+0x12>
  40108e:	e7ef      	b.n	401070 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401090:	00c9      	lsls	r1, r1, #3
  401092:	084b      	lsrs	r3, r1, #1
  401094:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401098:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40109c:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40109e:	1e5c      	subs	r4, r3, #1
  4010a0:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4010a4:	428c      	cmp	r4, r1
  4010a6:	d8e5      	bhi.n	401074 <usart_set_async_baudrate+0x24>
  4010a8:	e7d7      	b.n	40105a <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4010aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010ae:	4770      	bx	lr

004010b0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4010b0:	4b08      	ldr	r3, [pc, #32]	; (4010d4 <usart_reset+0x24>)
  4010b2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4010b6:	2300      	movs	r3, #0
  4010b8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4010ba:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4010bc:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4010be:	2388      	movs	r3, #136	; 0x88
  4010c0:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4010c2:	2324      	movs	r3, #36	; 0x24
  4010c4:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  4010c6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4010ca:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  4010cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4010d0:	6003      	str	r3, [r0, #0]
  4010d2:	4770      	bx	lr
  4010d4:	55534100 	.word	0x55534100

004010d8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4010d8:	b570      	push	{r4, r5, r6, lr}
  4010da:	4605      	mov	r5, r0
  4010dc:	460c      	mov	r4, r1
  4010de:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4010e0:	4b0f      	ldr	r3, [pc, #60]	; (401120 <usart_init_rs232+0x48>)
  4010e2:	4798      	blx	r3

	ul_reg_val = 0;
  4010e4:	2200      	movs	r2, #0
  4010e6:	4b0f      	ldr	r3, [pc, #60]	; (401124 <usart_init_rs232+0x4c>)
  4010e8:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4010ea:	b19c      	cbz	r4, 401114 <usart_init_rs232+0x3c>
  4010ec:	4632      	mov	r2, r6
  4010ee:	6821      	ldr	r1, [r4, #0]
  4010f0:	4628      	mov	r0, r5
  4010f2:	4b0d      	ldr	r3, [pc, #52]	; (401128 <usart_init_rs232+0x50>)
  4010f4:	4798      	blx	r3
  4010f6:	4602      	mov	r2, r0
  4010f8:	b970      	cbnz	r0, 401118 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4010fa:	6861      	ldr	r1, [r4, #4]
  4010fc:	68a3      	ldr	r3, [r4, #8]
  4010fe:	4319      	orrs	r1, r3
  401100:	6923      	ldr	r3, [r4, #16]
  401102:	4319      	orrs	r1, r3
  401104:	68e3      	ldr	r3, [r4, #12]
  401106:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401108:	4906      	ldr	r1, [pc, #24]	; (401124 <usart_init_rs232+0x4c>)
  40110a:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  40110c:	6869      	ldr	r1, [r5, #4]
  40110e:	430b      	orrs	r3, r1
  401110:	606b      	str	r3, [r5, #4]

	return 0;
  401112:	e002      	b.n	40111a <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401114:	2201      	movs	r2, #1
  401116:	e000      	b.n	40111a <usart_init_rs232+0x42>
  401118:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  40111a:	4610      	mov	r0, r2
  40111c:	bd70      	pop	{r4, r5, r6, pc}
  40111e:	bf00      	nop
  401120:	004010b1 	.word	0x004010b1
  401124:	20400900 	.word	0x20400900
  401128:	00401051 	.word	0x00401051

0040112c <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  40112c:	2340      	movs	r3, #64	; 0x40
  40112e:	6003      	str	r3, [r0, #0]
  401130:	4770      	bx	lr
  401132:	bf00      	nop

00401134 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  401134:	2310      	movs	r3, #16
  401136:	6003      	str	r3, [r0, #0]
  401138:	4770      	bx	lr
  40113a:	bf00      	nop

0040113c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40113c:	6943      	ldr	r3, [r0, #20]
  40113e:	f013 0f02 	tst.w	r3, #2
  401142:	d004      	beq.n	40114e <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401144:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401148:	61c1      	str	r1, [r0, #28]
	return 0;
  40114a:	2000      	movs	r0, #0
  40114c:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40114e:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401150:	4770      	bx	lr
  401152:	bf00      	nop

00401154 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401154:	6943      	ldr	r3, [r0, #20]
  401156:	f013 0f01 	tst.w	r3, #1
  40115a:	d005      	beq.n	401168 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40115c:	6983      	ldr	r3, [r0, #24]
  40115e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401162:	600b      	str	r3, [r1, #0]

	return 0;
  401164:	2000      	movs	r0, #0
  401166:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401168:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40116a:	4770      	bx	lr

0040116c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40116c:	e7fe      	b.n	40116c <Dummy_Handler>
  40116e:	bf00      	nop

00401170 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401170:	b500      	push	{lr}
  401172:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  401174:	4b27      	ldr	r3, [pc, #156]	; (401214 <Reset_Handler+0xa4>)
  401176:	4a28      	ldr	r2, [pc, #160]	; (401218 <Reset_Handler+0xa8>)
  401178:	429a      	cmp	r2, r3
  40117a:	d003      	beq.n	401184 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  40117c:	4b27      	ldr	r3, [pc, #156]	; (40121c <Reset_Handler+0xac>)
  40117e:	4a25      	ldr	r2, [pc, #148]	; (401214 <Reset_Handler+0xa4>)
  401180:	429a      	cmp	r2, r3
  401182:	d304      	bcc.n	40118e <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401184:	4b26      	ldr	r3, [pc, #152]	; (401220 <Reset_Handler+0xb0>)
  401186:	4a27      	ldr	r2, [pc, #156]	; (401224 <Reset_Handler+0xb4>)
  401188:	429a      	cmp	r2, r3
  40118a:	d30f      	bcc.n	4011ac <Reset_Handler+0x3c>
  40118c:	e01a      	b.n	4011c4 <Reset_Handler+0x54>
  40118e:	4921      	ldr	r1, [pc, #132]	; (401214 <Reset_Handler+0xa4>)
  401190:	4b25      	ldr	r3, [pc, #148]	; (401228 <Reset_Handler+0xb8>)
  401192:	1a5b      	subs	r3, r3, r1
  401194:	f023 0303 	bic.w	r3, r3, #3
  401198:	3304      	adds	r3, #4
  40119a:	4a1f      	ldr	r2, [pc, #124]	; (401218 <Reset_Handler+0xa8>)
  40119c:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  40119e:	f852 0b04 	ldr.w	r0, [r2], #4
  4011a2:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4011a6:	429a      	cmp	r2, r3
  4011a8:	d1f9      	bne.n	40119e <Reset_Handler+0x2e>
  4011aa:	e7eb      	b.n	401184 <Reset_Handler+0x14>
  4011ac:	4b1f      	ldr	r3, [pc, #124]	; (40122c <Reset_Handler+0xbc>)
  4011ae:	4a20      	ldr	r2, [pc, #128]	; (401230 <Reset_Handler+0xc0>)
  4011b0:	1ad2      	subs	r2, r2, r3
  4011b2:	f022 0203 	bic.w	r2, r2, #3
  4011b6:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4011b8:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4011ba:	2100      	movs	r1, #0
  4011bc:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4011c0:	4293      	cmp	r3, r2
  4011c2:	d1fb      	bne.n	4011bc <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4011c4:	4a1b      	ldr	r2, [pc, #108]	; (401234 <Reset_Handler+0xc4>)
  4011c6:	4b1c      	ldr	r3, [pc, #112]	; (401238 <Reset_Handler+0xc8>)
  4011c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4011cc:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011ce:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011d2:	fab3 f383 	clz	r3, r3
  4011d6:	095b      	lsrs	r3, r3, #5
  4011d8:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4011da:	b672      	cpsid	i
  4011dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4011e0:	2200      	movs	r2, #0
  4011e2:	4b16      	ldr	r3, [pc, #88]	; (40123c <Reset_Handler+0xcc>)
  4011e4:	701a      	strb	r2, [r3, #0]
	return flags;
  4011e6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4011e8:	4a15      	ldr	r2, [pc, #84]	; (401240 <Reset_Handler+0xd0>)
  4011ea:	6813      	ldr	r3, [r2, #0]
  4011ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4011f0:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4011f2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4011f6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4011fa:	b129      	cbz	r1, 401208 <Reset_Handler+0x98>
		cpu_irq_enable();
  4011fc:	2201      	movs	r2, #1
  4011fe:	4b0f      	ldr	r3, [pc, #60]	; (40123c <Reset_Handler+0xcc>)
  401200:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401202:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401206:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401208:	4b0e      	ldr	r3, [pc, #56]	; (401244 <Reset_Handler+0xd4>)
  40120a:	4798      	blx	r3

        /* Branch to main function */
        main();
  40120c:	4b0e      	ldr	r3, [pc, #56]	; (401248 <Reset_Handler+0xd8>)
  40120e:	4798      	blx	r3
  401210:	e7fe      	b.n	401210 <Reset_Handler+0xa0>
  401212:	bf00      	nop
  401214:	20400000 	.word	0x20400000
  401218:	00404608 	.word	0x00404608
  40121c:	2040086c 	.word	0x2040086c
  401220:	204009d4 	.word	0x204009d4
  401224:	2040086c 	.word	0x2040086c
  401228:	2040086b 	.word	0x2040086b
  40122c:	20400870 	.word	0x20400870
  401230:	204009d7 	.word	0x204009d7
  401234:	e000ed00 	.word	0xe000ed00
  401238:	00400000 	.word	0x00400000
  40123c:	20400000 	.word	0x20400000
  401240:	e000ed88 	.word	0xe000ed88
  401244:	00401439 	.word	0x00401439
  401248:	004004a1 	.word	0x004004a1

0040124c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40124c:	4b3c      	ldr	r3, [pc, #240]	; (401340 <SystemCoreClockUpdate+0xf4>)
  40124e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401250:	f003 0303 	and.w	r3, r3, #3
  401254:	2b01      	cmp	r3, #1
  401256:	d00f      	beq.n	401278 <SystemCoreClockUpdate+0x2c>
  401258:	b113      	cbz	r3, 401260 <SystemCoreClockUpdate+0x14>
  40125a:	2b02      	cmp	r3, #2
  40125c:	d029      	beq.n	4012b2 <SystemCoreClockUpdate+0x66>
  40125e:	e057      	b.n	401310 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401260:	4b38      	ldr	r3, [pc, #224]	; (401344 <SystemCoreClockUpdate+0xf8>)
  401262:	695b      	ldr	r3, [r3, #20]
  401264:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401268:	bf14      	ite	ne
  40126a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40126e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401272:	4b35      	ldr	r3, [pc, #212]	; (401348 <SystemCoreClockUpdate+0xfc>)
  401274:	601a      	str	r2, [r3, #0]
  401276:	e04b      	b.n	401310 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401278:	4b31      	ldr	r3, [pc, #196]	; (401340 <SystemCoreClockUpdate+0xf4>)
  40127a:	6a1b      	ldr	r3, [r3, #32]
  40127c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401280:	d003      	beq.n	40128a <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401282:	4a32      	ldr	r2, [pc, #200]	; (40134c <SystemCoreClockUpdate+0x100>)
  401284:	4b30      	ldr	r3, [pc, #192]	; (401348 <SystemCoreClockUpdate+0xfc>)
  401286:	601a      	str	r2, [r3, #0]
  401288:	e042      	b.n	401310 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40128a:	4a31      	ldr	r2, [pc, #196]	; (401350 <SystemCoreClockUpdate+0x104>)
  40128c:	4b2e      	ldr	r3, [pc, #184]	; (401348 <SystemCoreClockUpdate+0xfc>)
  40128e:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401290:	4b2b      	ldr	r3, [pc, #172]	; (401340 <SystemCoreClockUpdate+0xf4>)
  401292:	6a1b      	ldr	r3, [r3, #32]
  401294:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401298:	2b10      	cmp	r3, #16
  40129a:	d002      	beq.n	4012a2 <SystemCoreClockUpdate+0x56>
  40129c:	2b20      	cmp	r3, #32
  40129e:	d004      	beq.n	4012aa <SystemCoreClockUpdate+0x5e>
  4012a0:	e036      	b.n	401310 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4012a2:	4a2c      	ldr	r2, [pc, #176]	; (401354 <SystemCoreClockUpdate+0x108>)
  4012a4:	4b28      	ldr	r3, [pc, #160]	; (401348 <SystemCoreClockUpdate+0xfc>)
  4012a6:	601a      	str	r2, [r3, #0]
          break;
  4012a8:	e032      	b.n	401310 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4012aa:	4a28      	ldr	r2, [pc, #160]	; (40134c <SystemCoreClockUpdate+0x100>)
  4012ac:	4b26      	ldr	r3, [pc, #152]	; (401348 <SystemCoreClockUpdate+0xfc>)
  4012ae:	601a      	str	r2, [r3, #0]
          break;
  4012b0:	e02e      	b.n	401310 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4012b2:	4b23      	ldr	r3, [pc, #140]	; (401340 <SystemCoreClockUpdate+0xf4>)
  4012b4:	6a1b      	ldr	r3, [r3, #32]
  4012b6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012ba:	d003      	beq.n	4012c4 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4012bc:	4a23      	ldr	r2, [pc, #140]	; (40134c <SystemCoreClockUpdate+0x100>)
  4012be:	4b22      	ldr	r3, [pc, #136]	; (401348 <SystemCoreClockUpdate+0xfc>)
  4012c0:	601a      	str	r2, [r3, #0]
  4012c2:	e012      	b.n	4012ea <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012c4:	4a22      	ldr	r2, [pc, #136]	; (401350 <SystemCoreClockUpdate+0x104>)
  4012c6:	4b20      	ldr	r3, [pc, #128]	; (401348 <SystemCoreClockUpdate+0xfc>)
  4012c8:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012ca:	4b1d      	ldr	r3, [pc, #116]	; (401340 <SystemCoreClockUpdate+0xf4>)
  4012cc:	6a1b      	ldr	r3, [r3, #32]
  4012ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012d2:	2b10      	cmp	r3, #16
  4012d4:	d002      	beq.n	4012dc <SystemCoreClockUpdate+0x90>
  4012d6:	2b20      	cmp	r3, #32
  4012d8:	d004      	beq.n	4012e4 <SystemCoreClockUpdate+0x98>
  4012da:	e006      	b.n	4012ea <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4012dc:	4a1d      	ldr	r2, [pc, #116]	; (401354 <SystemCoreClockUpdate+0x108>)
  4012de:	4b1a      	ldr	r3, [pc, #104]	; (401348 <SystemCoreClockUpdate+0xfc>)
  4012e0:	601a      	str	r2, [r3, #0]
          break;
  4012e2:	e002      	b.n	4012ea <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4012e4:	4a19      	ldr	r2, [pc, #100]	; (40134c <SystemCoreClockUpdate+0x100>)
  4012e6:	4b18      	ldr	r3, [pc, #96]	; (401348 <SystemCoreClockUpdate+0xfc>)
  4012e8:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012ea:	4b15      	ldr	r3, [pc, #84]	; (401340 <SystemCoreClockUpdate+0xf4>)
  4012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012ee:	f003 0303 	and.w	r3, r3, #3
  4012f2:	2b02      	cmp	r3, #2
  4012f4:	d10c      	bne.n	401310 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012f6:	4a12      	ldr	r2, [pc, #72]	; (401340 <SystemCoreClockUpdate+0xf4>)
  4012f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012fa:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4012fc:	4812      	ldr	r0, [pc, #72]	; (401348 <SystemCoreClockUpdate+0xfc>)
  4012fe:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401302:	6803      	ldr	r3, [r0, #0]
  401304:	fb01 3303 	mla	r3, r1, r3, r3
  401308:	b2d2      	uxtb	r2, r2
  40130a:	fbb3 f3f2 	udiv	r3, r3, r2
  40130e:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401310:	4b0b      	ldr	r3, [pc, #44]	; (401340 <SystemCoreClockUpdate+0xf4>)
  401312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401314:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401318:	2b70      	cmp	r3, #112	; 0x70
  40131a:	d107      	bne.n	40132c <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  40131c:	4a0a      	ldr	r2, [pc, #40]	; (401348 <SystemCoreClockUpdate+0xfc>)
  40131e:	6813      	ldr	r3, [r2, #0]
  401320:	490d      	ldr	r1, [pc, #52]	; (401358 <SystemCoreClockUpdate+0x10c>)
  401322:	fba1 1303 	umull	r1, r3, r1, r3
  401326:	085b      	lsrs	r3, r3, #1
  401328:	6013      	str	r3, [r2, #0]
  40132a:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40132c:	4b04      	ldr	r3, [pc, #16]	; (401340 <SystemCoreClockUpdate+0xf4>)
  40132e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401330:	4905      	ldr	r1, [pc, #20]	; (401348 <SystemCoreClockUpdate+0xfc>)
  401332:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401336:	680b      	ldr	r3, [r1, #0]
  401338:	40d3      	lsrs	r3, r2
  40133a:	600b      	str	r3, [r1, #0]
  40133c:	4770      	bx	lr
  40133e:	bf00      	nop
  401340:	400e0600 	.word	0x400e0600
  401344:	400e1810 	.word	0x400e1810
  401348:	20400004 	.word	0x20400004
  40134c:	00b71b00 	.word	0x00b71b00
  401350:	003d0900 	.word	0x003d0900
  401354:	007a1200 	.word	0x007a1200
  401358:	aaaaaaab 	.word	0xaaaaaaab

0040135c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40135c:	4b16      	ldr	r3, [pc, #88]	; (4013b8 <system_init_flash+0x5c>)
  40135e:	4298      	cmp	r0, r3
  401360:	d804      	bhi.n	40136c <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401362:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401366:	4b15      	ldr	r3, [pc, #84]	; (4013bc <system_init_flash+0x60>)
  401368:	601a      	str	r2, [r3, #0]
  40136a:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40136c:	4b14      	ldr	r3, [pc, #80]	; (4013c0 <system_init_flash+0x64>)
  40136e:	4298      	cmp	r0, r3
  401370:	d803      	bhi.n	40137a <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401372:	4a14      	ldr	r2, [pc, #80]	; (4013c4 <system_init_flash+0x68>)
  401374:	4b11      	ldr	r3, [pc, #68]	; (4013bc <system_init_flash+0x60>)
  401376:	601a      	str	r2, [r3, #0]
  401378:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40137a:	4b13      	ldr	r3, [pc, #76]	; (4013c8 <system_init_flash+0x6c>)
  40137c:	4298      	cmp	r0, r3
  40137e:	d803      	bhi.n	401388 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401380:	4a12      	ldr	r2, [pc, #72]	; (4013cc <system_init_flash+0x70>)
  401382:	4b0e      	ldr	r3, [pc, #56]	; (4013bc <system_init_flash+0x60>)
  401384:	601a      	str	r2, [r3, #0]
  401386:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401388:	4b11      	ldr	r3, [pc, #68]	; (4013d0 <system_init_flash+0x74>)
  40138a:	4298      	cmp	r0, r3
  40138c:	d803      	bhi.n	401396 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40138e:	4a11      	ldr	r2, [pc, #68]	; (4013d4 <system_init_flash+0x78>)
  401390:	4b0a      	ldr	r3, [pc, #40]	; (4013bc <system_init_flash+0x60>)
  401392:	601a      	str	r2, [r3, #0]
  401394:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401396:	4b10      	ldr	r3, [pc, #64]	; (4013d8 <system_init_flash+0x7c>)
  401398:	4298      	cmp	r0, r3
  40139a:	d804      	bhi.n	4013a6 <system_init_flash+0x4a>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40139c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4013a0:	4b06      	ldr	r3, [pc, #24]	; (4013bc <system_init_flash+0x60>)
  4013a2:	601a      	str	r2, [r3, #0]
  4013a4:	4770      	bx	lr
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4013a6:	4b0d      	ldr	r3, [pc, #52]	; (4013dc <system_init_flash+0x80>)
  4013a8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013aa:	bf94      	ite	ls
  4013ac:	4a0c      	ldrls	r2, [pc, #48]	; (4013e0 <system_init_flash+0x84>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4013ae:	4a0d      	ldrhi	r2, [pc, #52]	; (4013e4 <system_init_flash+0x88>)
  4013b0:	4b02      	ldr	r3, [pc, #8]	; (4013bc <system_init_flash+0x60>)
  4013b2:	601a      	str	r2, [r3, #0]
  4013b4:	4770      	bx	lr
  4013b6:	bf00      	nop
  4013b8:	015ef3bf 	.word	0x015ef3bf
  4013bc:	400e0c00 	.word	0x400e0c00
  4013c0:	02bde77f 	.word	0x02bde77f
  4013c4:	04000100 	.word	0x04000100
  4013c8:	041cdb3f 	.word	0x041cdb3f
  4013cc:	04000200 	.word	0x04000200
  4013d0:	057bceff 	.word	0x057bceff
  4013d4:	04000300 	.word	0x04000300
  4013d8:	06dac2bf 	.word	0x06dac2bf
  4013dc:	0839b67f 	.word	0x0839b67f
  4013e0:	04000500 	.word	0x04000500
  4013e4:	04000600 	.word	0x04000600

004013e8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013e8:	4b09      	ldr	r3, [pc, #36]	; (401410 <_sbrk+0x28>)
  4013ea:	681b      	ldr	r3, [r3, #0]
  4013ec:	b913      	cbnz	r3, 4013f4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4013ee:	4a09      	ldr	r2, [pc, #36]	; (401414 <_sbrk+0x2c>)
  4013f0:	4b07      	ldr	r3, [pc, #28]	; (401410 <_sbrk+0x28>)
  4013f2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4013f4:	4b06      	ldr	r3, [pc, #24]	; (401410 <_sbrk+0x28>)
  4013f6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013f8:	181a      	adds	r2, r3, r0
  4013fa:	4907      	ldr	r1, [pc, #28]	; (401418 <_sbrk+0x30>)
  4013fc:	4291      	cmp	r1, r2
  4013fe:	db04      	blt.n	40140a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401400:	4610      	mov	r0, r2
  401402:	4a03      	ldr	r2, [pc, #12]	; (401410 <_sbrk+0x28>)
  401404:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401406:	4618      	mov	r0, r3
  401408:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40140a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40140e:	4770      	bx	lr
  401410:	20400904 	.word	0x20400904
  401414:	20402bd8 	.word	0x20402bd8
  401418:	2045fffc 	.word	0x2045fffc

0040141c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40141c:	f04f 30ff 	mov.w	r0, #4294967295
  401420:	4770      	bx	lr
  401422:	bf00      	nop

00401424 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401424:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401428:	604b      	str	r3, [r1, #4]

	return 0;
}
  40142a:	2000      	movs	r0, #0
  40142c:	4770      	bx	lr
  40142e:	bf00      	nop

00401430 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401430:	2001      	movs	r0, #1
  401432:	4770      	bx	lr

00401434 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401434:	2000      	movs	r0, #0
  401436:	4770      	bx	lr

00401438 <__libc_init_array>:
  401438:	b570      	push	{r4, r5, r6, lr}
  40143a:	4e0f      	ldr	r6, [pc, #60]	; (401478 <__libc_init_array+0x40>)
  40143c:	4d0f      	ldr	r5, [pc, #60]	; (40147c <__libc_init_array+0x44>)
  40143e:	1b76      	subs	r6, r6, r5
  401440:	10b6      	asrs	r6, r6, #2
  401442:	bf18      	it	ne
  401444:	2400      	movne	r4, #0
  401446:	d005      	beq.n	401454 <__libc_init_array+0x1c>
  401448:	3401      	adds	r4, #1
  40144a:	f855 3b04 	ldr.w	r3, [r5], #4
  40144e:	4798      	blx	r3
  401450:	42a6      	cmp	r6, r4
  401452:	d1f9      	bne.n	401448 <__libc_init_array+0x10>
  401454:	4e0a      	ldr	r6, [pc, #40]	; (401480 <__libc_init_array+0x48>)
  401456:	4d0b      	ldr	r5, [pc, #44]	; (401484 <__libc_init_array+0x4c>)
  401458:	1b76      	subs	r6, r6, r5
  40145a:	f003 f8bf 	bl	4045dc <_init>
  40145e:	10b6      	asrs	r6, r6, #2
  401460:	bf18      	it	ne
  401462:	2400      	movne	r4, #0
  401464:	d006      	beq.n	401474 <__libc_init_array+0x3c>
  401466:	3401      	adds	r4, #1
  401468:	f855 3b04 	ldr.w	r3, [r5], #4
  40146c:	4798      	blx	r3
  40146e:	42a6      	cmp	r6, r4
  401470:	d1f9      	bne.n	401466 <__libc_init_array+0x2e>
  401472:	bd70      	pop	{r4, r5, r6, pc}
  401474:	bd70      	pop	{r4, r5, r6, pc}
  401476:	bf00      	nop
  401478:	004045e8 	.word	0x004045e8
  40147c:	004045e8 	.word	0x004045e8
  401480:	004045f0 	.word	0x004045f0
  401484:	004045e8 	.word	0x004045e8

00401488 <iprintf>:
  401488:	b40f      	push	{r0, r1, r2, r3}
  40148a:	b500      	push	{lr}
  40148c:	4907      	ldr	r1, [pc, #28]	; (4014ac <iprintf+0x24>)
  40148e:	b083      	sub	sp, #12
  401490:	ab04      	add	r3, sp, #16
  401492:	6808      	ldr	r0, [r1, #0]
  401494:	f853 2b04 	ldr.w	r2, [r3], #4
  401498:	6881      	ldr	r1, [r0, #8]
  40149a:	9301      	str	r3, [sp, #4]
  40149c:	f000 f9fa 	bl	401894 <_vfiprintf_r>
  4014a0:	b003      	add	sp, #12
  4014a2:	f85d eb04 	ldr.w	lr, [sp], #4
  4014a6:	b004      	add	sp, #16
  4014a8:	4770      	bx	lr
  4014aa:	bf00      	nop
  4014ac:	20400430 	.word	0x20400430

004014b0 <memset>:
  4014b0:	b470      	push	{r4, r5, r6}
  4014b2:	0784      	lsls	r4, r0, #30
  4014b4:	d046      	beq.n	401544 <memset+0x94>
  4014b6:	1e54      	subs	r4, r2, #1
  4014b8:	2a00      	cmp	r2, #0
  4014ba:	d041      	beq.n	401540 <memset+0x90>
  4014bc:	b2cd      	uxtb	r5, r1
  4014be:	4603      	mov	r3, r0
  4014c0:	e002      	b.n	4014c8 <memset+0x18>
  4014c2:	1e62      	subs	r2, r4, #1
  4014c4:	b3e4      	cbz	r4, 401540 <memset+0x90>
  4014c6:	4614      	mov	r4, r2
  4014c8:	f803 5b01 	strb.w	r5, [r3], #1
  4014cc:	079a      	lsls	r2, r3, #30
  4014ce:	d1f8      	bne.n	4014c2 <memset+0x12>
  4014d0:	2c03      	cmp	r4, #3
  4014d2:	d92e      	bls.n	401532 <memset+0x82>
  4014d4:	b2cd      	uxtb	r5, r1
  4014d6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4014da:	2c0f      	cmp	r4, #15
  4014dc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4014e0:	d919      	bls.n	401516 <memset+0x66>
  4014e2:	f103 0210 	add.w	r2, r3, #16
  4014e6:	4626      	mov	r6, r4
  4014e8:	3e10      	subs	r6, #16
  4014ea:	2e0f      	cmp	r6, #15
  4014ec:	f842 5c10 	str.w	r5, [r2, #-16]
  4014f0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4014f4:	f842 5c08 	str.w	r5, [r2, #-8]
  4014f8:	f842 5c04 	str.w	r5, [r2, #-4]
  4014fc:	f102 0210 	add.w	r2, r2, #16
  401500:	d8f2      	bhi.n	4014e8 <memset+0x38>
  401502:	f1a4 0210 	sub.w	r2, r4, #16
  401506:	f022 020f 	bic.w	r2, r2, #15
  40150a:	f004 040f 	and.w	r4, r4, #15
  40150e:	3210      	adds	r2, #16
  401510:	2c03      	cmp	r4, #3
  401512:	4413      	add	r3, r2
  401514:	d90d      	bls.n	401532 <memset+0x82>
  401516:	461e      	mov	r6, r3
  401518:	4622      	mov	r2, r4
  40151a:	3a04      	subs	r2, #4
  40151c:	2a03      	cmp	r2, #3
  40151e:	f846 5b04 	str.w	r5, [r6], #4
  401522:	d8fa      	bhi.n	40151a <memset+0x6a>
  401524:	1f22      	subs	r2, r4, #4
  401526:	f022 0203 	bic.w	r2, r2, #3
  40152a:	3204      	adds	r2, #4
  40152c:	4413      	add	r3, r2
  40152e:	f004 0403 	and.w	r4, r4, #3
  401532:	b12c      	cbz	r4, 401540 <memset+0x90>
  401534:	b2c9      	uxtb	r1, r1
  401536:	441c      	add	r4, r3
  401538:	f803 1b01 	strb.w	r1, [r3], #1
  40153c:	42a3      	cmp	r3, r4
  40153e:	d1fb      	bne.n	401538 <memset+0x88>
  401540:	bc70      	pop	{r4, r5, r6}
  401542:	4770      	bx	lr
  401544:	4614      	mov	r4, r2
  401546:	4603      	mov	r3, r0
  401548:	e7c2      	b.n	4014d0 <memset+0x20>
  40154a:	bf00      	nop

0040154c <_puts_r>:
  40154c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40154e:	4605      	mov	r5, r0
  401550:	b089      	sub	sp, #36	; 0x24
  401552:	4608      	mov	r0, r1
  401554:	460c      	mov	r4, r1
  401556:	f000 f8f3 	bl	401740 <strlen>
  40155a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40155c:	4f14      	ldr	r7, [pc, #80]	; (4015b0 <_puts_r+0x64>)
  40155e:	9404      	str	r4, [sp, #16]
  401560:	2601      	movs	r6, #1
  401562:	1c44      	adds	r4, r0, #1
  401564:	a904      	add	r1, sp, #16
  401566:	2202      	movs	r2, #2
  401568:	9403      	str	r4, [sp, #12]
  40156a:	9005      	str	r0, [sp, #20]
  40156c:	68ac      	ldr	r4, [r5, #8]
  40156e:	9706      	str	r7, [sp, #24]
  401570:	9607      	str	r6, [sp, #28]
  401572:	9101      	str	r1, [sp, #4]
  401574:	9202      	str	r2, [sp, #8]
  401576:	b1b3      	cbz	r3, 4015a6 <_puts_r+0x5a>
  401578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40157c:	049a      	lsls	r2, r3, #18
  40157e:	d406      	bmi.n	40158e <_puts_r+0x42>
  401580:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401582:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401586:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40158a:	81a3      	strh	r3, [r4, #12]
  40158c:	6662      	str	r2, [r4, #100]	; 0x64
  40158e:	4621      	mov	r1, r4
  401590:	4628      	mov	r0, r5
  401592:	aa01      	add	r2, sp, #4
  401594:	f001 fc10 	bl	402db8 <__sfvwrite_r>
  401598:	2800      	cmp	r0, #0
  40159a:	bf14      	ite	ne
  40159c:	f04f 30ff 	movne.w	r0, #4294967295
  4015a0:	200a      	moveq	r0, #10
  4015a2:	b009      	add	sp, #36	; 0x24
  4015a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4015a6:	4628      	mov	r0, r5
  4015a8:	f001 fa54 	bl	402a54 <__sinit>
  4015ac:	e7e4      	b.n	401578 <_puts_r+0x2c>
  4015ae:	bf00      	nop
  4015b0:	00404588 	.word	0x00404588

004015b4 <puts>:
  4015b4:	4b02      	ldr	r3, [pc, #8]	; (4015c0 <puts+0xc>)
  4015b6:	4601      	mov	r1, r0
  4015b8:	6818      	ldr	r0, [r3, #0]
  4015ba:	f7ff bfc7 	b.w	40154c <_puts_r>
  4015be:	bf00      	nop
  4015c0:	20400430 	.word	0x20400430

004015c4 <setbuf>:
  4015c4:	2900      	cmp	r1, #0
  4015c6:	bf0c      	ite	eq
  4015c8:	2202      	moveq	r2, #2
  4015ca:	2200      	movne	r2, #0
  4015cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4015d0:	f000 b800 	b.w	4015d4 <setvbuf>

004015d4 <setvbuf>:
  4015d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4015d8:	4c51      	ldr	r4, [pc, #324]	; (401720 <setvbuf+0x14c>)
  4015da:	6825      	ldr	r5, [r4, #0]
  4015dc:	b083      	sub	sp, #12
  4015de:	4604      	mov	r4, r0
  4015e0:	460f      	mov	r7, r1
  4015e2:	4690      	mov	r8, r2
  4015e4:	461e      	mov	r6, r3
  4015e6:	b115      	cbz	r5, 4015ee <setvbuf+0x1a>
  4015e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4015ea:	2b00      	cmp	r3, #0
  4015ec:	d079      	beq.n	4016e2 <setvbuf+0x10e>
  4015ee:	f1b8 0f02 	cmp.w	r8, #2
  4015f2:	d004      	beq.n	4015fe <setvbuf+0x2a>
  4015f4:	f1b8 0f01 	cmp.w	r8, #1
  4015f8:	d87f      	bhi.n	4016fa <setvbuf+0x126>
  4015fa:	2e00      	cmp	r6, #0
  4015fc:	db7d      	blt.n	4016fa <setvbuf+0x126>
  4015fe:	4621      	mov	r1, r4
  401600:	4628      	mov	r0, r5
  401602:	f001 f993 	bl	40292c <_fflush_r>
  401606:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401608:	b141      	cbz	r1, 40161c <setvbuf+0x48>
  40160a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40160e:	4299      	cmp	r1, r3
  401610:	d002      	beq.n	401618 <setvbuf+0x44>
  401612:	4628      	mov	r0, r5
  401614:	f001 fae8 	bl	402be8 <_free_r>
  401618:	2300      	movs	r3, #0
  40161a:	6323      	str	r3, [r4, #48]	; 0x30
  40161c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401620:	2200      	movs	r2, #0
  401622:	61a2      	str	r2, [r4, #24]
  401624:	6062      	str	r2, [r4, #4]
  401626:	061a      	lsls	r2, r3, #24
  401628:	d454      	bmi.n	4016d4 <setvbuf+0x100>
  40162a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40162e:	f023 0303 	bic.w	r3, r3, #3
  401632:	f1b8 0f02 	cmp.w	r8, #2
  401636:	81a3      	strh	r3, [r4, #12]
  401638:	d039      	beq.n	4016ae <setvbuf+0xda>
  40163a:	ab01      	add	r3, sp, #4
  40163c:	466a      	mov	r2, sp
  40163e:	4621      	mov	r1, r4
  401640:	4628      	mov	r0, r5
  401642:	f001 fd6f 	bl	403124 <__swhatbuf_r>
  401646:	89a3      	ldrh	r3, [r4, #12]
  401648:	4318      	orrs	r0, r3
  40164a:	81a0      	strh	r0, [r4, #12]
  40164c:	b326      	cbz	r6, 401698 <setvbuf+0xc4>
  40164e:	b327      	cbz	r7, 40169a <setvbuf+0xc6>
  401650:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401652:	2b00      	cmp	r3, #0
  401654:	d04d      	beq.n	4016f2 <setvbuf+0x11e>
  401656:	9b00      	ldr	r3, [sp, #0]
  401658:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40165c:	6027      	str	r7, [r4, #0]
  40165e:	429e      	cmp	r6, r3
  401660:	bf1c      	itt	ne
  401662:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  401666:	81a0      	strhne	r0, [r4, #12]
  401668:	f1b8 0f01 	cmp.w	r8, #1
  40166c:	bf08      	it	eq
  40166e:	f040 0001 	orreq.w	r0, r0, #1
  401672:	b283      	uxth	r3, r0
  401674:	bf08      	it	eq
  401676:	81a0      	strheq	r0, [r4, #12]
  401678:	f003 0008 	and.w	r0, r3, #8
  40167c:	b280      	uxth	r0, r0
  40167e:	6127      	str	r7, [r4, #16]
  401680:	6166      	str	r6, [r4, #20]
  401682:	b318      	cbz	r0, 4016cc <setvbuf+0xf8>
  401684:	f013 0001 	ands.w	r0, r3, #1
  401688:	d02f      	beq.n	4016ea <setvbuf+0x116>
  40168a:	2000      	movs	r0, #0
  40168c:	4276      	negs	r6, r6
  40168e:	61a6      	str	r6, [r4, #24]
  401690:	60a0      	str	r0, [r4, #8]
  401692:	b003      	add	sp, #12
  401694:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401698:	9e00      	ldr	r6, [sp, #0]
  40169a:	4630      	mov	r0, r6
  40169c:	f001 fdb6 	bl	40320c <malloc>
  4016a0:	4607      	mov	r7, r0
  4016a2:	b368      	cbz	r0, 401700 <setvbuf+0x12c>
  4016a4:	89a3      	ldrh	r3, [r4, #12]
  4016a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4016aa:	81a3      	strh	r3, [r4, #12]
  4016ac:	e7d0      	b.n	401650 <setvbuf+0x7c>
  4016ae:	2000      	movs	r0, #0
  4016b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4016b4:	f043 0302 	orr.w	r3, r3, #2
  4016b8:	2500      	movs	r5, #0
  4016ba:	2101      	movs	r1, #1
  4016bc:	81a3      	strh	r3, [r4, #12]
  4016be:	60a5      	str	r5, [r4, #8]
  4016c0:	6022      	str	r2, [r4, #0]
  4016c2:	6122      	str	r2, [r4, #16]
  4016c4:	6161      	str	r1, [r4, #20]
  4016c6:	b003      	add	sp, #12
  4016c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016cc:	60a0      	str	r0, [r4, #8]
  4016ce:	b003      	add	sp, #12
  4016d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016d4:	6921      	ldr	r1, [r4, #16]
  4016d6:	4628      	mov	r0, r5
  4016d8:	f001 fa86 	bl	402be8 <_free_r>
  4016dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016e0:	e7a3      	b.n	40162a <setvbuf+0x56>
  4016e2:	4628      	mov	r0, r5
  4016e4:	f001 f9b6 	bl	402a54 <__sinit>
  4016e8:	e781      	b.n	4015ee <setvbuf+0x1a>
  4016ea:	60a6      	str	r6, [r4, #8]
  4016ec:	b003      	add	sp, #12
  4016ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016f2:	4628      	mov	r0, r5
  4016f4:	f001 f9ae 	bl	402a54 <__sinit>
  4016f8:	e7ad      	b.n	401656 <setvbuf+0x82>
  4016fa:	f04f 30ff 	mov.w	r0, #4294967295
  4016fe:	e7e2      	b.n	4016c6 <setvbuf+0xf2>
  401700:	f8dd 9000 	ldr.w	r9, [sp]
  401704:	45b1      	cmp	r9, r6
  401706:	d006      	beq.n	401716 <setvbuf+0x142>
  401708:	4648      	mov	r0, r9
  40170a:	f001 fd7f 	bl	40320c <malloc>
  40170e:	4607      	mov	r7, r0
  401710:	b108      	cbz	r0, 401716 <setvbuf+0x142>
  401712:	464e      	mov	r6, r9
  401714:	e7c6      	b.n	4016a4 <setvbuf+0xd0>
  401716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40171a:	f04f 30ff 	mov.w	r0, #4294967295
  40171e:	e7c7      	b.n	4016b0 <setvbuf+0xdc>
  401720:	20400430 	.word	0x20400430
	...

00401740 <strlen>:
  401740:	f890 f000 	pld	[r0]
  401744:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401748:	f020 0107 	bic.w	r1, r0, #7
  40174c:	f06f 0c00 	mvn.w	ip, #0
  401750:	f010 0407 	ands.w	r4, r0, #7
  401754:	f891 f020 	pld	[r1, #32]
  401758:	f040 8049 	bne.w	4017ee <strlen+0xae>
  40175c:	f04f 0400 	mov.w	r4, #0
  401760:	f06f 0007 	mvn.w	r0, #7
  401764:	e9d1 2300 	ldrd	r2, r3, [r1]
  401768:	f891 f040 	pld	[r1, #64]	; 0x40
  40176c:	f100 0008 	add.w	r0, r0, #8
  401770:	fa82 f24c 	uadd8	r2, r2, ip
  401774:	faa4 f28c 	sel	r2, r4, ip
  401778:	fa83 f34c 	uadd8	r3, r3, ip
  40177c:	faa2 f38c 	sel	r3, r2, ip
  401780:	bb4b      	cbnz	r3, 4017d6 <strlen+0x96>
  401782:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401786:	fa82 f24c 	uadd8	r2, r2, ip
  40178a:	f100 0008 	add.w	r0, r0, #8
  40178e:	faa4 f28c 	sel	r2, r4, ip
  401792:	fa83 f34c 	uadd8	r3, r3, ip
  401796:	faa2 f38c 	sel	r3, r2, ip
  40179a:	b9e3      	cbnz	r3, 4017d6 <strlen+0x96>
  40179c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4017a0:	fa82 f24c 	uadd8	r2, r2, ip
  4017a4:	f100 0008 	add.w	r0, r0, #8
  4017a8:	faa4 f28c 	sel	r2, r4, ip
  4017ac:	fa83 f34c 	uadd8	r3, r3, ip
  4017b0:	faa2 f38c 	sel	r3, r2, ip
  4017b4:	b97b      	cbnz	r3, 4017d6 <strlen+0x96>
  4017b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4017ba:	f101 0120 	add.w	r1, r1, #32
  4017be:	fa82 f24c 	uadd8	r2, r2, ip
  4017c2:	f100 0008 	add.w	r0, r0, #8
  4017c6:	faa4 f28c 	sel	r2, r4, ip
  4017ca:	fa83 f34c 	uadd8	r3, r3, ip
  4017ce:	faa2 f38c 	sel	r3, r2, ip
  4017d2:	2b00      	cmp	r3, #0
  4017d4:	d0c6      	beq.n	401764 <strlen+0x24>
  4017d6:	2a00      	cmp	r2, #0
  4017d8:	bf04      	itt	eq
  4017da:	3004      	addeq	r0, #4
  4017dc:	461a      	moveq	r2, r3
  4017de:	ba12      	rev	r2, r2
  4017e0:	fab2 f282 	clz	r2, r2
  4017e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4017e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4017ec:	4770      	bx	lr
  4017ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4017f2:	f004 0503 	and.w	r5, r4, #3
  4017f6:	f1c4 0000 	rsb	r0, r4, #0
  4017fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4017fe:	f014 0f04 	tst.w	r4, #4
  401802:	f891 f040 	pld	[r1, #64]	; 0x40
  401806:	fa0c f505 	lsl.w	r5, ip, r5
  40180a:	ea62 0205 	orn	r2, r2, r5
  40180e:	bf1c      	itt	ne
  401810:	ea63 0305 	ornne	r3, r3, r5
  401814:	4662      	movne	r2, ip
  401816:	f04f 0400 	mov.w	r4, #0
  40181a:	e7a9      	b.n	401770 <strlen+0x30>

0040181c <__sprint_r.part.0>:
  40181c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40181e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401822:	049c      	lsls	r4, r3, #18
  401824:	4692      	mov	sl, r2
  401826:	d52c      	bpl.n	401882 <__sprint_r.part.0+0x66>
  401828:	6893      	ldr	r3, [r2, #8]
  40182a:	6812      	ldr	r2, [r2, #0]
  40182c:	b33b      	cbz	r3, 40187e <__sprint_r.part.0+0x62>
  40182e:	460f      	mov	r7, r1
  401830:	4680      	mov	r8, r0
  401832:	f102 0908 	add.w	r9, r2, #8
  401836:	e919 0060 	ldmdb	r9, {r5, r6}
  40183a:	08b6      	lsrs	r6, r6, #2
  40183c:	d017      	beq.n	40186e <__sprint_r.part.0+0x52>
  40183e:	3d04      	subs	r5, #4
  401840:	2400      	movs	r4, #0
  401842:	e001      	b.n	401848 <__sprint_r.part.0+0x2c>
  401844:	42a6      	cmp	r6, r4
  401846:	d010      	beq.n	40186a <__sprint_r.part.0+0x4e>
  401848:	463a      	mov	r2, r7
  40184a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40184e:	4640      	mov	r0, r8
  401850:	f001 f96a 	bl	402b28 <_fputwc_r>
  401854:	1c43      	adds	r3, r0, #1
  401856:	f104 0401 	add.w	r4, r4, #1
  40185a:	d1f3      	bne.n	401844 <__sprint_r.part.0+0x28>
  40185c:	2300      	movs	r3, #0
  40185e:	f8ca 3008 	str.w	r3, [sl, #8]
  401862:	f8ca 3004 	str.w	r3, [sl, #4]
  401866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40186a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40186e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401872:	f8ca 3008 	str.w	r3, [sl, #8]
  401876:	f109 0908 	add.w	r9, r9, #8
  40187a:	2b00      	cmp	r3, #0
  40187c:	d1db      	bne.n	401836 <__sprint_r.part.0+0x1a>
  40187e:	2000      	movs	r0, #0
  401880:	e7ec      	b.n	40185c <__sprint_r.part.0+0x40>
  401882:	f001 fa99 	bl	402db8 <__sfvwrite_r>
  401886:	2300      	movs	r3, #0
  401888:	f8ca 3008 	str.w	r3, [sl, #8]
  40188c:	f8ca 3004 	str.w	r3, [sl, #4]
  401890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401894 <_vfiprintf_r>:
  401894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401898:	b0ab      	sub	sp, #172	; 0xac
  40189a:	461c      	mov	r4, r3
  40189c:	9100      	str	r1, [sp, #0]
  40189e:	4690      	mov	r8, r2
  4018a0:	9304      	str	r3, [sp, #16]
  4018a2:	9005      	str	r0, [sp, #20]
  4018a4:	b118      	cbz	r0, 4018ae <_vfiprintf_r+0x1a>
  4018a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4018a8:	2b00      	cmp	r3, #0
  4018aa:	f000 80de 	beq.w	401a6a <_vfiprintf_r+0x1d6>
  4018ae:	9800      	ldr	r0, [sp, #0]
  4018b0:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  4018b4:	b28a      	uxth	r2, r1
  4018b6:	0495      	lsls	r5, r2, #18
  4018b8:	d407      	bmi.n	4018ca <_vfiprintf_r+0x36>
  4018ba:	6e43      	ldr	r3, [r0, #100]	; 0x64
  4018bc:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4018c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4018c4:	8182      	strh	r2, [r0, #12]
  4018c6:	6643      	str	r3, [r0, #100]	; 0x64
  4018c8:	b292      	uxth	r2, r2
  4018ca:	0711      	lsls	r1, r2, #28
  4018cc:	f140 80b1 	bpl.w	401a32 <_vfiprintf_r+0x19e>
  4018d0:	9b00      	ldr	r3, [sp, #0]
  4018d2:	691b      	ldr	r3, [r3, #16]
  4018d4:	2b00      	cmp	r3, #0
  4018d6:	f000 80ac 	beq.w	401a32 <_vfiprintf_r+0x19e>
  4018da:	f002 021a 	and.w	r2, r2, #26
  4018de:	2a0a      	cmp	r2, #10
  4018e0:	f000 80b5 	beq.w	401a4e <_vfiprintf_r+0x1ba>
  4018e4:	2300      	movs	r3, #0
  4018e6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4018ea:	9302      	str	r3, [sp, #8]
  4018ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4018ee:	930e      	str	r3, [sp, #56]	; 0x38
  4018f0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4018f4:	46da      	mov	sl, fp
  4018f6:	f898 3000 	ldrb.w	r3, [r8]
  4018fa:	4644      	mov	r4, r8
  4018fc:	b1fb      	cbz	r3, 40193e <_vfiprintf_r+0xaa>
  4018fe:	2b25      	cmp	r3, #37	; 0x25
  401900:	d102      	bne.n	401908 <_vfiprintf_r+0x74>
  401902:	e01c      	b.n	40193e <_vfiprintf_r+0xaa>
  401904:	2b25      	cmp	r3, #37	; 0x25
  401906:	d003      	beq.n	401910 <_vfiprintf_r+0x7c>
  401908:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40190c:	2b00      	cmp	r3, #0
  40190e:	d1f9      	bne.n	401904 <_vfiprintf_r+0x70>
  401910:	ebc8 0504 	rsb	r5, r8, r4
  401914:	b19d      	cbz	r5, 40193e <_vfiprintf_r+0xaa>
  401916:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401918:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40191a:	f8ca 8000 	str.w	r8, [sl]
  40191e:	3301      	adds	r3, #1
  401920:	442a      	add	r2, r5
  401922:	2b07      	cmp	r3, #7
  401924:	f8ca 5004 	str.w	r5, [sl, #4]
  401928:	920f      	str	r2, [sp, #60]	; 0x3c
  40192a:	930e      	str	r3, [sp, #56]	; 0x38
  40192c:	dd7b      	ble.n	401a26 <_vfiprintf_r+0x192>
  40192e:	2a00      	cmp	r2, #0
  401930:	f040 8528 	bne.w	402384 <_vfiprintf_r+0xaf0>
  401934:	9b02      	ldr	r3, [sp, #8]
  401936:	920e      	str	r2, [sp, #56]	; 0x38
  401938:	442b      	add	r3, r5
  40193a:	46da      	mov	sl, fp
  40193c:	9302      	str	r3, [sp, #8]
  40193e:	7823      	ldrb	r3, [r4, #0]
  401940:	2b00      	cmp	r3, #0
  401942:	f000 843e 	beq.w	4021c2 <_vfiprintf_r+0x92e>
  401946:	2100      	movs	r1, #0
  401948:	f04f 0300 	mov.w	r3, #0
  40194c:	f04f 32ff 	mov.w	r2, #4294967295
  401950:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401954:	f104 0801 	add.w	r8, r4, #1
  401958:	7863      	ldrb	r3, [r4, #1]
  40195a:	9201      	str	r2, [sp, #4]
  40195c:	4608      	mov	r0, r1
  40195e:	460e      	mov	r6, r1
  401960:	460c      	mov	r4, r1
  401962:	f108 0801 	add.w	r8, r8, #1
  401966:	f1a3 0220 	sub.w	r2, r3, #32
  40196a:	2a58      	cmp	r2, #88	; 0x58
  40196c:	f200 8393 	bhi.w	402096 <_vfiprintf_r+0x802>
  401970:	e8df f012 	tbh	[pc, r2, lsl #1]
  401974:	03910346 	.word	0x03910346
  401978:	034e0391 	.word	0x034e0391
  40197c:	03910391 	.word	0x03910391
  401980:	03910391 	.word	0x03910391
  401984:	03910391 	.word	0x03910391
  401988:	02670289 	.word	0x02670289
  40198c:	00800391 	.word	0x00800391
  401990:	0391026c 	.word	0x0391026c
  401994:	025901c6 	.word	0x025901c6
  401998:	02590259 	.word	0x02590259
  40199c:	02590259 	.word	0x02590259
  4019a0:	02590259 	.word	0x02590259
  4019a4:	02590259 	.word	0x02590259
  4019a8:	03910391 	.word	0x03910391
  4019ac:	03910391 	.word	0x03910391
  4019b0:	03910391 	.word	0x03910391
  4019b4:	03910391 	.word	0x03910391
  4019b8:	03910391 	.word	0x03910391
  4019bc:	039101cb 	.word	0x039101cb
  4019c0:	03910391 	.word	0x03910391
  4019c4:	03910391 	.word	0x03910391
  4019c8:	03910391 	.word	0x03910391
  4019cc:	03910391 	.word	0x03910391
  4019d0:	02140391 	.word	0x02140391
  4019d4:	03910391 	.word	0x03910391
  4019d8:	03910391 	.word	0x03910391
  4019dc:	02ee0391 	.word	0x02ee0391
  4019e0:	03910391 	.word	0x03910391
  4019e4:	03910311 	.word	0x03910311
  4019e8:	03910391 	.word	0x03910391
  4019ec:	03910391 	.word	0x03910391
  4019f0:	03910391 	.word	0x03910391
  4019f4:	03910391 	.word	0x03910391
  4019f8:	03340391 	.word	0x03340391
  4019fc:	0391038a 	.word	0x0391038a
  401a00:	03910391 	.word	0x03910391
  401a04:	038a0367 	.word	0x038a0367
  401a08:	03910391 	.word	0x03910391
  401a0c:	0391036c 	.word	0x0391036c
  401a10:	02950379 	.word	0x02950379
  401a14:	02e90085 	.word	0x02e90085
  401a18:	029b0391 	.word	0x029b0391
  401a1c:	02ba0391 	.word	0x02ba0391
  401a20:	03910391 	.word	0x03910391
  401a24:	0353      	.short	0x0353
  401a26:	f10a 0a08 	add.w	sl, sl, #8
  401a2a:	9b02      	ldr	r3, [sp, #8]
  401a2c:	442b      	add	r3, r5
  401a2e:	9302      	str	r3, [sp, #8]
  401a30:	e785      	b.n	40193e <_vfiprintf_r+0xaa>
  401a32:	9900      	ldr	r1, [sp, #0]
  401a34:	9805      	ldr	r0, [sp, #20]
  401a36:	f000 fe61 	bl	4026fc <__swsetup_r>
  401a3a:	2800      	cmp	r0, #0
  401a3c:	f040 8558 	bne.w	4024f0 <_vfiprintf_r+0xc5c>
  401a40:	9b00      	ldr	r3, [sp, #0]
  401a42:	899a      	ldrh	r2, [r3, #12]
  401a44:	f002 021a 	and.w	r2, r2, #26
  401a48:	2a0a      	cmp	r2, #10
  401a4a:	f47f af4b 	bne.w	4018e4 <_vfiprintf_r+0x50>
  401a4e:	9900      	ldr	r1, [sp, #0]
  401a50:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401a54:	2b00      	cmp	r3, #0
  401a56:	f6ff af45 	blt.w	4018e4 <_vfiprintf_r+0x50>
  401a5a:	4623      	mov	r3, r4
  401a5c:	4642      	mov	r2, r8
  401a5e:	9805      	ldr	r0, [sp, #20]
  401a60:	f000 fe16 	bl	402690 <__sbprintf>
  401a64:	b02b      	add	sp, #172	; 0xac
  401a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a6a:	f000 fff3 	bl	402a54 <__sinit>
  401a6e:	e71e      	b.n	4018ae <_vfiprintf_r+0x1a>
  401a70:	4264      	negs	r4, r4
  401a72:	9304      	str	r3, [sp, #16]
  401a74:	f046 0604 	orr.w	r6, r6, #4
  401a78:	f898 3000 	ldrb.w	r3, [r8]
  401a7c:	e771      	b.n	401962 <_vfiprintf_r+0xce>
  401a7e:	2130      	movs	r1, #48	; 0x30
  401a80:	9804      	ldr	r0, [sp, #16]
  401a82:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  401a86:	9901      	ldr	r1, [sp, #4]
  401a88:	9406      	str	r4, [sp, #24]
  401a8a:	f04f 0300 	mov.w	r3, #0
  401a8e:	2278      	movs	r2, #120	; 0x78
  401a90:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401a94:	2900      	cmp	r1, #0
  401a96:	4603      	mov	r3, r0
  401a98:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  401a9c:	6804      	ldr	r4, [r0, #0]
  401a9e:	f103 0304 	add.w	r3, r3, #4
  401aa2:	f04f 0500 	mov.w	r5, #0
  401aa6:	f046 0202 	orr.w	r2, r6, #2
  401aaa:	f2c0 8525 	blt.w	4024f8 <_vfiprintf_r+0xc64>
  401aae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401ab2:	ea54 0205 	orrs.w	r2, r4, r5
  401ab6:	f046 0602 	orr.w	r6, r6, #2
  401aba:	9304      	str	r3, [sp, #16]
  401abc:	f040 84bf 	bne.w	40243e <_vfiprintf_r+0xbaa>
  401ac0:	48b3      	ldr	r0, [pc, #716]	; (401d90 <_vfiprintf_r+0x4fc>)
  401ac2:	9b01      	ldr	r3, [sp, #4]
  401ac4:	2b00      	cmp	r3, #0
  401ac6:	f040 841c 	bne.w	402302 <_vfiprintf_r+0xa6e>
  401aca:	4699      	mov	r9, r3
  401acc:	2300      	movs	r3, #0
  401ace:	9301      	str	r3, [sp, #4]
  401ad0:	9303      	str	r3, [sp, #12]
  401ad2:	465f      	mov	r7, fp
  401ad4:	9b01      	ldr	r3, [sp, #4]
  401ad6:	9a03      	ldr	r2, [sp, #12]
  401ad8:	4293      	cmp	r3, r2
  401ada:	bfb8      	it	lt
  401adc:	4613      	movlt	r3, r2
  401ade:	461d      	mov	r5, r3
  401ae0:	f1b9 0f00 	cmp.w	r9, #0
  401ae4:	d000      	beq.n	401ae8 <_vfiprintf_r+0x254>
  401ae6:	3501      	adds	r5, #1
  401ae8:	f016 0302 	ands.w	r3, r6, #2
  401aec:	9307      	str	r3, [sp, #28]
  401aee:	bf18      	it	ne
  401af0:	3502      	addne	r5, #2
  401af2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  401af6:	9308      	str	r3, [sp, #32]
  401af8:	f040 82f1 	bne.w	4020de <_vfiprintf_r+0x84a>
  401afc:	9b06      	ldr	r3, [sp, #24]
  401afe:	1b5c      	subs	r4, r3, r5
  401b00:	2c00      	cmp	r4, #0
  401b02:	f340 82ec 	ble.w	4020de <_vfiprintf_r+0x84a>
  401b06:	2c10      	cmp	r4, #16
  401b08:	f340 8556 	ble.w	4025b8 <_vfiprintf_r+0xd24>
  401b0c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 401d94 <_vfiprintf_r+0x500>
  401b10:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401b14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b16:	46d4      	mov	ip, sl
  401b18:	2310      	movs	r3, #16
  401b1a:	46c2      	mov	sl, r8
  401b1c:	4670      	mov	r0, lr
  401b1e:	46a8      	mov	r8, r5
  401b20:	464d      	mov	r5, r9
  401b22:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401b26:	e007      	b.n	401b38 <_vfiprintf_r+0x2a4>
  401b28:	f100 0e02 	add.w	lr, r0, #2
  401b2c:	f10c 0c08 	add.w	ip, ip, #8
  401b30:	4608      	mov	r0, r1
  401b32:	3c10      	subs	r4, #16
  401b34:	2c10      	cmp	r4, #16
  401b36:	dd13      	ble.n	401b60 <_vfiprintf_r+0x2cc>
  401b38:	1c41      	adds	r1, r0, #1
  401b3a:	3210      	adds	r2, #16
  401b3c:	2907      	cmp	r1, #7
  401b3e:	920f      	str	r2, [sp, #60]	; 0x3c
  401b40:	f8cc 5000 	str.w	r5, [ip]
  401b44:	f8cc 3004 	str.w	r3, [ip, #4]
  401b48:	910e      	str	r1, [sp, #56]	; 0x38
  401b4a:	dded      	ble.n	401b28 <_vfiprintf_r+0x294>
  401b4c:	2a00      	cmp	r2, #0
  401b4e:	f040 82b7 	bne.w	4020c0 <_vfiprintf_r+0x82c>
  401b52:	3c10      	subs	r4, #16
  401b54:	2c10      	cmp	r4, #16
  401b56:	4610      	mov	r0, r2
  401b58:	f04f 0e01 	mov.w	lr, #1
  401b5c:	46dc      	mov	ip, fp
  401b5e:	dceb      	bgt.n	401b38 <_vfiprintf_r+0x2a4>
  401b60:	46a9      	mov	r9, r5
  401b62:	4670      	mov	r0, lr
  401b64:	4645      	mov	r5, r8
  401b66:	46d0      	mov	r8, sl
  401b68:	46e2      	mov	sl, ip
  401b6a:	4422      	add	r2, r4
  401b6c:	2807      	cmp	r0, #7
  401b6e:	920f      	str	r2, [sp, #60]	; 0x3c
  401b70:	f8ca 9000 	str.w	r9, [sl]
  401b74:	f8ca 4004 	str.w	r4, [sl, #4]
  401b78:	900e      	str	r0, [sp, #56]	; 0x38
  401b7a:	f300 8375 	bgt.w	402268 <_vfiprintf_r+0x9d4>
  401b7e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401b82:	f10a 0a08 	add.w	sl, sl, #8
  401b86:	f100 0e01 	add.w	lr, r0, #1
  401b8a:	2b00      	cmp	r3, #0
  401b8c:	f040 82b0 	bne.w	4020f0 <_vfiprintf_r+0x85c>
  401b90:	9b07      	ldr	r3, [sp, #28]
  401b92:	2b00      	cmp	r3, #0
  401b94:	f000 82c3 	beq.w	40211e <_vfiprintf_r+0x88a>
  401b98:	3202      	adds	r2, #2
  401b9a:	a90c      	add	r1, sp, #48	; 0x30
  401b9c:	2302      	movs	r3, #2
  401b9e:	f1be 0f07 	cmp.w	lr, #7
  401ba2:	920f      	str	r2, [sp, #60]	; 0x3c
  401ba4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401ba8:	e88a 000a 	stmia.w	sl, {r1, r3}
  401bac:	f340 8378 	ble.w	4022a0 <_vfiprintf_r+0xa0c>
  401bb0:	2a00      	cmp	r2, #0
  401bb2:	f040 840a 	bne.w	4023ca <_vfiprintf_r+0xb36>
  401bb6:	9b08      	ldr	r3, [sp, #32]
  401bb8:	2b80      	cmp	r3, #128	; 0x80
  401bba:	f04f 0e01 	mov.w	lr, #1
  401bbe:	4610      	mov	r0, r2
  401bc0:	46da      	mov	sl, fp
  401bc2:	f040 82b0 	bne.w	402126 <_vfiprintf_r+0x892>
  401bc6:	9b06      	ldr	r3, [sp, #24]
  401bc8:	1b5c      	subs	r4, r3, r5
  401bca:	2c00      	cmp	r4, #0
  401bcc:	f340 82ab 	ble.w	402126 <_vfiprintf_r+0x892>
  401bd0:	2c10      	cmp	r4, #16
  401bd2:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 401d98 <_vfiprintf_r+0x504>
  401bd6:	f340 850b 	ble.w	4025f0 <_vfiprintf_r+0xd5c>
  401bda:	46d6      	mov	lr, sl
  401bdc:	2310      	movs	r3, #16
  401bde:	46c2      	mov	sl, r8
  401be0:	46a8      	mov	r8, r5
  401be2:	464d      	mov	r5, r9
  401be4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401be8:	e007      	b.n	401bfa <_vfiprintf_r+0x366>
  401bea:	f100 0c02 	add.w	ip, r0, #2
  401bee:	f10e 0e08 	add.w	lr, lr, #8
  401bf2:	4608      	mov	r0, r1
  401bf4:	3c10      	subs	r4, #16
  401bf6:	2c10      	cmp	r4, #16
  401bf8:	dd13      	ble.n	401c22 <_vfiprintf_r+0x38e>
  401bfa:	1c41      	adds	r1, r0, #1
  401bfc:	3210      	adds	r2, #16
  401bfe:	2907      	cmp	r1, #7
  401c00:	920f      	str	r2, [sp, #60]	; 0x3c
  401c02:	f8ce 5000 	str.w	r5, [lr]
  401c06:	f8ce 3004 	str.w	r3, [lr, #4]
  401c0a:	910e      	str	r1, [sp, #56]	; 0x38
  401c0c:	dded      	ble.n	401bea <_vfiprintf_r+0x356>
  401c0e:	2a00      	cmp	r2, #0
  401c10:	f040 8315 	bne.w	40223e <_vfiprintf_r+0x9aa>
  401c14:	3c10      	subs	r4, #16
  401c16:	2c10      	cmp	r4, #16
  401c18:	f04f 0c01 	mov.w	ip, #1
  401c1c:	4610      	mov	r0, r2
  401c1e:	46de      	mov	lr, fp
  401c20:	dceb      	bgt.n	401bfa <_vfiprintf_r+0x366>
  401c22:	46a9      	mov	r9, r5
  401c24:	4645      	mov	r5, r8
  401c26:	46d0      	mov	r8, sl
  401c28:	46f2      	mov	sl, lr
  401c2a:	4422      	add	r2, r4
  401c2c:	f1bc 0f07 	cmp.w	ip, #7
  401c30:	920f      	str	r2, [sp, #60]	; 0x3c
  401c32:	f8ca 9000 	str.w	r9, [sl]
  401c36:	f8ca 4004 	str.w	r4, [sl, #4]
  401c3a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  401c3e:	f300 83d2 	bgt.w	4023e6 <_vfiprintf_r+0xb52>
  401c42:	9b01      	ldr	r3, [sp, #4]
  401c44:	9903      	ldr	r1, [sp, #12]
  401c46:	1a5c      	subs	r4, r3, r1
  401c48:	2c00      	cmp	r4, #0
  401c4a:	f10a 0a08 	add.w	sl, sl, #8
  401c4e:	f10c 0e01 	add.w	lr, ip, #1
  401c52:	4660      	mov	r0, ip
  401c54:	f300 826d 	bgt.w	402132 <_vfiprintf_r+0x89e>
  401c58:	9903      	ldr	r1, [sp, #12]
  401c5a:	f8ca 7000 	str.w	r7, [sl]
  401c5e:	440a      	add	r2, r1
  401c60:	f1be 0f07 	cmp.w	lr, #7
  401c64:	920f      	str	r2, [sp, #60]	; 0x3c
  401c66:	f8ca 1004 	str.w	r1, [sl, #4]
  401c6a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401c6e:	f340 82ce 	ble.w	40220e <_vfiprintf_r+0x97a>
  401c72:	2a00      	cmp	r2, #0
  401c74:	f040 833a 	bne.w	4022ec <_vfiprintf_r+0xa58>
  401c78:	0770      	lsls	r0, r6, #29
  401c7a:	920e      	str	r2, [sp, #56]	; 0x38
  401c7c:	d538      	bpl.n	401cf0 <_vfiprintf_r+0x45c>
  401c7e:	9b06      	ldr	r3, [sp, #24]
  401c80:	1b5c      	subs	r4, r3, r5
  401c82:	2c00      	cmp	r4, #0
  401c84:	dd34      	ble.n	401cf0 <_vfiprintf_r+0x45c>
  401c86:	46da      	mov	sl, fp
  401c88:	2c10      	cmp	r4, #16
  401c8a:	f340 84ab 	ble.w	4025e4 <_vfiprintf_r+0xd50>
  401c8e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401d94 <_vfiprintf_r+0x500>
  401c92:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c94:	464f      	mov	r7, r9
  401c96:	2610      	movs	r6, #16
  401c98:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401c9c:	e006      	b.n	401cac <_vfiprintf_r+0x418>
  401c9e:	1c88      	adds	r0, r1, #2
  401ca0:	f10a 0a08 	add.w	sl, sl, #8
  401ca4:	4619      	mov	r1, r3
  401ca6:	3c10      	subs	r4, #16
  401ca8:	2c10      	cmp	r4, #16
  401caa:	dd13      	ble.n	401cd4 <_vfiprintf_r+0x440>
  401cac:	1c4b      	adds	r3, r1, #1
  401cae:	3210      	adds	r2, #16
  401cb0:	2b07      	cmp	r3, #7
  401cb2:	920f      	str	r2, [sp, #60]	; 0x3c
  401cb4:	f8ca 7000 	str.w	r7, [sl]
  401cb8:	f8ca 6004 	str.w	r6, [sl, #4]
  401cbc:	930e      	str	r3, [sp, #56]	; 0x38
  401cbe:	ddee      	ble.n	401c9e <_vfiprintf_r+0x40a>
  401cc0:	2a00      	cmp	r2, #0
  401cc2:	f040 828e 	bne.w	4021e2 <_vfiprintf_r+0x94e>
  401cc6:	3c10      	subs	r4, #16
  401cc8:	2c10      	cmp	r4, #16
  401cca:	f04f 0001 	mov.w	r0, #1
  401cce:	4611      	mov	r1, r2
  401cd0:	46da      	mov	sl, fp
  401cd2:	dceb      	bgt.n	401cac <_vfiprintf_r+0x418>
  401cd4:	46b9      	mov	r9, r7
  401cd6:	4422      	add	r2, r4
  401cd8:	2807      	cmp	r0, #7
  401cda:	920f      	str	r2, [sp, #60]	; 0x3c
  401cdc:	f8ca 9000 	str.w	r9, [sl]
  401ce0:	f8ca 4004 	str.w	r4, [sl, #4]
  401ce4:	900e      	str	r0, [sp, #56]	; 0x38
  401ce6:	f340 829b 	ble.w	402220 <_vfiprintf_r+0x98c>
  401cea:	2a00      	cmp	r2, #0
  401cec:	f040 8425 	bne.w	40253a <_vfiprintf_r+0xca6>
  401cf0:	9b02      	ldr	r3, [sp, #8]
  401cf2:	9a06      	ldr	r2, [sp, #24]
  401cf4:	42aa      	cmp	r2, r5
  401cf6:	bfac      	ite	ge
  401cf8:	189b      	addge	r3, r3, r2
  401cfa:	195b      	addlt	r3, r3, r5
  401cfc:	9302      	str	r3, [sp, #8]
  401cfe:	e299      	b.n	402234 <_vfiprintf_r+0x9a0>
  401d00:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  401d04:	f898 3000 	ldrb.w	r3, [r8]
  401d08:	e62b      	b.n	401962 <_vfiprintf_r+0xce>
  401d0a:	9406      	str	r4, [sp, #24]
  401d0c:	2900      	cmp	r1, #0
  401d0e:	f040 84af 	bne.w	402670 <_vfiprintf_r+0xddc>
  401d12:	f046 0610 	orr.w	r6, r6, #16
  401d16:	06b3      	lsls	r3, r6, #26
  401d18:	f140 8312 	bpl.w	402340 <_vfiprintf_r+0xaac>
  401d1c:	9904      	ldr	r1, [sp, #16]
  401d1e:	3107      	adds	r1, #7
  401d20:	f021 0107 	bic.w	r1, r1, #7
  401d24:	e9d1 2300 	ldrd	r2, r3, [r1]
  401d28:	3108      	adds	r1, #8
  401d2a:	9104      	str	r1, [sp, #16]
  401d2c:	4614      	mov	r4, r2
  401d2e:	461d      	mov	r5, r3
  401d30:	2a00      	cmp	r2, #0
  401d32:	f173 0300 	sbcs.w	r3, r3, #0
  401d36:	f2c0 8386 	blt.w	402446 <_vfiprintf_r+0xbb2>
  401d3a:	9b01      	ldr	r3, [sp, #4]
  401d3c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401d40:	2b00      	cmp	r3, #0
  401d42:	f2c0 831a 	blt.w	40237a <_vfiprintf_r+0xae6>
  401d46:	ea54 0305 	orrs.w	r3, r4, r5
  401d4a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401d4e:	f000 80ed 	beq.w	401f2c <_vfiprintf_r+0x698>
  401d52:	2d00      	cmp	r5, #0
  401d54:	bf08      	it	eq
  401d56:	2c0a      	cmpeq	r4, #10
  401d58:	f0c0 80ed 	bcc.w	401f36 <_vfiprintf_r+0x6a2>
  401d5c:	465f      	mov	r7, fp
  401d5e:	4620      	mov	r0, r4
  401d60:	4629      	mov	r1, r5
  401d62:	220a      	movs	r2, #10
  401d64:	2300      	movs	r3, #0
  401d66:	f002 fa47 	bl	4041f8 <__aeabi_uldivmod>
  401d6a:	3230      	adds	r2, #48	; 0x30
  401d6c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  401d70:	4620      	mov	r0, r4
  401d72:	4629      	mov	r1, r5
  401d74:	2300      	movs	r3, #0
  401d76:	220a      	movs	r2, #10
  401d78:	f002 fa3e 	bl	4041f8 <__aeabi_uldivmod>
  401d7c:	4604      	mov	r4, r0
  401d7e:	460d      	mov	r5, r1
  401d80:	ea54 0305 	orrs.w	r3, r4, r5
  401d84:	d1eb      	bne.n	401d5e <_vfiprintf_r+0x4ca>
  401d86:	ebc7 030b 	rsb	r3, r7, fp
  401d8a:	9303      	str	r3, [sp, #12]
  401d8c:	e6a2      	b.n	401ad4 <_vfiprintf_r+0x240>
  401d8e:	bf00      	nop
  401d90:	004045b0 	.word	0x004045b0
  401d94:	004045cc 	.word	0x004045cc
  401d98:	0040458c 	.word	0x0040458c
  401d9c:	9406      	str	r4, [sp, #24]
  401d9e:	2900      	cmp	r1, #0
  401da0:	f040 8462 	bne.w	402668 <_vfiprintf_r+0xdd4>
  401da4:	f046 0610 	orr.w	r6, r6, #16
  401da8:	f016 0320 	ands.w	r3, r6, #32
  401dac:	f000 82ae 	beq.w	40230c <_vfiprintf_r+0xa78>
  401db0:	9b04      	ldr	r3, [sp, #16]
  401db2:	3307      	adds	r3, #7
  401db4:	f023 0307 	bic.w	r3, r3, #7
  401db8:	f04f 0200 	mov.w	r2, #0
  401dbc:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401dc0:	e9d3 4500 	ldrd	r4, r5, [r3]
  401dc4:	f103 0208 	add.w	r2, r3, #8
  401dc8:	9b01      	ldr	r3, [sp, #4]
  401dca:	9204      	str	r2, [sp, #16]
  401dcc:	2b00      	cmp	r3, #0
  401dce:	f2c0 8174 	blt.w	4020ba <_vfiprintf_r+0x826>
  401dd2:	ea54 0305 	orrs.w	r3, r4, r5
  401dd6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401dda:	f040 816e 	bne.w	4020ba <_vfiprintf_r+0x826>
  401dde:	9b01      	ldr	r3, [sp, #4]
  401de0:	2b00      	cmp	r3, #0
  401de2:	f000 8430 	beq.w	402646 <_vfiprintf_r+0xdb2>
  401de6:	f04f 0900 	mov.w	r9, #0
  401dea:	2400      	movs	r4, #0
  401dec:	2500      	movs	r5, #0
  401dee:	465f      	mov	r7, fp
  401df0:	08e2      	lsrs	r2, r4, #3
  401df2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401df6:	08e9      	lsrs	r1, r5, #3
  401df8:	f004 0307 	and.w	r3, r4, #7
  401dfc:	460d      	mov	r5, r1
  401dfe:	4614      	mov	r4, r2
  401e00:	3330      	adds	r3, #48	; 0x30
  401e02:	ea54 0205 	orrs.w	r2, r4, r5
  401e06:	f807 3d01 	strb.w	r3, [r7, #-1]!
  401e0a:	d1f1      	bne.n	401df0 <_vfiprintf_r+0x55c>
  401e0c:	07f4      	lsls	r4, r6, #31
  401e0e:	d5ba      	bpl.n	401d86 <_vfiprintf_r+0x4f2>
  401e10:	2b30      	cmp	r3, #48	; 0x30
  401e12:	d0b8      	beq.n	401d86 <_vfiprintf_r+0x4f2>
  401e14:	2230      	movs	r2, #48	; 0x30
  401e16:	1e7b      	subs	r3, r7, #1
  401e18:	f807 2c01 	strb.w	r2, [r7, #-1]
  401e1c:	ebc3 020b 	rsb	r2, r3, fp
  401e20:	9203      	str	r2, [sp, #12]
  401e22:	461f      	mov	r7, r3
  401e24:	e656      	b.n	401ad4 <_vfiprintf_r+0x240>
  401e26:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401e2a:	2400      	movs	r4, #0
  401e2c:	f818 3b01 	ldrb.w	r3, [r8], #1
  401e30:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401e34:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  401e38:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401e3c:	2a09      	cmp	r2, #9
  401e3e:	d9f5      	bls.n	401e2c <_vfiprintf_r+0x598>
  401e40:	e591      	b.n	401966 <_vfiprintf_r+0xd2>
  401e42:	f898 3000 	ldrb.w	r3, [r8]
  401e46:	2101      	movs	r1, #1
  401e48:	202b      	movs	r0, #43	; 0x2b
  401e4a:	e58a      	b.n	401962 <_vfiprintf_r+0xce>
  401e4c:	f898 3000 	ldrb.w	r3, [r8]
  401e50:	2b2a      	cmp	r3, #42	; 0x2a
  401e52:	f108 0501 	add.w	r5, r8, #1
  401e56:	f000 83dd 	beq.w	402614 <_vfiprintf_r+0xd80>
  401e5a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401e5e:	2a09      	cmp	r2, #9
  401e60:	46a8      	mov	r8, r5
  401e62:	bf98      	it	ls
  401e64:	2500      	movls	r5, #0
  401e66:	f200 83ce 	bhi.w	402606 <_vfiprintf_r+0xd72>
  401e6a:	f818 3b01 	ldrb.w	r3, [r8], #1
  401e6e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401e72:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401e76:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401e7a:	2a09      	cmp	r2, #9
  401e7c:	d9f5      	bls.n	401e6a <_vfiprintf_r+0x5d6>
  401e7e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  401e82:	9201      	str	r2, [sp, #4]
  401e84:	e56f      	b.n	401966 <_vfiprintf_r+0xd2>
  401e86:	9a04      	ldr	r2, [sp, #16]
  401e88:	6814      	ldr	r4, [r2, #0]
  401e8a:	4613      	mov	r3, r2
  401e8c:	2c00      	cmp	r4, #0
  401e8e:	f103 0304 	add.w	r3, r3, #4
  401e92:	f6ff aded 	blt.w	401a70 <_vfiprintf_r+0x1dc>
  401e96:	9304      	str	r3, [sp, #16]
  401e98:	f898 3000 	ldrb.w	r3, [r8]
  401e9c:	e561      	b.n	401962 <_vfiprintf_r+0xce>
  401e9e:	9406      	str	r4, [sp, #24]
  401ea0:	2900      	cmp	r1, #0
  401ea2:	d081      	beq.n	401da8 <_vfiprintf_r+0x514>
  401ea4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401ea8:	e77e      	b.n	401da8 <_vfiprintf_r+0x514>
  401eaa:	9a04      	ldr	r2, [sp, #16]
  401eac:	9406      	str	r4, [sp, #24]
  401eae:	6817      	ldr	r7, [r2, #0]
  401eb0:	f04f 0300 	mov.w	r3, #0
  401eb4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401eb8:	1d14      	adds	r4, r2, #4
  401eba:	9b01      	ldr	r3, [sp, #4]
  401ebc:	2f00      	cmp	r7, #0
  401ebe:	f000 8386 	beq.w	4025ce <_vfiprintf_r+0xd3a>
  401ec2:	2b00      	cmp	r3, #0
  401ec4:	f2c0 835f 	blt.w	402586 <_vfiprintf_r+0xcf2>
  401ec8:	461a      	mov	r2, r3
  401eca:	2100      	movs	r1, #0
  401ecc:	4638      	mov	r0, r7
  401ece:	f001 fc5f 	bl	403790 <memchr>
  401ed2:	2800      	cmp	r0, #0
  401ed4:	f000 838f 	beq.w	4025f6 <_vfiprintf_r+0xd62>
  401ed8:	1bc3      	subs	r3, r0, r7
  401eda:	9303      	str	r3, [sp, #12]
  401edc:	2300      	movs	r3, #0
  401ede:	9404      	str	r4, [sp, #16]
  401ee0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401ee4:	9301      	str	r3, [sp, #4]
  401ee6:	e5f5      	b.n	401ad4 <_vfiprintf_r+0x240>
  401ee8:	9406      	str	r4, [sp, #24]
  401eea:	2900      	cmp	r1, #0
  401eec:	f040 83b9 	bne.w	402662 <_vfiprintf_r+0xdce>
  401ef0:	f016 0920 	ands.w	r9, r6, #32
  401ef4:	d135      	bne.n	401f62 <_vfiprintf_r+0x6ce>
  401ef6:	f016 0310 	ands.w	r3, r6, #16
  401efa:	d103      	bne.n	401f04 <_vfiprintf_r+0x670>
  401efc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401f00:	f040 832a 	bne.w	402558 <_vfiprintf_r+0xcc4>
  401f04:	9a04      	ldr	r2, [sp, #16]
  401f06:	4613      	mov	r3, r2
  401f08:	6814      	ldr	r4, [r2, #0]
  401f0a:	9a01      	ldr	r2, [sp, #4]
  401f0c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401f10:	2a00      	cmp	r2, #0
  401f12:	f103 0304 	add.w	r3, r3, #4
  401f16:	f04f 0500 	mov.w	r5, #0
  401f1a:	f2c0 8332 	blt.w	402582 <_vfiprintf_r+0xcee>
  401f1e:	ea54 0205 	orrs.w	r2, r4, r5
  401f22:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401f26:	9304      	str	r3, [sp, #16]
  401f28:	f47f af13 	bne.w	401d52 <_vfiprintf_r+0x4be>
  401f2c:	9b01      	ldr	r3, [sp, #4]
  401f2e:	2b00      	cmp	r3, #0
  401f30:	f43f adcc 	beq.w	401acc <_vfiprintf_r+0x238>
  401f34:	2400      	movs	r4, #0
  401f36:	af2a      	add	r7, sp, #168	; 0xa8
  401f38:	3430      	adds	r4, #48	; 0x30
  401f3a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  401f3e:	ebc7 030b 	rsb	r3, r7, fp
  401f42:	9303      	str	r3, [sp, #12]
  401f44:	e5c6      	b.n	401ad4 <_vfiprintf_r+0x240>
  401f46:	f046 0620 	orr.w	r6, r6, #32
  401f4a:	f898 3000 	ldrb.w	r3, [r8]
  401f4e:	e508      	b.n	401962 <_vfiprintf_r+0xce>
  401f50:	9406      	str	r4, [sp, #24]
  401f52:	2900      	cmp	r1, #0
  401f54:	f040 836e 	bne.w	402634 <_vfiprintf_r+0xda0>
  401f58:	f046 0610 	orr.w	r6, r6, #16
  401f5c:	f016 0920 	ands.w	r9, r6, #32
  401f60:	d0c9      	beq.n	401ef6 <_vfiprintf_r+0x662>
  401f62:	9b04      	ldr	r3, [sp, #16]
  401f64:	3307      	adds	r3, #7
  401f66:	f023 0307 	bic.w	r3, r3, #7
  401f6a:	f04f 0200 	mov.w	r2, #0
  401f6e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401f72:	e9d3 4500 	ldrd	r4, r5, [r3]
  401f76:	f103 0208 	add.w	r2, r3, #8
  401f7a:	9b01      	ldr	r3, [sp, #4]
  401f7c:	9204      	str	r2, [sp, #16]
  401f7e:	2b00      	cmp	r3, #0
  401f80:	f2c0 81f9 	blt.w	402376 <_vfiprintf_r+0xae2>
  401f84:	ea54 0305 	orrs.w	r3, r4, r5
  401f88:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401f8c:	f04f 0900 	mov.w	r9, #0
  401f90:	f47f aedf 	bne.w	401d52 <_vfiprintf_r+0x4be>
  401f94:	e7ca      	b.n	401f2c <_vfiprintf_r+0x698>
  401f96:	9406      	str	r4, [sp, #24]
  401f98:	2900      	cmp	r1, #0
  401f9a:	f040 8351 	bne.w	402640 <_vfiprintf_r+0xdac>
  401f9e:	06b2      	lsls	r2, r6, #26
  401fa0:	48ae      	ldr	r0, [pc, #696]	; (40225c <_vfiprintf_r+0x9c8>)
  401fa2:	d541      	bpl.n	402028 <_vfiprintf_r+0x794>
  401fa4:	9a04      	ldr	r2, [sp, #16]
  401fa6:	3207      	adds	r2, #7
  401fa8:	f022 0207 	bic.w	r2, r2, #7
  401fac:	e9d2 4500 	ldrd	r4, r5, [r2]
  401fb0:	f102 0108 	add.w	r1, r2, #8
  401fb4:	9104      	str	r1, [sp, #16]
  401fb6:	f016 0901 	ands.w	r9, r6, #1
  401fba:	f000 8177 	beq.w	4022ac <_vfiprintf_r+0xa18>
  401fbe:	ea54 0205 	orrs.w	r2, r4, r5
  401fc2:	f040 8226 	bne.w	402412 <_vfiprintf_r+0xb7e>
  401fc6:	f04f 0300 	mov.w	r3, #0
  401fca:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401fce:	9b01      	ldr	r3, [sp, #4]
  401fd0:	2b00      	cmp	r3, #0
  401fd2:	f2c0 8196 	blt.w	402302 <_vfiprintf_r+0xa6e>
  401fd6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401fda:	e572      	b.n	401ac2 <_vfiprintf_r+0x22e>
  401fdc:	9a04      	ldr	r2, [sp, #16]
  401fde:	9406      	str	r4, [sp, #24]
  401fe0:	6813      	ldr	r3, [r2, #0]
  401fe2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401fe6:	4613      	mov	r3, r2
  401fe8:	f04f 0100 	mov.w	r1, #0
  401fec:	2501      	movs	r5, #1
  401fee:	3304      	adds	r3, #4
  401ff0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401ff4:	9304      	str	r3, [sp, #16]
  401ff6:	9503      	str	r5, [sp, #12]
  401ff8:	af10      	add	r7, sp, #64	; 0x40
  401ffa:	2300      	movs	r3, #0
  401ffc:	9301      	str	r3, [sp, #4]
  401ffe:	e573      	b.n	401ae8 <_vfiprintf_r+0x254>
  402000:	f898 3000 	ldrb.w	r3, [r8]
  402004:	2800      	cmp	r0, #0
  402006:	f47f acac 	bne.w	401962 <_vfiprintf_r+0xce>
  40200a:	2101      	movs	r1, #1
  40200c:	2020      	movs	r0, #32
  40200e:	e4a8      	b.n	401962 <_vfiprintf_r+0xce>
  402010:	f046 0601 	orr.w	r6, r6, #1
  402014:	f898 3000 	ldrb.w	r3, [r8]
  402018:	e4a3      	b.n	401962 <_vfiprintf_r+0xce>
  40201a:	9406      	str	r4, [sp, #24]
  40201c:	2900      	cmp	r1, #0
  40201e:	f040 830c 	bne.w	40263a <_vfiprintf_r+0xda6>
  402022:	06b2      	lsls	r2, r6, #26
  402024:	488e      	ldr	r0, [pc, #568]	; (402260 <_vfiprintf_r+0x9cc>)
  402026:	d4bd      	bmi.n	401fa4 <_vfiprintf_r+0x710>
  402028:	9904      	ldr	r1, [sp, #16]
  40202a:	06f7      	lsls	r7, r6, #27
  40202c:	460a      	mov	r2, r1
  40202e:	f100 819d 	bmi.w	40236c <_vfiprintf_r+0xad8>
  402032:	0675      	lsls	r5, r6, #25
  402034:	f140 819a 	bpl.w	40236c <_vfiprintf_r+0xad8>
  402038:	3204      	adds	r2, #4
  40203a:	880c      	ldrh	r4, [r1, #0]
  40203c:	9204      	str	r2, [sp, #16]
  40203e:	2500      	movs	r5, #0
  402040:	e7b9      	b.n	401fb6 <_vfiprintf_r+0x722>
  402042:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402046:	f898 3000 	ldrb.w	r3, [r8]
  40204a:	e48a      	b.n	401962 <_vfiprintf_r+0xce>
  40204c:	f898 3000 	ldrb.w	r3, [r8]
  402050:	2b6c      	cmp	r3, #108	; 0x6c
  402052:	bf03      	ittte	eq
  402054:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402058:	f046 0620 	orreq.w	r6, r6, #32
  40205c:	f108 0801 	addeq.w	r8, r8, #1
  402060:	f046 0610 	orrne.w	r6, r6, #16
  402064:	e47d      	b.n	401962 <_vfiprintf_r+0xce>
  402066:	2900      	cmp	r1, #0
  402068:	f040 8309 	bne.w	40267e <_vfiprintf_r+0xdea>
  40206c:	06b4      	lsls	r4, r6, #26
  40206e:	f140 821c 	bpl.w	4024aa <_vfiprintf_r+0xc16>
  402072:	9a04      	ldr	r2, [sp, #16]
  402074:	9902      	ldr	r1, [sp, #8]
  402076:	6813      	ldr	r3, [r2, #0]
  402078:	17cd      	asrs	r5, r1, #31
  40207a:	4608      	mov	r0, r1
  40207c:	3204      	adds	r2, #4
  40207e:	4629      	mov	r1, r5
  402080:	9204      	str	r2, [sp, #16]
  402082:	e9c3 0100 	strd	r0, r1, [r3]
  402086:	e436      	b.n	4018f6 <_vfiprintf_r+0x62>
  402088:	9406      	str	r4, [sp, #24]
  40208a:	2900      	cmp	r1, #0
  40208c:	f43f ae43 	beq.w	401d16 <_vfiprintf_r+0x482>
  402090:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402094:	e63f      	b.n	401d16 <_vfiprintf_r+0x482>
  402096:	9406      	str	r4, [sp, #24]
  402098:	2900      	cmp	r1, #0
  40209a:	f040 82ed 	bne.w	402678 <_vfiprintf_r+0xde4>
  40209e:	2b00      	cmp	r3, #0
  4020a0:	f000 808f 	beq.w	4021c2 <_vfiprintf_r+0x92e>
  4020a4:	2501      	movs	r5, #1
  4020a6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4020aa:	f04f 0300 	mov.w	r3, #0
  4020ae:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4020b2:	9503      	str	r5, [sp, #12]
  4020b4:	af10      	add	r7, sp, #64	; 0x40
  4020b6:	e7a0      	b.n	401ffa <_vfiprintf_r+0x766>
  4020b8:	9304      	str	r3, [sp, #16]
  4020ba:	f04f 0900 	mov.w	r9, #0
  4020be:	e696      	b.n	401dee <_vfiprintf_r+0x55a>
  4020c0:	aa0d      	add	r2, sp, #52	; 0x34
  4020c2:	9900      	ldr	r1, [sp, #0]
  4020c4:	9309      	str	r3, [sp, #36]	; 0x24
  4020c6:	4648      	mov	r0, r9
  4020c8:	f7ff fba8 	bl	40181c <__sprint_r.part.0>
  4020cc:	2800      	cmp	r0, #0
  4020ce:	d17f      	bne.n	4021d0 <_vfiprintf_r+0x93c>
  4020d0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4020d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020d6:	f100 0e01 	add.w	lr, r0, #1
  4020da:	46dc      	mov	ip, fp
  4020dc:	e529      	b.n	401b32 <_vfiprintf_r+0x29e>
  4020de:	980e      	ldr	r0, [sp, #56]	; 0x38
  4020e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020e2:	f100 0e01 	add.w	lr, r0, #1
  4020e6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4020ea:	2b00      	cmp	r3, #0
  4020ec:	f43f ad50 	beq.w	401b90 <_vfiprintf_r+0x2fc>
  4020f0:	3201      	adds	r2, #1
  4020f2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4020f6:	2301      	movs	r3, #1
  4020f8:	f1be 0f07 	cmp.w	lr, #7
  4020fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4020fe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402102:	e88a 000a 	stmia.w	sl, {r1, r3}
  402106:	f340 80bf 	ble.w	402288 <_vfiprintf_r+0x9f4>
  40210a:	2a00      	cmp	r2, #0
  40210c:	f040 814e 	bne.w	4023ac <_vfiprintf_r+0xb18>
  402110:	9907      	ldr	r1, [sp, #28]
  402112:	2900      	cmp	r1, #0
  402114:	f040 80be 	bne.w	402294 <_vfiprintf_r+0xa00>
  402118:	469e      	mov	lr, r3
  40211a:	4610      	mov	r0, r2
  40211c:	46da      	mov	sl, fp
  40211e:	9b08      	ldr	r3, [sp, #32]
  402120:	2b80      	cmp	r3, #128	; 0x80
  402122:	f43f ad50 	beq.w	401bc6 <_vfiprintf_r+0x332>
  402126:	9b01      	ldr	r3, [sp, #4]
  402128:	9903      	ldr	r1, [sp, #12]
  40212a:	1a5c      	subs	r4, r3, r1
  40212c:	2c00      	cmp	r4, #0
  40212e:	f77f ad93 	ble.w	401c58 <_vfiprintf_r+0x3c4>
  402132:	2c10      	cmp	r4, #16
  402134:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402264 <_vfiprintf_r+0x9d0>
  402138:	dd25      	ble.n	402186 <_vfiprintf_r+0x8f2>
  40213a:	46d4      	mov	ip, sl
  40213c:	2310      	movs	r3, #16
  40213e:	46c2      	mov	sl, r8
  402140:	46a8      	mov	r8, r5
  402142:	464d      	mov	r5, r9
  402144:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402148:	e007      	b.n	40215a <_vfiprintf_r+0x8c6>
  40214a:	f100 0e02 	add.w	lr, r0, #2
  40214e:	f10c 0c08 	add.w	ip, ip, #8
  402152:	4608      	mov	r0, r1
  402154:	3c10      	subs	r4, #16
  402156:	2c10      	cmp	r4, #16
  402158:	dd11      	ble.n	40217e <_vfiprintf_r+0x8ea>
  40215a:	1c41      	adds	r1, r0, #1
  40215c:	3210      	adds	r2, #16
  40215e:	2907      	cmp	r1, #7
  402160:	920f      	str	r2, [sp, #60]	; 0x3c
  402162:	f8cc 5000 	str.w	r5, [ip]
  402166:	f8cc 3004 	str.w	r3, [ip, #4]
  40216a:	910e      	str	r1, [sp, #56]	; 0x38
  40216c:	dded      	ble.n	40214a <_vfiprintf_r+0x8b6>
  40216e:	b9d2      	cbnz	r2, 4021a6 <_vfiprintf_r+0x912>
  402170:	3c10      	subs	r4, #16
  402172:	2c10      	cmp	r4, #16
  402174:	f04f 0e01 	mov.w	lr, #1
  402178:	4610      	mov	r0, r2
  40217a:	46dc      	mov	ip, fp
  40217c:	dced      	bgt.n	40215a <_vfiprintf_r+0x8c6>
  40217e:	46a9      	mov	r9, r5
  402180:	4645      	mov	r5, r8
  402182:	46d0      	mov	r8, sl
  402184:	46e2      	mov	sl, ip
  402186:	4422      	add	r2, r4
  402188:	f1be 0f07 	cmp.w	lr, #7
  40218c:	920f      	str	r2, [sp, #60]	; 0x3c
  40218e:	f8ca 9000 	str.w	r9, [sl]
  402192:	f8ca 4004 	str.w	r4, [sl, #4]
  402196:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40219a:	dc2e      	bgt.n	4021fa <_vfiprintf_r+0x966>
  40219c:	f10a 0a08 	add.w	sl, sl, #8
  4021a0:	f10e 0e01 	add.w	lr, lr, #1
  4021a4:	e558      	b.n	401c58 <_vfiprintf_r+0x3c4>
  4021a6:	aa0d      	add	r2, sp, #52	; 0x34
  4021a8:	9900      	ldr	r1, [sp, #0]
  4021aa:	9301      	str	r3, [sp, #4]
  4021ac:	4648      	mov	r0, r9
  4021ae:	f7ff fb35 	bl	40181c <__sprint_r.part.0>
  4021b2:	b968      	cbnz	r0, 4021d0 <_vfiprintf_r+0x93c>
  4021b4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4021b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021b8:	9b01      	ldr	r3, [sp, #4]
  4021ba:	f100 0e01 	add.w	lr, r0, #1
  4021be:	46dc      	mov	ip, fp
  4021c0:	e7c8      	b.n	402154 <_vfiprintf_r+0x8c0>
  4021c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4021c4:	b123      	cbz	r3, 4021d0 <_vfiprintf_r+0x93c>
  4021c6:	9805      	ldr	r0, [sp, #20]
  4021c8:	9900      	ldr	r1, [sp, #0]
  4021ca:	aa0d      	add	r2, sp, #52	; 0x34
  4021cc:	f7ff fb26 	bl	40181c <__sprint_r.part.0>
  4021d0:	9b00      	ldr	r3, [sp, #0]
  4021d2:	899b      	ldrh	r3, [r3, #12]
  4021d4:	065a      	lsls	r2, r3, #25
  4021d6:	f100 818b 	bmi.w	4024f0 <_vfiprintf_r+0xc5c>
  4021da:	9802      	ldr	r0, [sp, #8]
  4021dc:	b02b      	add	sp, #172	; 0xac
  4021de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4021e2:	aa0d      	add	r2, sp, #52	; 0x34
  4021e4:	9900      	ldr	r1, [sp, #0]
  4021e6:	4648      	mov	r0, r9
  4021e8:	f7ff fb18 	bl	40181c <__sprint_r.part.0>
  4021ec:	2800      	cmp	r0, #0
  4021ee:	d1ef      	bne.n	4021d0 <_vfiprintf_r+0x93c>
  4021f0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4021f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4021f4:	1c48      	adds	r0, r1, #1
  4021f6:	46da      	mov	sl, fp
  4021f8:	e555      	b.n	401ca6 <_vfiprintf_r+0x412>
  4021fa:	2a00      	cmp	r2, #0
  4021fc:	f040 80fb 	bne.w	4023f6 <_vfiprintf_r+0xb62>
  402200:	9a03      	ldr	r2, [sp, #12]
  402202:	921b      	str	r2, [sp, #108]	; 0x6c
  402204:	2301      	movs	r3, #1
  402206:	920f      	str	r2, [sp, #60]	; 0x3c
  402208:	971a      	str	r7, [sp, #104]	; 0x68
  40220a:	930e      	str	r3, [sp, #56]	; 0x38
  40220c:	46da      	mov	sl, fp
  40220e:	f10a 0a08 	add.w	sl, sl, #8
  402212:	0771      	lsls	r1, r6, #29
  402214:	d504      	bpl.n	402220 <_vfiprintf_r+0x98c>
  402216:	9b06      	ldr	r3, [sp, #24]
  402218:	1b5c      	subs	r4, r3, r5
  40221a:	2c00      	cmp	r4, #0
  40221c:	f73f ad34 	bgt.w	401c88 <_vfiprintf_r+0x3f4>
  402220:	9b02      	ldr	r3, [sp, #8]
  402222:	9906      	ldr	r1, [sp, #24]
  402224:	42a9      	cmp	r1, r5
  402226:	bfac      	ite	ge
  402228:	185b      	addge	r3, r3, r1
  40222a:	195b      	addlt	r3, r3, r5
  40222c:	9302      	str	r3, [sp, #8]
  40222e:	2a00      	cmp	r2, #0
  402230:	f040 80b3 	bne.w	40239a <_vfiprintf_r+0xb06>
  402234:	2300      	movs	r3, #0
  402236:	930e      	str	r3, [sp, #56]	; 0x38
  402238:	46da      	mov	sl, fp
  40223a:	f7ff bb5c 	b.w	4018f6 <_vfiprintf_r+0x62>
  40223e:	aa0d      	add	r2, sp, #52	; 0x34
  402240:	9900      	ldr	r1, [sp, #0]
  402242:	9307      	str	r3, [sp, #28]
  402244:	4648      	mov	r0, r9
  402246:	f7ff fae9 	bl	40181c <__sprint_r.part.0>
  40224a:	2800      	cmp	r0, #0
  40224c:	d1c0      	bne.n	4021d0 <_vfiprintf_r+0x93c>
  40224e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402250:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402252:	9b07      	ldr	r3, [sp, #28]
  402254:	f100 0c01 	add.w	ip, r0, #1
  402258:	46de      	mov	lr, fp
  40225a:	e4cb      	b.n	401bf4 <_vfiprintf_r+0x360>
  40225c:	0040459c 	.word	0x0040459c
  402260:	004045b0 	.word	0x004045b0
  402264:	0040458c 	.word	0x0040458c
  402268:	2a00      	cmp	r2, #0
  40226a:	f040 8133 	bne.w	4024d4 <_vfiprintf_r+0xc40>
  40226e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402272:	2b00      	cmp	r3, #0
  402274:	f000 80f5 	beq.w	402462 <_vfiprintf_r+0xbce>
  402278:	2301      	movs	r3, #1
  40227a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40227e:	461a      	mov	r2, r3
  402280:	931b      	str	r3, [sp, #108]	; 0x6c
  402282:	469e      	mov	lr, r3
  402284:	911a      	str	r1, [sp, #104]	; 0x68
  402286:	46da      	mov	sl, fp
  402288:	4670      	mov	r0, lr
  40228a:	f10a 0a08 	add.w	sl, sl, #8
  40228e:	f10e 0e01 	add.w	lr, lr, #1
  402292:	e47d      	b.n	401b90 <_vfiprintf_r+0x2fc>
  402294:	a90c      	add	r1, sp, #48	; 0x30
  402296:	2202      	movs	r2, #2
  402298:	469e      	mov	lr, r3
  40229a:	911a      	str	r1, [sp, #104]	; 0x68
  40229c:	921b      	str	r2, [sp, #108]	; 0x6c
  40229e:	46da      	mov	sl, fp
  4022a0:	4670      	mov	r0, lr
  4022a2:	f10a 0a08 	add.w	sl, sl, #8
  4022a6:	f10e 0e01 	add.w	lr, lr, #1
  4022aa:	e738      	b.n	40211e <_vfiprintf_r+0x88a>
  4022ac:	9b01      	ldr	r3, [sp, #4]
  4022ae:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4022b2:	2b00      	cmp	r3, #0
  4022b4:	f2c0 812a 	blt.w	40250c <_vfiprintf_r+0xc78>
  4022b8:	ea54 0305 	orrs.w	r3, r4, r5
  4022bc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4022c0:	f43f abff 	beq.w	401ac2 <_vfiprintf_r+0x22e>
  4022c4:	465f      	mov	r7, fp
  4022c6:	0923      	lsrs	r3, r4, #4
  4022c8:	f004 010f 	and.w	r1, r4, #15
  4022cc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4022d0:	092a      	lsrs	r2, r5, #4
  4022d2:	461c      	mov	r4, r3
  4022d4:	4615      	mov	r5, r2
  4022d6:	5c43      	ldrb	r3, [r0, r1]
  4022d8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4022dc:	ea54 0305 	orrs.w	r3, r4, r5
  4022e0:	d1f1      	bne.n	4022c6 <_vfiprintf_r+0xa32>
  4022e2:	ebc7 030b 	rsb	r3, r7, fp
  4022e6:	9303      	str	r3, [sp, #12]
  4022e8:	f7ff bbf4 	b.w	401ad4 <_vfiprintf_r+0x240>
  4022ec:	aa0d      	add	r2, sp, #52	; 0x34
  4022ee:	9900      	ldr	r1, [sp, #0]
  4022f0:	9805      	ldr	r0, [sp, #20]
  4022f2:	f7ff fa93 	bl	40181c <__sprint_r.part.0>
  4022f6:	2800      	cmp	r0, #0
  4022f8:	f47f af6a 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  4022fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022fe:	46da      	mov	sl, fp
  402300:	e787      	b.n	402212 <_vfiprintf_r+0x97e>
  402302:	f04f 0900 	mov.w	r9, #0
  402306:	2400      	movs	r4, #0
  402308:	2500      	movs	r5, #0
  40230a:	e7db      	b.n	4022c4 <_vfiprintf_r+0xa30>
  40230c:	f016 0210 	ands.w	r2, r6, #16
  402310:	f000 80b2 	beq.w	402478 <_vfiprintf_r+0xbe4>
  402314:	9904      	ldr	r1, [sp, #16]
  402316:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40231a:	460a      	mov	r2, r1
  40231c:	680c      	ldr	r4, [r1, #0]
  40231e:	9901      	ldr	r1, [sp, #4]
  402320:	2900      	cmp	r1, #0
  402322:	f102 0204 	add.w	r2, r2, #4
  402326:	f04f 0500 	mov.w	r5, #0
  40232a:	f2c0 8159 	blt.w	4025e0 <_vfiprintf_r+0xd4c>
  40232e:	ea54 0105 	orrs.w	r1, r4, r5
  402332:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402336:	9204      	str	r2, [sp, #16]
  402338:	f43f ad51 	beq.w	401dde <_vfiprintf_r+0x54a>
  40233c:	4699      	mov	r9, r3
  40233e:	e556      	b.n	401dee <_vfiprintf_r+0x55a>
  402340:	06f7      	lsls	r7, r6, #27
  402342:	d40a      	bmi.n	40235a <_vfiprintf_r+0xac6>
  402344:	0675      	lsls	r5, r6, #25
  402346:	d508      	bpl.n	40235a <_vfiprintf_r+0xac6>
  402348:	9904      	ldr	r1, [sp, #16]
  40234a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40234e:	3104      	adds	r1, #4
  402350:	17e5      	asrs	r5, r4, #31
  402352:	4622      	mov	r2, r4
  402354:	462b      	mov	r3, r5
  402356:	9104      	str	r1, [sp, #16]
  402358:	e4ea      	b.n	401d30 <_vfiprintf_r+0x49c>
  40235a:	9a04      	ldr	r2, [sp, #16]
  40235c:	6814      	ldr	r4, [r2, #0]
  40235e:	4613      	mov	r3, r2
  402360:	3304      	adds	r3, #4
  402362:	17e5      	asrs	r5, r4, #31
  402364:	9304      	str	r3, [sp, #16]
  402366:	4622      	mov	r2, r4
  402368:	462b      	mov	r3, r5
  40236a:	e4e1      	b.n	401d30 <_vfiprintf_r+0x49c>
  40236c:	6814      	ldr	r4, [r2, #0]
  40236e:	3204      	adds	r2, #4
  402370:	9204      	str	r2, [sp, #16]
  402372:	2500      	movs	r5, #0
  402374:	e61f      	b.n	401fb6 <_vfiprintf_r+0x722>
  402376:	f04f 0900 	mov.w	r9, #0
  40237a:	ea54 0305 	orrs.w	r3, r4, r5
  40237e:	f47f ace8 	bne.w	401d52 <_vfiprintf_r+0x4be>
  402382:	e5d8      	b.n	401f36 <_vfiprintf_r+0x6a2>
  402384:	aa0d      	add	r2, sp, #52	; 0x34
  402386:	9900      	ldr	r1, [sp, #0]
  402388:	9805      	ldr	r0, [sp, #20]
  40238a:	f7ff fa47 	bl	40181c <__sprint_r.part.0>
  40238e:	2800      	cmp	r0, #0
  402390:	f47f af1e 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  402394:	46da      	mov	sl, fp
  402396:	f7ff bb48 	b.w	401a2a <_vfiprintf_r+0x196>
  40239a:	aa0d      	add	r2, sp, #52	; 0x34
  40239c:	9900      	ldr	r1, [sp, #0]
  40239e:	9805      	ldr	r0, [sp, #20]
  4023a0:	f7ff fa3c 	bl	40181c <__sprint_r.part.0>
  4023a4:	2800      	cmp	r0, #0
  4023a6:	f43f af45 	beq.w	402234 <_vfiprintf_r+0x9a0>
  4023aa:	e711      	b.n	4021d0 <_vfiprintf_r+0x93c>
  4023ac:	aa0d      	add	r2, sp, #52	; 0x34
  4023ae:	9900      	ldr	r1, [sp, #0]
  4023b0:	9805      	ldr	r0, [sp, #20]
  4023b2:	f7ff fa33 	bl	40181c <__sprint_r.part.0>
  4023b6:	2800      	cmp	r0, #0
  4023b8:	f47f af0a 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  4023bc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4023be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023c0:	f100 0e01 	add.w	lr, r0, #1
  4023c4:	46da      	mov	sl, fp
  4023c6:	f7ff bbe3 	b.w	401b90 <_vfiprintf_r+0x2fc>
  4023ca:	aa0d      	add	r2, sp, #52	; 0x34
  4023cc:	9900      	ldr	r1, [sp, #0]
  4023ce:	9805      	ldr	r0, [sp, #20]
  4023d0:	f7ff fa24 	bl	40181c <__sprint_r.part.0>
  4023d4:	2800      	cmp	r0, #0
  4023d6:	f47f aefb 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  4023da:	980e      	ldr	r0, [sp, #56]	; 0x38
  4023dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023de:	f100 0e01 	add.w	lr, r0, #1
  4023e2:	46da      	mov	sl, fp
  4023e4:	e69b      	b.n	40211e <_vfiprintf_r+0x88a>
  4023e6:	2a00      	cmp	r2, #0
  4023e8:	f040 80d8 	bne.w	40259c <_vfiprintf_r+0xd08>
  4023ec:	f04f 0e01 	mov.w	lr, #1
  4023f0:	4610      	mov	r0, r2
  4023f2:	46da      	mov	sl, fp
  4023f4:	e697      	b.n	402126 <_vfiprintf_r+0x892>
  4023f6:	aa0d      	add	r2, sp, #52	; 0x34
  4023f8:	9900      	ldr	r1, [sp, #0]
  4023fa:	9805      	ldr	r0, [sp, #20]
  4023fc:	f7ff fa0e 	bl	40181c <__sprint_r.part.0>
  402400:	2800      	cmp	r0, #0
  402402:	f47f aee5 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  402406:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402408:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40240a:	f103 0e01 	add.w	lr, r3, #1
  40240e:	46da      	mov	sl, fp
  402410:	e422      	b.n	401c58 <_vfiprintf_r+0x3c4>
  402412:	2230      	movs	r2, #48	; 0x30
  402414:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  402418:	9a01      	ldr	r2, [sp, #4]
  40241a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40241e:	2a00      	cmp	r2, #0
  402420:	f04f 0300 	mov.w	r3, #0
  402424:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402428:	f046 0302 	orr.w	r3, r6, #2
  40242c:	f2c0 80cb 	blt.w	4025c6 <_vfiprintf_r+0xd32>
  402430:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402434:	f046 0602 	orr.w	r6, r6, #2
  402438:	f04f 0900 	mov.w	r9, #0
  40243c:	e742      	b.n	4022c4 <_vfiprintf_r+0xa30>
  40243e:	f04f 0900 	mov.w	r9, #0
  402442:	4890      	ldr	r0, [pc, #576]	; (402684 <_vfiprintf_r+0xdf0>)
  402444:	e73e      	b.n	4022c4 <_vfiprintf_r+0xa30>
  402446:	9b01      	ldr	r3, [sp, #4]
  402448:	4264      	negs	r4, r4
  40244a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40244e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402452:	2b00      	cmp	r3, #0
  402454:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402458:	f6ff ac7b 	blt.w	401d52 <_vfiprintf_r+0x4be>
  40245c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402460:	e477      	b.n	401d52 <_vfiprintf_r+0x4be>
  402462:	9b07      	ldr	r3, [sp, #28]
  402464:	2b00      	cmp	r3, #0
  402466:	d072      	beq.n	40254e <_vfiprintf_r+0xcba>
  402468:	ab0c      	add	r3, sp, #48	; 0x30
  40246a:	2202      	movs	r2, #2
  40246c:	931a      	str	r3, [sp, #104]	; 0x68
  40246e:	921b      	str	r2, [sp, #108]	; 0x6c
  402470:	f04f 0e01 	mov.w	lr, #1
  402474:	46da      	mov	sl, fp
  402476:	e713      	b.n	4022a0 <_vfiprintf_r+0xa0c>
  402478:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40247c:	d048      	beq.n	402510 <_vfiprintf_r+0xc7c>
  40247e:	9904      	ldr	r1, [sp, #16]
  402480:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402484:	460b      	mov	r3, r1
  402486:	880c      	ldrh	r4, [r1, #0]
  402488:	9901      	ldr	r1, [sp, #4]
  40248a:	2900      	cmp	r1, #0
  40248c:	f103 0304 	add.w	r3, r3, #4
  402490:	f04f 0500 	mov.w	r5, #0
  402494:	f6ff ae10 	blt.w	4020b8 <_vfiprintf_r+0x824>
  402498:	ea54 0105 	orrs.w	r1, r4, r5
  40249c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4024a0:	9304      	str	r3, [sp, #16]
  4024a2:	f43f ac9c 	beq.w	401dde <_vfiprintf_r+0x54a>
  4024a6:	4691      	mov	r9, r2
  4024a8:	e4a1      	b.n	401dee <_vfiprintf_r+0x55a>
  4024aa:	06f0      	lsls	r0, r6, #27
  4024ac:	d40a      	bmi.n	4024c4 <_vfiprintf_r+0xc30>
  4024ae:	0671      	lsls	r1, r6, #25
  4024b0:	d508      	bpl.n	4024c4 <_vfiprintf_r+0xc30>
  4024b2:	9a04      	ldr	r2, [sp, #16]
  4024b4:	6813      	ldr	r3, [r2, #0]
  4024b6:	3204      	adds	r2, #4
  4024b8:	9204      	str	r2, [sp, #16]
  4024ba:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4024be:	801a      	strh	r2, [r3, #0]
  4024c0:	f7ff ba19 	b.w	4018f6 <_vfiprintf_r+0x62>
  4024c4:	9a04      	ldr	r2, [sp, #16]
  4024c6:	6813      	ldr	r3, [r2, #0]
  4024c8:	3204      	adds	r2, #4
  4024ca:	9204      	str	r2, [sp, #16]
  4024cc:	9a02      	ldr	r2, [sp, #8]
  4024ce:	601a      	str	r2, [r3, #0]
  4024d0:	f7ff ba11 	b.w	4018f6 <_vfiprintf_r+0x62>
  4024d4:	aa0d      	add	r2, sp, #52	; 0x34
  4024d6:	9900      	ldr	r1, [sp, #0]
  4024d8:	9805      	ldr	r0, [sp, #20]
  4024da:	f7ff f99f 	bl	40181c <__sprint_r.part.0>
  4024de:	2800      	cmp	r0, #0
  4024e0:	f47f ae76 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  4024e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4024e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024e8:	f100 0e01 	add.w	lr, r0, #1
  4024ec:	46da      	mov	sl, fp
  4024ee:	e5fa      	b.n	4020e6 <_vfiprintf_r+0x852>
  4024f0:	f04f 30ff 	mov.w	r0, #4294967295
  4024f4:	f7ff bab6 	b.w	401a64 <_vfiprintf_r+0x1d0>
  4024f8:	4862      	ldr	r0, [pc, #392]	; (402684 <_vfiprintf_r+0xdf0>)
  4024fa:	4616      	mov	r6, r2
  4024fc:	ea54 0205 	orrs.w	r2, r4, r5
  402500:	9304      	str	r3, [sp, #16]
  402502:	f04f 0900 	mov.w	r9, #0
  402506:	f47f aedd 	bne.w	4022c4 <_vfiprintf_r+0xa30>
  40250a:	e6fc      	b.n	402306 <_vfiprintf_r+0xa72>
  40250c:	9b04      	ldr	r3, [sp, #16]
  40250e:	e7f5      	b.n	4024fc <_vfiprintf_r+0xc68>
  402510:	9a04      	ldr	r2, [sp, #16]
  402512:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402516:	4613      	mov	r3, r2
  402518:	6814      	ldr	r4, [r2, #0]
  40251a:	9a01      	ldr	r2, [sp, #4]
  40251c:	2a00      	cmp	r2, #0
  40251e:	f103 0304 	add.w	r3, r3, #4
  402522:	f04f 0500 	mov.w	r5, #0
  402526:	f6ff adc7 	blt.w	4020b8 <_vfiprintf_r+0x824>
  40252a:	ea54 0205 	orrs.w	r2, r4, r5
  40252e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402532:	9304      	str	r3, [sp, #16]
  402534:	f47f ac5b 	bne.w	401dee <_vfiprintf_r+0x55a>
  402538:	e451      	b.n	401dde <_vfiprintf_r+0x54a>
  40253a:	aa0d      	add	r2, sp, #52	; 0x34
  40253c:	9900      	ldr	r1, [sp, #0]
  40253e:	9805      	ldr	r0, [sp, #20]
  402540:	f7ff f96c 	bl	40181c <__sprint_r.part.0>
  402544:	2800      	cmp	r0, #0
  402546:	f47f ae43 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  40254a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40254c:	e668      	b.n	402220 <_vfiprintf_r+0x98c>
  40254e:	4610      	mov	r0, r2
  402550:	f04f 0e01 	mov.w	lr, #1
  402554:	46da      	mov	sl, fp
  402556:	e5e6      	b.n	402126 <_vfiprintf_r+0x892>
  402558:	9904      	ldr	r1, [sp, #16]
  40255a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40255e:	460a      	mov	r2, r1
  402560:	880c      	ldrh	r4, [r1, #0]
  402562:	9901      	ldr	r1, [sp, #4]
  402564:	2900      	cmp	r1, #0
  402566:	f102 0204 	add.w	r2, r2, #4
  40256a:	f04f 0500 	mov.w	r5, #0
  40256e:	db4e      	blt.n	40260e <_vfiprintf_r+0xd7a>
  402570:	ea54 0105 	orrs.w	r1, r4, r5
  402574:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402578:	9204      	str	r2, [sp, #16]
  40257a:	4699      	mov	r9, r3
  40257c:	f47f abe9 	bne.w	401d52 <_vfiprintf_r+0x4be>
  402580:	e4d4      	b.n	401f2c <_vfiprintf_r+0x698>
  402582:	9304      	str	r3, [sp, #16]
  402584:	e6f9      	b.n	40237a <_vfiprintf_r+0xae6>
  402586:	4638      	mov	r0, r7
  402588:	9404      	str	r4, [sp, #16]
  40258a:	f7ff f8d9 	bl	401740 <strlen>
  40258e:	2300      	movs	r3, #0
  402590:	9003      	str	r0, [sp, #12]
  402592:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402596:	9301      	str	r3, [sp, #4]
  402598:	f7ff ba9c 	b.w	401ad4 <_vfiprintf_r+0x240>
  40259c:	aa0d      	add	r2, sp, #52	; 0x34
  40259e:	9900      	ldr	r1, [sp, #0]
  4025a0:	9805      	ldr	r0, [sp, #20]
  4025a2:	f7ff f93b 	bl	40181c <__sprint_r.part.0>
  4025a6:	2800      	cmp	r0, #0
  4025a8:	f47f ae12 	bne.w	4021d0 <_vfiprintf_r+0x93c>
  4025ac:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025b0:	f100 0e01 	add.w	lr, r0, #1
  4025b4:	46da      	mov	sl, fp
  4025b6:	e5b6      	b.n	402126 <_vfiprintf_r+0x892>
  4025b8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025ba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025bc:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40268c <_vfiprintf_r+0xdf8>
  4025c0:	3001      	adds	r0, #1
  4025c2:	f7ff bad2 	b.w	401b6a <_vfiprintf_r+0x2d6>
  4025c6:	461e      	mov	r6, r3
  4025c8:	f04f 0900 	mov.w	r9, #0
  4025cc:	e67a      	b.n	4022c4 <_vfiprintf_r+0xa30>
  4025ce:	2b06      	cmp	r3, #6
  4025d0:	bf28      	it	cs
  4025d2:	2306      	movcs	r3, #6
  4025d4:	9303      	str	r3, [sp, #12]
  4025d6:	9404      	str	r4, [sp, #16]
  4025d8:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  4025dc:	4f2a      	ldr	r7, [pc, #168]	; (402688 <_vfiprintf_r+0xdf4>)
  4025de:	e50c      	b.n	401ffa <_vfiprintf_r+0x766>
  4025e0:	9204      	str	r2, [sp, #16]
  4025e2:	e56a      	b.n	4020ba <_vfiprintf_r+0x826>
  4025e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025e6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40268c <_vfiprintf_r+0xdf8>
  4025ea:	3001      	adds	r0, #1
  4025ec:	f7ff bb73 	b.w	401cd6 <_vfiprintf_r+0x442>
  4025f0:	46f4      	mov	ip, lr
  4025f2:	f7ff bb1a 	b.w	401c2a <_vfiprintf_r+0x396>
  4025f6:	9b01      	ldr	r3, [sp, #4]
  4025f8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4025fc:	9303      	str	r3, [sp, #12]
  4025fe:	9404      	str	r4, [sp, #16]
  402600:	9001      	str	r0, [sp, #4]
  402602:	f7ff ba67 	b.w	401ad4 <_vfiprintf_r+0x240>
  402606:	2200      	movs	r2, #0
  402608:	9201      	str	r2, [sp, #4]
  40260a:	f7ff b9ac 	b.w	401966 <_vfiprintf_r+0xd2>
  40260e:	9204      	str	r2, [sp, #16]
  402610:	4699      	mov	r9, r3
  402612:	e6b2      	b.n	40237a <_vfiprintf_r+0xae6>
  402614:	9a04      	ldr	r2, [sp, #16]
  402616:	6813      	ldr	r3, [r2, #0]
  402618:	9301      	str	r3, [sp, #4]
  40261a:	3204      	adds	r2, #4
  40261c:	2b00      	cmp	r3, #0
  40261e:	9204      	str	r2, [sp, #16]
  402620:	f898 3001 	ldrb.w	r3, [r8, #1]
  402624:	46a8      	mov	r8, r5
  402626:	f6bf a99c 	bge.w	401962 <_vfiprintf_r+0xce>
  40262a:	f04f 32ff 	mov.w	r2, #4294967295
  40262e:	9201      	str	r2, [sp, #4]
  402630:	f7ff b997 	b.w	401962 <_vfiprintf_r+0xce>
  402634:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402638:	e48e      	b.n	401f58 <_vfiprintf_r+0x6c4>
  40263a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40263e:	e4f0      	b.n	402022 <_vfiprintf_r+0x78e>
  402640:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402644:	e4ab      	b.n	401f9e <_vfiprintf_r+0x70a>
  402646:	4699      	mov	r9, r3
  402648:	07f3      	lsls	r3, r6, #31
  40264a:	d505      	bpl.n	402658 <_vfiprintf_r+0xdc4>
  40264c:	af2a      	add	r7, sp, #168	; 0xa8
  40264e:	2330      	movs	r3, #48	; 0x30
  402650:	f807 3d41 	strb.w	r3, [r7, #-65]!
  402654:	f7ff bb97 	b.w	401d86 <_vfiprintf_r+0x4f2>
  402658:	9b01      	ldr	r3, [sp, #4]
  40265a:	9303      	str	r3, [sp, #12]
  40265c:	465f      	mov	r7, fp
  40265e:	f7ff ba39 	b.w	401ad4 <_vfiprintf_r+0x240>
  402662:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402666:	e443      	b.n	401ef0 <_vfiprintf_r+0x65c>
  402668:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40266c:	f7ff bb9a 	b.w	401da4 <_vfiprintf_r+0x510>
  402670:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402674:	f7ff bb4d 	b.w	401d12 <_vfiprintf_r+0x47e>
  402678:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40267c:	e50f      	b.n	40209e <_vfiprintf_r+0x80a>
  40267e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402682:	e4f3      	b.n	40206c <_vfiprintf_r+0x7d8>
  402684:	004045b0 	.word	0x004045b0
  402688:	004045c4 	.word	0x004045c4
  40268c:	004045cc 	.word	0x004045cc

00402690 <__sbprintf>:
  402690:	b5f0      	push	{r4, r5, r6, r7, lr}
  402692:	460c      	mov	r4, r1
  402694:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402698:	8989      	ldrh	r1, [r1, #12]
  40269a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40269c:	89e5      	ldrh	r5, [r4, #14]
  40269e:	9619      	str	r6, [sp, #100]	; 0x64
  4026a0:	f021 0102 	bic.w	r1, r1, #2
  4026a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4026a6:	f8ad 500e 	strh.w	r5, [sp, #14]
  4026aa:	2500      	movs	r5, #0
  4026ac:	69e7      	ldr	r7, [r4, #28]
  4026ae:	f8ad 100c 	strh.w	r1, [sp, #12]
  4026b2:	9609      	str	r6, [sp, #36]	; 0x24
  4026b4:	9506      	str	r5, [sp, #24]
  4026b6:	ae1a      	add	r6, sp, #104	; 0x68
  4026b8:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4026bc:	4669      	mov	r1, sp
  4026be:	9600      	str	r6, [sp, #0]
  4026c0:	9604      	str	r6, [sp, #16]
  4026c2:	9502      	str	r5, [sp, #8]
  4026c4:	9505      	str	r5, [sp, #20]
  4026c6:	9707      	str	r7, [sp, #28]
  4026c8:	4606      	mov	r6, r0
  4026ca:	f7ff f8e3 	bl	401894 <_vfiprintf_r>
  4026ce:	1e05      	subs	r5, r0, #0
  4026d0:	db07      	blt.n	4026e2 <__sbprintf+0x52>
  4026d2:	4630      	mov	r0, r6
  4026d4:	4669      	mov	r1, sp
  4026d6:	f000 f929 	bl	40292c <_fflush_r>
  4026da:	2800      	cmp	r0, #0
  4026dc:	bf18      	it	ne
  4026de:	f04f 35ff 	movne.w	r5, #4294967295
  4026e2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4026e6:	065b      	lsls	r3, r3, #25
  4026e8:	d503      	bpl.n	4026f2 <__sbprintf+0x62>
  4026ea:	89a3      	ldrh	r3, [r4, #12]
  4026ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4026f0:	81a3      	strh	r3, [r4, #12]
  4026f2:	4628      	mov	r0, r5
  4026f4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4026f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4026fa:	bf00      	nop

004026fc <__swsetup_r>:
  4026fc:	b538      	push	{r3, r4, r5, lr}
  4026fe:	4b30      	ldr	r3, [pc, #192]	; (4027c0 <__swsetup_r+0xc4>)
  402700:	681b      	ldr	r3, [r3, #0]
  402702:	4605      	mov	r5, r0
  402704:	460c      	mov	r4, r1
  402706:	b113      	cbz	r3, 40270e <__swsetup_r+0x12>
  402708:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40270a:	2a00      	cmp	r2, #0
  40270c:	d038      	beq.n	402780 <__swsetup_r+0x84>
  40270e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402712:	b293      	uxth	r3, r2
  402714:	0718      	lsls	r0, r3, #28
  402716:	d50c      	bpl.n	402732 <__swsetup_r+0x36>
  402718:	6920      	ldr	r0, [r4, #16]
  40271a:	b1a8      	cbz	r0, 402748 <__swsetup_r+0x4c>
  40271c:	f013 0201 	ands.w	r2, r3, #1
  402720:	d01e      	beq.n	402760 <__swsetup_r+0x64>
  402722:	6963      	ldr	r3, [r4, #20]
  402724:	2200      	movs	r2, #0
  402726:	425b      	negs	r3, r3
  402728:	61a3      	str	r3, [r4, #24]
  40272a:	60a2      	str	r2, [r4, #8]
  40272c:	b1f0      	cbz	r0, 40276c <__swsetup_r+0x70>
  40272e:	2000      	movs	r0, #0
  402730:	bd38      	pop	{r3, r4, r5, pc}
  402732:	06d9      	lsls	r1, r3, #27
  402734:	d53c      	bpl.n	4027b0 <__swsetup_r+0xb4>
  402736:	0758      	lsls	r0, r3, #29
  402738:	d426      	bmi.n	402788 <__swsetup_r+0x8c>
  40273a:	6920      	ldr	r0, [r4, #16]
  40273c:	f042 0308 	orr.w	r3, r2, #8
  402740:	81a3      	strh	r3, [r4, #12]
  402742:	b29b      	uxth	r3, r3
  402744:	2800      	cmp	r0, #0
  402746:	d1e9      	bne.n	40271c <__swsetup_r+0x20>
  402748:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40274c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402750:	d0e4      	beq.n	40271c <__swsetup_r+0x20>
  402752:	4628      	mov	r0, r5
  402754:	4621      	mov	r1, r4
  402756:	f000 fd15 	bl	403184 <__smakebuf_r>
  40275a:	89a3      	ldrh	r3, [r4, #12]
  40275c:	6920      	ldr	r0, [r4, #16]
  40275e:	e7dd      	b.n	40271c <__swsetup_r+0x20>
  402760:	0799      	lsls	r1, r3, #30
  402762:	bf58      	it	pl
  402764:	6962      	ldrpl	r2, [r4, #20]
  402766:	60a2      	str	r2, [r4, #8]
  402768:	2800      	cmp	r0, #0
  40276a:	d1e0      	bne.n	40272e <__swsetup_r+0x32>
  40276c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402770:	061a      	lsls	r2, r3, #24
  402772:	d5dd      	bpl.n	402730 <__swsetup_r+0x34>
  402774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402778:	81a3      	strh	r3, [r4, #12]
  40277a:	f04f 30ff 	mov.w	r0, #4294967295
  40277e:	bd38      	pop	{r3, r4, r5, pc}
  402780:	4618      	mov	r0, r3
  402782:	f000 f967 	bl	402a54 <__sinit>
  402786:	e7c2      	b.n	40270e <__swsetup_r+0x12>
  402788:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40278a:	b151      	cbz	r1, 4027a2 <__swsetup_r+0xa6>
  40278c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402790:	4299      	cmp	r1, r3
  402792:	d004      	beq.n	40279e <__swsetup_r+0xa2>
  402794:	4628      	mov	r0, r5
  402796:	f000 fa27 	bl	402be8 <_free_r>
  40279a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40279e:	2300      	movs	r3, #0
  4027a0:	6323      	str	r3, [r4, #48]	; 0x30
  4027a2:	2300      	movs	r3, #0
  4027a4:	6920      	ldr	r0, [r4, #16]
  4027a6:	6063      	str	r3, [r4, #4]
  4027a8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4027ac:	6020      	str	r0, [r4, #0]
  4027ae:	e7c5      	b.n	40273c <__swsetup_r+0x40>
  4027b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4027b4:	2309      	movs	r3, #9
  4027b6:	602b      	str	r3, [r5, #0]
  4027b8:	f04f 30ff 	mov.w	r0, #4294967295
  4027bc:	81a2      	strh	r2, [r4, #12]
  4027be:	bd38      	pop	{r3, r4, r5, pc}
  4027c0:	20400430 	.word	0x20400430

004027c4 <register_fini>:
  4027c4:	4b02      	ldr	r3, [pc, #8]	; (4027d0 <register_fini+0xc>)
  4027c6:	b113      	cbz	r3, 4027ce <register_fini+0xa>
  4027c8:	4802      	ldr	r0, [pc, #8]	; (4027d4 <register_fini+0x10>)
  4027ca:	f000 b805 	b.w	4027d8 <atexit>
  4027ce:	4770      	bx	lr
  4027d0:	00000000 	.word	0x00000000
  4027d4:	00402a69 	.word	0x00402a69

004027d8 <atexit>:
  4027d8:	2300      	movs	r3, #0
  4027da:	4601      	mov	r1, r0
  4027dc:	461a      	mov	r2, r3
  4027de:	4618      	mov	r0, r3
  4027e0:	f001 bc12 	b.w	404008 <__register_exitproc>

004027e4 <__sflush_r>:
  4027e4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4027e8:	b29a      	uxth	r2, r3
  4027ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4027ee:	460d      	mov	r5, r1
  4027f0:	0711      	lsls	r1, r2, #28
  4027f2:	4680      	mov	r8, r0
  4027f4:	d43c      	bmi.n	402870 <__sflush_r+0x8c>
  4027f6:	686a      	ldr	r2, [r5, #4]
  4027f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4027fc:	2a00      	cmp	r2, #0
  4027fe:	81ab      	strh	r3, [r5, #12]
  402800:	dd73      	ble.n	4028ea <__sflush_r+0x106>
  402802:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402804:	2c00      	cmp	r4, #0
  402806:	d04b      	beq.n	4028a0 <__sflush_r+0xbc>
  402808:	b29b      	uxth	r3, r3
  40280a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40280e:	2100      	movs	r1, #0
  402810:	b292      	uxth	r2, r2
  402812:	f8d8 6000 	ldr.w	r6, [r8]
  402816:	f8c8 1000 	str.w	r1, [r8]
  40281a:	2a00      	cmp	r2, #0
  40281c:	d069      	beq.n	4028f2 <__sflush_r+0x10e>
  40281e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402820:	075f      	lsls	r7, r3, #29
  402822:	d505      	bpl.n	402830 <__sflush_r+0x4c>
  402824:	6869      	ldr	r1, [r5, #4]
  402826:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402828:	1a52      	subs	r2, r2, r1
  40282a:	b10b      	cbz	r3, 402830 <__sflush_r+0x4c>
  40282c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40282e:	1ad2      	subs	r2, r2, r3
  402830:	2300      	movs	r3, #0
  402832:	69e9      	ldr	r1, [r5, #28]
  402834:	4640      	mov	r0, r8
  402836:	47a0      	blx	r4
  402838:	1c44      	adds	r4, r0, #1
  40283a:	d03c      	beq.n	4028b6 <__sflush_r+0xd2>
  40283c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402840:	692a      	ldr	r2, [r5, #16]
  402842:	602a      	str	r2, [r5, #0]
  402844:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402848:	2200      	movs	r2, #0
  40284a:	81ab      	strh	r3, [r5, #12]
  40284c:	04db      	lsls	r3, r3, #19
  40284e:	606a      	str	r2, [r5, #4]
  402850:	d449      	bmi.n	4028e6 <__sflush_r+0x102>
  402852:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402854:	f8c8 6000 	str.w	r6, [r8]
  402858:	b311      	cbz	r1, 4028a0 <__sflush_r+0xbc>
  40285a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40285e:	4299      	cmp	r1, r3
  402860:	d002      	beq.n	402868 <__sflush_r+0x84>
  402862:	4640      	mov	r0, r8
  402864:	f000 f9c0 	bl	402be8 <_free_r>
  402868:	2000      	movs	r0, #0
  40286a:	6328      	str	r0, [r5, #48]	; 0x30
  40286c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402870:	692e      	ldr	r6, [r5, #16]
  402872:	b1ae      	cbz	r6, 4028a0 <__sflush_r+0xbc>
  402874:	682c      	ldr	r4, [r5, #0]
  402876:	602e      	str	r6, [r5, #0]
  402878:	0790      	lsls	r0, r2, #30
  40287a:	bf0c      	ite	eq
  40287c:	696b      	ldreq	r3, [r5, #20]
  40287e:	2300      	movne	r3, #0
  402880:	1ba4      	subs	r4, r4, r6
  402882:	60ab      	str	r3, [r5, #8]
  402884:	e00a      	b.n	40289c <__sflush_r+0xb8>
  402886:	4623      	mov	r3, r4
  402888:	4632      	mov	r2, r6
  40288a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40288c:	69e9      	ldr	r1, [r5, #28]
  40288e:	4640      	mov	r0, r8
  402890:	47b8      	blx	r7
  402892:	2800      	cmp	r0, #0
  402894:	eba4 0400 	sub.w	r4, r4, r0
  402898:	4406      	add	r6, r0
  40289a:	dd04      	ble.n	4028a6 <__sflush_r+0xc2>
  40289c:	2c00      	cmp	r4, #0
  40289e:	dcf2      	bgt.n	402886 <__sflush_r+0xa2>
  4028a0:	2000      	movs	r0, #0
  4028a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028a6:	89ab      	ldrh	r3, [r5, #12]
  4028a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4028ac:	81ab      	strh	r3, [r5, #12]
  4028ae:	f04f 30ff 	mov.w	r0, #4294967295
  4028b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028b6:	f8d8 2000 	ldr.w	r2, [r8]
  4028ba:	2a1d      	cmp	r2, #29
  4028bc:	d8f3      	bhi.n	4028a6 <__sflush_r+0xc2>
  4028be:	4b1a      	ldr	r3, [pc, #104]	; (402928 <__sflush_r+0x144>)
  4028c0:	40d3      	lsrs	r3, r2
  4028c2:	f003 0301 	and.w	r3, r3, #1
  4028c6:	f083 0401 	eor.w	r4, r3, #1
  4028ca:	2b00      	cmp	r3, #0
  4028cc:	d0eb      	beq.n	4028a6 <__sflush_r+0xc2>
  4028ce:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4028d2:	6929      	ldr	r1, [r5, #16]
  4028d4:	6029      	str	r1, [r5, #0]
  4028d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4028da:	04d9      	lsls	r1, r3, #19
  4028dc:	606c      	str	r4, [r5, #4]
  4028de:	81ab      	strh	r3, [r5, #12]
  4028e0:	d5b7      	bpl.n	402852 <__sflush_r+0x6e>
  4028e2:	2a00      	cmp	r2, #0
  4028e4:	d1b5      	bne.n	402852 <__sflush_r+0x6e>
  4028e6:	6528      	str	r0, [r5, #80]	; 0x50
  4028e8:	e7b3      	b.n	402852 <__sflush_r+0x6e>
  4028ea:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4028ec:	2a00      	cmp	r2, #0
  4028ee:	dc88      	bgt.n	402802 <__sflush_r+0x1e>
  4028f0:	e7d6      	b.n	4028a0 <__sflush_r+0xbc>
  4028f2:	2301      	movs	r3, #1
  4028f4:	69e9      	ldr	r1, [r5, #28]
  4028f6:	4640      	mov	r0, r8
  4028f8:	47a0      	blx	r4
  4028fa:	1c43      	adds	r3, r0, #1
  4028fc:	4602      	mov	r2, r0
  4028fe:	d002      	beq.n	402906 <__sflush_r+0x122>
  402900:	89ab      	ldrh	r3, [r5, #12]
  402902:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402904:	e78c      	b.n	402820 <__sflush_r+0x3c>
  402906:	f8d8 3000 	ldr.w	r3, [r8]
  40290a:	2b00      	cmp	r3, #0
  40290c:	d0f8      	beq.n	402900 <__sflush_r+0x11c>
  40290e:	2b1d      	cmp	r3, #29
  402910:	d001      	beq.n	402916 <__sflush_r+0x132>
  402912:	2b16      	cmp	r3, #22
  402914:	d102      	bne.n	40291c <__sflush_r+0x138>
  402916:	f8c8 6000 	str.w	r6, [r8]
  40291a:	e7c1      	b.n	4028a0 <__sflush_r+0xbc>
  40291c:	89ab      	ldrh	r3, [r5, #12]
  40291e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402922:	81ab      	strh	r3, [r5, #12]
  402924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402928:	20400001 	.word	0x20400001

0040292c <_fflush_r>:
  40292c:	b510      	push	{r4, lr}
  40292e:	4604      	mov	r4, r0
  402930:	b082      	sub	sp, #8
  402932:	b108      	cbz	r0, 402938 <_fflush_r+0xc>
  402934:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402936:	b153      	cbz	r3, 40294e <_fflush_r+0x22>
  402938:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40293c:	b908      	cbnz	r0, 402942 <_fflush_r+0x16>
  40293e:	b002      	add	sp, #8
  402940:	bd10      	pop	{r4, pc}
  402942:	4620      	mov	r0, r4
  402944:	b002      	add	sp, #8
  402946:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40294a:	f7ff bf4b 	b.w	4027e4 <__sflush_r>
  40294e:	9101      	str	r1, [sp, #4]
  402950:	f000 f880 	bl	402a54 <__sinit>
  402954:	9901      	ldr	r1, [sp, #4]
  402956:	e7ef      	b.n	402938 <_fflush_r+0xc>

00402958 <_cleanup_r>:
  402958:	4901      	ldr	r1, [pc, #4]	; (402960 <_cleanup_r+0x8>)
  40295a:	f000 bbaf 	b.w	4030bc <_fwalk_reent>
  40295e:	bf00      	nop
  402960:	004040d1 	.word	0x004040d1

00402964 <__sinit.part.1>:
  402964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402968:	4b35      	ldr	r3, [pc, #212]	; (402a40 <__sinit.part.1+0xdc>)
  40296a:	6845      	ldr	r5, [r0, #4]
  40296c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40296e:	2400      	movs	r4, #0
  402970:	4607      	mov	r7, r0
  402972:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402976:	2304      	movs	r3, #4
  402978:	2103      	movs	r1, #3
  40297a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40297e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402982:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402986:	b083      	sub	sp, #12
  402988:	602c      	str	r4, [r5, #0]
  40298a:	606c      	str	r4, [r5, #4]
  40298c:	60ac      	str	r4, [r5, #8]
  40298e:	666c      	str	r4, [r5, #100]	; 0x64
  402990:	81ec      	strh	r4, [r5, #14]
  402992:	612c      	str	r4, [r5, #16]
  402994:	616c      	str	r4, [r5, #20]
  402996:	61ac      	str	r4, [r5, #24]
  402998:	81ab      	strh	r3, [r5, #12]
  40299a:	4621      	mov	r1, r4
  40299c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4029a0:	2208      	movs	r2, #8
  4029a2:	f7fe fd85 	bl	4014b0 <memset>
  4029a6:	68be      	ldr	r6, [r7, #8]
  4029a8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402a44 <__sinit.part.1+0xe0>
  4029ac:	f8df a098 	ldr.w	sl, [pc, #152]	; 402a48 <__sinit.part.1+0xe4>
  4029b0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402a4c <__sinit.part.1+0xe8>
  4029b4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402a50 <__sinit.part.1+0xec>
  4029b8:	f8c5 b020 	str.w	fp, [r5, #32]
  4029bc:	2301      	movs	r3, #1
  4029be:	2209      	movs	r2, #9
  4029c0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4029c4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4029c8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4029cc:	61ed      	str	r5, [r5, #28]
  4029ce:	4621      	mov	r1, r4
  4029d0:	81f3      	strh	r3, [r6, #14]
  4029d2:	81b2      	strh	r2, [r6, #12]
  4029d4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4029d8:	6034      	str	r4, [r6, #0]
  4029da:	6074      	str	r4, [r6, #4]
  4029dc:	60b4      	str	r4, [r6, #8]
  4029de:	6674      	str	r4, [r6, #100]	; 0x64
  4029e0:	6134      	str	r4, [r6, #16]
  4029e2:	6174      	str	r4, [r6, #20]
  4029e4:	61b4      	str	r4, [r6, #24]
  4029e6:	2208      	movs	r2, #8
  4029e8:	9301      	str	r3, [sp, #4]
  4029ea:	f7fe fd61 	bl	4014b0 <memset>
  4029ee:	68fd      	ldr	r5, [r7, #12]
  4029f0:	61f6      	str	r6, [r6, #28]
  4029f2:	2012      	movs	r0, #18
  4029f4:	2202      	movs	r2, #2
  4029f6:	f8c6 b020 	str.w	fp, [r6, #32]
  4029fa:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4029fe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402a02:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402a06:	4621      	mov	r1, r4
  402a08:	81a8      	strh	r0, [r5, #12]
  402a0a:	81ea      	strh	r2, [r5, #14]
  402a0c:	602c      	str	r4, [r5, #0]
  402a0e:	606c      	str	r4, [r5, #4]
  402a10:	60ac      	str	r4, [r5, #8]
  402a12:	666c      	str	r4, [r5, #100]	; 0x64
  402a14:	612c      	str	r4, [r5, #16]
  402a16:	616c      	str	r4, [r5, #20]
  402a18:	61ac      	str	r4, [r5, #24]
  402a1a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402a1e:	2208      	movs	r2, #8
  402a20:	f7fe fd46 	bl	4014b0 <memset>
  402a24:	9b01      	ldr	r3, [sp, #4]
  402a26:	61ed      	str	r5, [r5, #28]
  402a28:	f8c5 b020 	str.w	fp, [r5, #32]
  402a2c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402a30:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402a34:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402a38:	63bb      	str	r3, [r7, #56]	; 0x38
  402a3a:	b003      	add	sp, #12
  402a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a40:	00402959 	.word	0x00402959
  402a44:	00403e39 	.word	0x00403e39
  402a48:	00403e5d 	.word	0x00403e5d
  402a4c:	00403e99 	.word	0x00403e99
  402a50:	00403eb9 	.word	0x00403eb9

00402a54 <__sinit>:
  402a54:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402a56:	b103      	cbz	r3, 402a5a <__sinit+0x6>
  402a58:	4770      	bx	lr
  402a5a:	f7ff bf83 	b.w	402964 <__sinit.part.1>
  402a5e:	bf00      	nop

00402a60 <__sfp_lock_acquire>:
  402a60:	4770      	bx	lr
  402a62:	bf00      	nop

00402a64 <__sfp_lock_release>:
  402a64:	4770      	bx	lr
  402a66:	bf00      	nop

00402a68 <__libc_fini_array>:
  402a68:	b538      	push	{r3, r4, r5, lr}
  402a6a:	4d07      	ldr	r5, [pc, #28]	; (402a88 <__libc_fini_array+0x20>)
  402a6c:	4c07      	ldr	r4, [pc, #28]	; (402a8c <__libc_fini_array+0x24>)
  402a6e:	1b2c      	subs	r4, r5, r4
  402a70:	10a4      	asrs	r4, r4, #2
  402a72:	d005      	beq.n	402a80 <__libc_fini_array+0x18>
  402a74:	3c01      	subs	r4, #1
  402a76:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402a7a:	4798      	blx	r3
  402a7c:	2c00      	cmp	r4, #0
  402a7e:	d1f9      	bne.n	402a74 <__libc_fini_array+0xc>
  402a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402a84:	f001 bdb4 	b.w	4045f0 <_fini>
  402a88:	00404600 	.word	0x00404600
  402a8c:	004045fc 	.word	0x004045fc

00402a90 <__fputwc>:
  402a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402a94:	b082      	sub	sp, #8
  402a96:	4680      	mov	r8, r0
  402a98:	4689      	mov	r9, r1
  402a9a:	4614      	mov	r4, r2
  402a9c:	f000 fb3c 	bl	403118 <__locale_mb_cur_max>
  402aa0:	2801      	cmp	r0, #1
  402aa2:	d033      	beq.n	402b0c <__fputwc+0x7c>
  402aa4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402aa8:	464a      	mov	r2, r9
  402aaa:	a901      	add	r1, sp, #4
  402aac:	4640      	mov	r0, r8
  402aae:	f001 fa5d 	bl	403f6c <_wcrtomb_r>
  402ab2:	f1b0 3fff 	cmp.w	r0, #4294967295
  402ab6:	4682      	mov	sl, r0
  402ab8:	d021      	beq.n	402afe <__fputwc+0x6e>
  402aba:	b388      	cbz	r0, 402b20 <__fputwc+0x90>
  402abc:	f89d 6004 	ldrb.w	r6, [sp, #4]
  402ac0:	2500      	movs	r5, #0
  402ac2:	e008      	b.n	402ad6 <__fputwc+0x46>
  402ac4:	6823      	ldr	r3, [r4, #0]
  402ac6:	1c5a      	adds	r2, r3, #1
  402ac8:	6022      	str	r2, [r4, #0]
  402aca:	701e      	strb	r6, [r3, #0]
  402acc:	3501      	adds	r5, #1
  402ace:	4555      	cmp	r5, sl
  402ad0:	d226      	bcs.n	402b20 <__fputwc+0x90>
  402ad2:	ab01      	add	r3, sp, #4
  402ad4:	5d5e      	ldrb	r6, [r3, r5]
  402ad6:	68a3      	ldr	r3, [r4, #8]
  402ad8:	3b01      	subs	r3, #1
  402ada:	2b00      	cmp	r3, #0
  402adc:	60a3      	str	r3, [r4, #8]
  402ade:	daf1      	bge.n	402ac4 <__fputwc+0x34>
  402ae0:	69a7      	ldr	r7, [r4, #24]
  402ae2:	42bb      	cmp	r3, r7
  402ae4:	4631      	mov	r1, r6
  402ae6:	4622      	mov	r2, r4
  402ae8:	4640      	mov	r0, r8
  402aea:	db01      	blt.n	402af0 <__fputwc+0x60>
  402aec:	2e0a      	cmp	r6, #10
  402aee:	d1e9      	bne.n	402ac4 <__fputwc+0x34>
  402af0:	f001 f9e6 	bl	403ec0 <__swbuf_r>
  402af4:	1c43      	adds	r3, r0, #1
  402af6:	d1e9      	bne.n	402acc <__fputwc+0x3c>
  402af8:	b002      	add	sp, #8
  402afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402afe:	89a3      	ldrh	r3, [r4, #12]
  402b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b04:	81a3      	strh	r3, [r4, #12]
  402b06:	b002      	add	sp, #8
  402b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b0c:	f109 33ff 	add.w	r3, r9, #4294967295
  402b10:	2bfe      	cmp	r3, #254	; 0xfe
  402b12:	d8c7      	bhi.n	402aa4 <__fputwc+0x14>
  402b14:	fa5f f689 	uxtb.w	r6, r9
  402b18:	4682      	mov	sl, r0
  402b1a:	f88d 6004 	strb.w	r6, [sp, #4]
  402b1e:	e7cf      	b.n	402ac0 <__fputwc+0x30>
  402b20:	4648      	mov	r0, r9
  402b22:	b002      	add	sp, #8
  402b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402b28 <_fputwc_r>:
  402b28:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402b2c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402b30:	d10a      	bne.n	402b48 <_fputwc_r+0x20>
  402b32:	b410      	push	{r4}
  402b34:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402b36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402b3a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  402b3e:	6654      	str	r4, [r2, #100]	; 0x64
  402b40:	8193      	strh	r3, [r2, #12]
  402b42:	bc10      	pop	{r4}
  402b44:	f7ff bfa4 	b.w	402a90 <__fputwc>
  402b48:	f7ff bfa2 	b.w	402a90 <__fputwc>

00402b4c <_malloc_trim_r>:
  402b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b4e:	4f23      	ldr	r7, [pc, #140]	; (402bdc <_malloc_trim_r+0x90>)
  402b50:	460c      	mov	r4, r1
  402b52:	4606      	mov	r6, r0
  402b54:	f000 ff6a 	bl	403a2c <__malloc_lock>
  402b58:	68bb      	ldr	r3, [r7, #8]
  402b5a:	685d      	ldr	r5, [r3, #4]
  402b5c:	f025 0503 	bic.w	r5, r5, #3
  402b60:	1b29      	subs	r1, r5, r4
  402b62:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402b66:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402b6a:	f021 010f 	bic.w	r1, r1, #15
  402b6e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402b72:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402b76:	db07      	blt.n	402b88 <_malloc_trim_r+0x3c>
  402b78:	2100      	movs	r1, #0
  402b7a:	4630      	mov	r0, r6
  402b7c:	f001 f94a 	bl	403e14 <_sbrk_r>
  402b80:	68bb      	ldr	r3, [r7, #8]
  402b82:	442b      	add	r3, r5
  402b84:	4298      	cmp	r0, r3
  402b86:	d004      	beq.n	402b92 <_malloc_trim_r+0x46>
  402b88:	4630      	mov	r0, r6
  402b8a:	f000 ff51 	bl	403a30 <__malloc_unlock>
  402b8e:	2000      	movs	r0, #0
  402b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402b92:	4261      	negs	r1, r4
  402b94:	4630      	mov	r0, r6
  402b96:	f001 f93d 	bl	403e14 <_sbrk_r>
  402b9a:	3001      	adds	r0, #1
  402b9c:	d00d      	beq.n	402bba <_malloc_trim_r+0x6e>
  402b9e:	4b10      	ldr	r3, [pc, #64]	; (402be0 <_malloc_trim_r+0x94>)
  402ba0:	68ba      	ldr	r2, [r7, #8]
  402ba2:	6819      	ldr	r1, [r3, #0]
  402ba4:	1b2d      	subs	r5, r5, r4
  402ba6:	f045 0501 	orr.w	r5, r5, #1
  402baa:	4630      	mov	r0, r6
  402bac:	1b09      	subs	r1, r1, r4
  402bae:	6055      	str	r5, [r2, #4]
  402bb0:	6019      	str	r1, [r3, #0]
  402bb2:	f000 ff3d 	bl	403a30 <__malloc_unlock>
  402bb6:	2001      	movs	r0, #1
  402bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402bba:	2100      	movs	r1, #0
  402bbc:	4630      	mov	r0, r6
  402bbe:	f001 f929 	bl	403e14 <_sbrk_r>
  402bc2:	68ba      	ldr	r2, [r7, #8]
  402bc4:	1a83      	subs	r3, r0, r2
  402bc6:	2b0f      	cmp	r3, #15
  402bc8:	ddde      	ble.n	402b88 <_malloc_trim_r+0x3c>
  402bca:	4c06      	ldr	r4, [pc, #24]	; (402be4 <_malloc_trim_r+0x98>)
  402bcc:	4904      	ldr	r1, [pc, #16]	; (402be0 <_malloc_trim_r+0x94>)
  402bce:	6824      	ldr	r4, [r4, #0]
  402bd0:	f043 0301 	orr.w	r3, r3, #1
  402bd4:	1b00      	subs	r0, r0, r4
  402bd6:	6053      	str	r3, [r2, #4]
  402bd8:	6008      	str	r0, [r1, #0]
  402bda:	e7d5      	b.n	402b88 <_malloc_trim_r+0x3c>
  402bdc:	20400458 	.word	0x20400458
  402be0:	20400914 	.word	0x20400914
  402be4:	20400864 	.word	0x20400864

00402be8 <_free_r>:
  402be8:	2900      	cmp	r1, #0
  402bea:	d045      	beq.n	402c78 <_free_r+0x90>
  402bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402bf0:	460d      	mov	r5, r1
  402bf2:	4680      	mov	r8, r0
  402bf4:	f000 ff1a 	bl	403a2c <__malloc_lock>
  402bf8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402bfc:	496a      	ldr	r1, [pc, #424]	; (402da8 <_free_r+0x1c0>)
  402bfe:	f027 0301 	bic.w	r3, r7, #1
  402c02:	f1a5 0408 	sub.w	r4, r5, #8
  402c06:	18e2      	adds	r2, r4, r3
  402c08:	688e      	ldr	r6, [r1, #8]
  402c0a:	6850      	ldr	r0, [r2, #4]
  402c0c:	42b2      	cmp	r2, r6
  402c0e:	f020 0003 	bic.w	r0, r0, #3
  402c12:	d062      	beq.n	402cda <_free_r+0xf2>
  402c14:	07fe      	lsls	r6, r7, #31
  402c16:	6050      	str	r0, [r2, #4]
  402c18:	d40b      	bmi.n	402c32 <_free_r+0x4a>
  402c1a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402c1e:	1be4      	subs	r4, r4, r7
  402c20:	f101 0e08 	add.w	lr, r1, #8
  402c24:	68a5      	ldr	r5, [r4, #8]
  402c26:	4575      	cmp	r5, lr
  402c28:	443b      	add	r3, r7
  402c2a:	d06f      	beq.n	402d0c <_free_r+0x124>
  402c2c:	68e7      	ldr	r7, [r4, #12]
  402c2e:	60ef      	str	r7, [r5, #12]
  402c30:	60bd      	str	r5, [r7, #8]
  402c32:	1815      	adds	r5, r2, r0
  402c34:	686d      	ldr	r5, [r5, #4]
  402c36:	07ed      	lsls	r5, r5, #31
  402c38:	d542      	bpl.n	402cc0 <_free_r+0xd8>
  402c3a:	f043 0201 	orr.w	r2, r3, #1
  402c3e:	6062      	str	r2, [r4, #4]
  402c40:	50e3      	str	r3, [r4, r3]
  402c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402c46:	d218      	bcs.n	402c7a <_free_r+0x92>
  402c48:	08db      	lsrs	r3, r3, #3
  402c4a:	1c5a      	adds	r2, r3, #1
  402c4c:	684d      	ldr	r5, [r1, #4]
  402c4e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402c52:	60a7      	str	r7, [r4, #8]
  402c54:	2001      	movs	r0, #1
  402c56:	109b      	asrs	r3, r3, #2
  402c58:	fa00 f303 	lsl.w	r3, r0, r3
  402c5c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402c60:	431d      	orrs	r5, r3
  402c62:	3808      	subs	r0, #8
  402c64:	60e0      	str	r0, [r4, #12]
  402c66:	604d      	str	r5, [r1, #4]
  402c68:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  402c6c:	60fc      	str	r4, [r7, #12]
  402c6e:	4640      	mov	r0, r8
  402c70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402c74:	f000 bedc 	b.w	403a30 <__malloc_unlock>
  402c78:	4770      	bx	lr
  402c7a:	0a5a      	lsrs	r2, r3, #9
  402c7c:	2a04      	cmp	r2, #4
  402c7e:	d853      	bhi.n	402d28 <_free_r+0x140>
  402c80:	099a      	lsrs	r2, r3, #6
  402c82:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402c86:	007f      	lsls	r7, r7, #1
  402c88:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402c8c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402c90:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  402c94:	4944      	ldr	r1, [pc, #272]	; (402da8 <_free_r+0x1c0>)
  402c96:	3808      	subs	r0, #8
  402c98:	4290      	cmp	r0, r2
  402c9a:	d04d      	beq.n	402d38 <_free_r+0x150>
  402c9c:	6851      	ldr	r1, [r2, #4]
  402c9e:	f021 0103 	bic.w	r1, r1, #3
  402ca2:	428b      	cmp	r3, r1
  402ca4:	d202      	bcs.n	402cac <_free_r+0xc4>
  402ca6:	6892      	ldr	r2, [r2, #8]
  402ca8:	4290      	cmp	r0, r2
  402caa:	d1f7      	bne.n	402c9c <_free_r+0xb4>
  402cac:	68d0      	ldr	r0, [r2, #12]
  402cae:	60e0      	str	r0, [r4, #12]
  402cb0:	60a2      	str	r2, [r4, #8]
  402cb2:	6084      	str	r4, [r0, #8]
  402cb4:	60d4      	str	r4, [r2, #12]
  402cb6:	4640      	mov	r0, r8
  402cb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402cbc:	f000 beb8 	b.w	403a30 <__malloc_unlock>
  402cc0:	6895      	ldr	r5, [r2, #8]
  402cc2:	4f3a      	ldr	r7, [pc, #232]	; (402dac <_free_r+0x1c4>)
  402cc4:	42bd      	cmp	r5, r7
  402cc6:	4403      	add	r3, r0
  402cc8:	d03f      	beq.n	402d4a <_free_r+0x162>
  402cca:	68d0      	ldr	r0, [r2, #12]
  402ccc:	60e8      	str	r0, [r5, #12]
  402cce:	f043 0201 	orr.w	r2, r3, #1
  402cd2:	6085      	str	r5, [r0, #8]
  402cd4:	6062      	str	r2, [r4, #4]
  402cd6:	50e3      	str	r3, [r4, r3]
  402cd8:	e7b3      	b.n	402c42 <_free_r+0x5a>
  402cda:	07ff      	lsls	r7, r7, #31
  402cdc:	4403      	add	r3, r0
  402cde:	d407      	bmi.n	402cf0 <_free_r+0x108>
  402ce0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402ce4:	1aa4      	subs	r4, r4, r2
  402ce6:	4413      	add	r3, r2
  402ce8:	68a0      	ldr	r0, [r4, #8]
  402cea:	68e2      	ldr	r2, [r4, #12]
  402cec:	60c2      	str	r2, [r0, #12]
  402cee:	6090      	str	r0, [r2, #8]
  402cf0:	4a2f      	ldr	r2, [pc, #188]	; (402db0 <_free_r+0x1c8>)
  402cf2:	6812      	ldr	r2, [r2, #0]
  402cf4:	f043 0001 	orr.w	r0, r3, #1
  402cf8:	4293      	cmp	r3, r2
  402cfa:	6060      	str	r0, [r4, #4]
  402cfc:	608c      	str	r4, [r1, #8]
  402cfe:	d3b6      	bcc.n	402c6e <_free_r+0x86>
  402d00:	4b2c      	ldr	r3, [pc, #176]	; (402db4 <_free_r+0x1cc>)
  402d02:	4640      	mov	r0, r8
  402d04:	6819      	ldr	r1, [r3, #0]
  402d06:	f7ff ff21 	bl	402b4c <_malloc_trim_r>
  402d0a:	e7b0      	b.n	402c6e <_free_r+0x86>
  402d0c:	1811      	adds	r1, r2, r0
  402d0e:	6849      	ldr	r1, [r1, #4]
  402d10:	07c9      	lsls	r1, r1, #31
  402d12:	d444      	bmi.n	402d9e <_free_r+0x1b6>
  402d14:	6891      	ldr	r1, [r2, #8]
  402d16:	68d2      	ldr	r2, [r2, #12]
  402d18:	60ca      	str	r2, [r1, #12]
  402d1a:	4403      	add	r3, r0
  402d1c:	f043 0001 	orr.w	r0, r3, #1
  402d20:	6091      	str	r1, [r2, #8]
  402d22:	6060      	str	r0, [r4, #4]
  402d24:	50e3      	str	r3, [r4, r3]
  402d26:	e7a2      	b.n	402c6e <_free_r+0x86>
  402d28:	2a14      	cmp	r2, #20
  402d2a:	d817      	bhi.n	402d5c <_free_r+0x174>
  402d2c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402d30:	007f      	lsls	r7, r7, #1
  402d32:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402d36:	e7a9      	b.n	402c8c <_free_r+0xa4>
  402d38:	10aa      	asrs	r2, r5, #2
  402d3a:	684b      	ldr	r3, [r1, #4]
  402d3c:	2501      	movs	r5, #1
  402d3e:	fa05 f202 	lsl.w	r2, r5, r2
  402d42:	4313      	orrs	r3, r2
  402d44:	604b      	str	r3, [r1, #4]
  402d46:	4602      	mov	r2, r0
  402d48:	e7b1      	b.n	402cae <_free_r+0xc6>
  402d4a:	f043 0201 	orr.w	r2, r3, #1
  402d4e:	614c      	str	r4, [r1, #20]
  402d50:	610c      	str	r4, [r1, #16]
  402d52:	60e5      	str	r5, [r4, #12]
  402d54:	60a5      	str	r5, [r4, #8]
  402d56:	6062      	str	r2, [r4, #4]
  402d58:	50e3      	str	r3, [r4, r3]
  402d5a:	e788      	b.n	402c6e <_free_r+0x86>
  402d5c:	2a54      	cmp	r2, #84	; 0x54
  402d5e:	d806      	bhi.n	402d6e <_free_r+0x186>
  402d60:	0b1a      	lsrs	r2, r3, #12
  402d62:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402d66:	007f      	lsls	r7, r7, #1
  402d68:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402d6c:	e78e      	b.n	402c8c <_free_r+0xa4>
  402d6e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402d72:	d806      	bhi.n	402d82 <_free_r+0x19a>
  402d74:	0bda      	lsrs	r2, r3, #15
  402d76:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402d7a:	007f      	lsls	r7, r7, #1
  402d7c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402d80:	e784      	b.n	402c8c <_free_r+0xa4>
  402d82:	f240 5054 	movw	r0, #1364	; 0x554
  402d86:	4282      	cmp	r2, r0
  402d88:	d806      	bhi.n	402d98 <_free_r+0x1b0>
  402d8a:	0c9a      	lsrs	r2, r3, #18
  402d8c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402d90:	007f      	lsls	r7, r7, #1
  402d92:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402d96:	e779      	b.n	402c8c <_free_r+0xa4>
  402d98:	27fe      	movs	r7, #254	; 0xfe
  402d9a:	257e      	movs	r5, #126	; 0x7e
  402d9c:	e776      	b.n	402c8c <_free_r+0xa4>
  402d9e:	f043 0201 	orr.w	r2, r3, #1
  402da2:	6062      	str	r2, [r4, #4]
  402da4:	50e3      	str	r3, [r4, r3]
  402da6:	e762      	b.n	402c6e <_free_r+0x86>
  402da8:	20400458 	.word	0x20400458
  402dac:	20400460 	.word	0x20400460
  402db0:	20400860 	.word	0x20400860
  402db4:	20400910 	.word	0x20400910

00402db8 <__sfvwrite_r>:
  402db8:	6893      	ldr	r3, [r2, #8]
  402dba:	2b00      	cmp	r3, #0
  402dbc:	d076      	beq.n	402eac <__sfvwrite_r+0xf4>
  402dbe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402dc2:	898b      	ldrh	r3, [r1, #12]
  402dc4:	b085      	sub	sp, #20
  402dc6:	460c      	mov	r4, r1
  402dc8:	0719      	lsls	r1, r3, #28
  402dca:	9001      	str	r0, [sp, #4]
  402dcc:	4616      	mov	r6, r2
  402dce:	d529      	bpl.n	402e24 <__sfvwrite_r+0x6c>
  402dd0:	6922      	ldr	r2, [r4, #16]
  402dd2:	b33a      	cbz	r2, 402e24 <__sfvwrite_r+0x6c>
  402dd4:	f003 0802 	and.w	r8, r3, #2
  402dd8:	fa1f f088 	uxth.w	r0, r8
  402ddc:	6835      	ldr	r5, [r6, #0]
  402dde:	2800      	cmp	r0, #0
  402de0:	d02f      	beq.n	402e42 <__sfvwrite_r+0x8a>
  402de2:	f04f 0900 	mov.w	r9, #0
  402de6:	4fb4      	ldr	r7, [pc, #720]	; (4030b8 <__sfvwrite_r+0x300>)
  402de8:	46c8      	mov	r8, r9
  402dea:	46b2      	mov	sl, r6
  402dec:	45b8      	cmp	r8, r7
  402dee:	4643      	mov	r3, r8
  402df0:	464a      	mov	r2, r9
  402df2:	bf28      	it	cs
  402df4:	463b      	movcs	r3, r7
  402df6:	9801      	ldr	r0, [sp, #4]
  402df8:	f1b8 0f00 	cmp.w	r8, #0
  402dfc:	d050      	beq.n	402ea0 <__sfvwrite_r+0xe8>
  402dfe:	69e1      	ldr	r1, [r4, #28]
  402e00:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402e02:	47b0      	blx	r6
  402e04:	2800      	cmp	r0, #0
  402e06:	dd71      	ble.n	402eec <__sfvwrite_r+0x134>
  402e08:	f8da 3008 	ldr.w	r3, [sl, #8]
  402e0c:	1a1b      	subs	r3, r3, r0
  402e0e:	4481      	add	r9, r0
  402e10:	ebc0 0808 	rsb	r8, r0, r8
  402e14:	f8ca 3008 	str.w	r3, [sl, #8]
  402e18:	2b00      	cmp	r3, #0
  402e1a:	d1e7      	bne.n	402dec <__sfvwrite_r+0x34>
  402e1c:	2000      	movs	r0, #0
  402e1e:	b005      	add	sp, #20
  402e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e24:	4621      	mov	r1, r4
  402e26:	9801      	ldr	r0, [sp, #4]
  402e28:	f7ff fc68 	bl	4026fc <__swsetup_r>
  402e2c:	2800      	cmp	r0, #0
  402e2e:	f040 813a 	bne.w	4030a6 <__sfvwrite_r+0x2ee>
  402e32:	89a3      	ldrh	r3, [r4, #12]
  402e34:	6835      	ldr	r5, [r6, #0]
  402e36:	f003 0802 	and.w	r8, r3, #2
  402e3a:	fa1f f088 	uxth.w	r0, r8
  402e3e:	2800      	cmp	r0, #0
  402e40:	d1cf      	bne.n	402de2 <__sfvwrite_r+0x2a>
  402e42:	f013 0901 	ands.w	r9, r3, #1
  402e46:	d15b      	bne.n	402f00 <__sfvwrite_r+0x148>
  402e48:	464f      	mov	r7, r9
  402e4a:	9602      	str	r6, [sp, #8]
  402e4c:	b31f      	cbz	r7, 402e96 <__sfvwrite_r+0xde>
  402e4e:	059a      	lsls	r2, r3, #22
  402e50:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402e54:	d52c      	bpl.n	402eb0 <__sfvwrite_r+0xf8>
  402e56:	4547      	cmp	r7, r8
  402e58:	46c2      	mov	sl, r8
  402e5a:	f0c0 80a4 	bcc.w	402fa6 <__sfvwrite_r+0x1ee>
  402e5e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402e62:	f040 80b1 	bne.w	402fc8 <__sfvwrite_r+0x210>
  402e66:	6820      	ldr	r0, [r4, #0]
  402e68:	4652      	mov	r2, sl
  402e6a:	4649      	mov	r1, r9
  402e6c:	f000 fd7a 	bl	403964 <memmove>
  402e70:	68a0      	ldr	r0, [r4, #8]
  402e72:	6823      	ldr	r3, [r4, #0]
  402e74:	ebc8 0000 	rsb	r0, r8, r0
  402e78:	4453      	add	r3, sl
  402e7a:	60a0      	str	r0, [r4, #8]
  402e7c:	6023      	str	r3, [r4, #0]
  402e7e:	4638      	mov	r0, r7
  402e80:	9a02      	ldr	r2, [sp, #8]
  402e82:	6893      	ldr	r3, [r2, #8]
  402e84:	1a1b      	subs	r3, r3, r0
  402e86:	4481      	add	r9, r0
  402e88:	1a3f      	subs	r7, r7, r0
  402e8a:	6093      	str	r3, [r2, #8]
  402e8c:	2b00      	cmp	r3, #0
  402e8e:	d0c5      	beq.n	402e1c <__sfvwrite_r+0x64>
  402e90:	89a3      	ldrh	r3, [r4, #12]
  402e92:	2f00      	cmp	r7, #0
  402e94:	d1db      	bne.n	402e4e <__sfvwrite_r+0x96>
  402e96:	f8d5 9000 	ldr.w	r9, [r5]
  402e9a:	686f      	ldr	r7, [r5, #4]
  402e9c:	3508      	adds	r5, #8
  402e9e:	e7d5      	b.n	402e4c <__sfvwrite_r+0x94>
  402ea0:	f8d5 9000 	ldr.w	r9, [r5]
  402ea4:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402ea8:	3508      	adds	r5, #8
  402eaa:	e79f      	b.n	402dec <__sfvwrite_r+0x34>
  402eac:	2000      	movs	r0, #0
  402eae:	4770      	bx	lr
  402eb0:	6820      	ldr	r0, [r4, #0]
  402eb2:	6923      	ldr	r3, [r4, #16]
  402eb4:	4298      	cmp	r0, r3
  402eb6:	d803      	bhi.n	402ec0 <__sfvwrite_r+0x108>
  402eb8:	6961      	ldr	r1, [r4, #20]
  402eba:	428f      	cmp	r7, r1
  402ebc:	f080 80b7 	bcs.w	40302e <__sfvwrite_r+0x276>
  402ec0:	45b8      	cmp	r8, r7
  402ec2:	bf28      	it	cs
  402ec4:	46b8      	movcs	r8, r7
  402ec6:	4642      	mov	r2, r8
  402ec8:	4649      	mov	r1, r9
  402eca:	f000 fd4b 	bl	403964 <memmove>
  402ece:	68a3      	ldr	r3, [r4, #8]
  402ed0:	6822      	ldr	r2, [r4, #0]
  402ed2:	ebc8 0303 	rsb	r3, r8, r3
  402ed6:	4442      	add	r2, r8
  402ed8:	60a3      	str	r3, [r4, #8]
  402eda:	6022      	str	r2, [r4, #0]
  402edc:	2b00      	cmp	r3, #0
  402ede:	d149      	bne.n	402f74 <__sfvwrite_r+0x1bc>
  402ee0:	4621      	mov	r1, r4
  402ee2:	9801      	ldr	r0, [sp, #4]
  402ee4:	f7ff fd22 	bl	40292c <_fflush_r>
  402ee8:	2800      	cmp	r0, #0
  402eea:	d043      	beq.n	402f74 <__sfvwrite_r+0x1bc>
  402eec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ef4:	f04f 30ff 	mov.w	r0, #4294967295
  402ef8:	81a3      	strh	r3, [r4, #12]
  402efa:	b005      	add	sp, #20
  402efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f00:	4680      	mov	r8, r0
  402f02:	9002      	str	r0, [sp, #8]
  402f04:	4682      	mov	sl, r0
  402f06:	4681      	mov	r9, r0
  402f08:	f1b9 0f00 	cmp.w	r9, #0
  402f0c:	d02a      	beq.n	402f64 <__sfvwrite_r+0x1ac>
  402f0e:	9b02      	ldr	r3, [sp, #8]
  402f10:	2b00      	cmp	r3, #0
  402f12:	d04c      	beq.n	402fae <__sfvwrite_r+0x1f6>
  402f14:	6820      	ldr	r0, [r4, #0]
  402f16:	6923      	ldr	r3, [r4, #16]
  402f18:	6962      	ldr	r2, [r4, #20]
  402f1a:	45c8      	cmp	r8, r9
  402f1c:	46c3      	mov	fp, r8
  402f1e:	bf28      	it	cs
  402f20:	46cb      	movcs	fp, r9
  402f22:	4298      	cmp	r0, r3
  402f24:	465f      	mov	r7, fp
  402f26:	d904      	bls.n	402f32 <__sfvwrite_r+0x17a>
  402f28:	68a3      	ldr	r3, [r4, #8]
  402f2a:	4413      	add	r3, r2
  402f2c:	459b      	cmp	fp, r3
  402f2e:	f300 8090 	bgt.w	403052 <__sfvwrite_r+0x29a>
  402f32:	4593      	cmp	fp, r2
  402f34:	db20      	blt.n	402f78 <__sfvwrite_r+0x1c0>
  402f36:	4613      	mov	r3, r2
  402f38:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402f3a:	69e1      	ldr	r1, [r4, #28]
  402f3c:	9801      	ldr	r0, [sp, #4]
  402f3e:	4652      	mov	r2, sl
  402f40:	47b8      	blx	r7
  402f42:	1e07      	subs	r7, r0, #0
  402f44:	ddd2      	ble.n	402eec <__sfvwrite_r+0x134>
  402f46:	ebb8 0807 	subs.w	r8, r8, r7
  402f4a:	d023      	beq.n	402f94 <__sfvwrite_r+0x1dc>
  402f4c:	68b3      	ldr	r3, [r6, #8]
  402f4e:	1bdb      	subs	r3, r3, r7
  402f50:	44ba      	add	sl, r7
  402f52:	ebc7 0909 	rsb	r9, r7, r9
  402f56:	60b3      	str	r3, [r6, #8]
  402f58:	2b00      	cmp	r3, #0
  402f5a:	f43f af5f 	beq.w	402e1c <__sfvwrite_r+0x64>
  402f5e:	f1b9 0f00 	cmp.w	r9, #0
  402f62:	d1d4      	bne.n	402f0e <__sfvwrite_r+0x156>
  402f64:	2300      	movs	r3, #0
  402f66:	f8d5 a000 	ldr.w	sl, [r5]
  402f6a:	f8d5 9004 	ldr.w	r9, [r5, #4]
  402f6e:	9302      	str	r3, [sp, #8]
  402f70:	3508      	adds	r5, #8
  402f72:	e7c9      	b.n	402f08 <__sfvwrite_r+0x150>
  402f74:	4640      	mov	r0, r8
  402f76:	e783      	b.n	402e80 <__sfvwrite_r+0xc8>
  402f78:	465a      	mov	r2, fp
  402f7a:	4651      	mov	r1, sl
  402f7c:	f000 fcf2 	bl	403964 <memmove>
  402f80:	68a2      	ldr	r2, [r4, #8]
  402f82:	6823      	ldr	r3, [r4, #0]
  402f84:	ebcb 0202 	rsb	r2, fp, r2
  402f88:	445b      	add	r3, fp
  402f8a:	ebb8 0807 	subs.w	r8, r8, r7
  402f8e:	60a2      	str	r2, [r4, #8]
  402f90:	6023      	str	r3, [r4, #0]
  402f92:	d1db      	bne.n	402f4c <__sfvwrite_r+0x194>
  402f94:	4621      	mov	r1, r4
  402f96:	9801      	ldr	r0, [sp, #4]
  402f98:	f7ff fcc8 	bl	40292c <_fflush_r>
  402f9c:	2800      	cmp	r0, #0
  402f9e:	d1a5      	bne.n	402eec <__sfvwrite_r+0x134>
  402fa0:	f8cd 8008 	str.w	r8, [sp, #8]
  402fa4:	e7d2      	b.n	402f4c <__sfvwrite_r+0x194>
  402fa6:	6820      	ldr	r0, [r4, #0]
  402fa8:	46b8      	mov	r8, r7
  402faa:	46ba      	mov	sl, r7
  402fac:	e75c      	b.n	402e68 <__sfvwrite_r+0xb0>
  402fae:	464a      	mov	r2, r9
  402fb0:	210a      	movs	r1, #10
  402fb2:	4650      	mov	r0, sl
  402fb4:	f000 fbec 	bl	403790 <memchr>
  402fb8:	2800      	cmp	r0, #0
  402fba:	d06f      	beq.n	40309c <__sfvwrite_r+0x2e4>
  402fbc:	3001      	adds	r0, #1
  402fbe:	2301      	movs	r3, #1
  402fc0:	ebca 0800 	rsb	r8, sl, r0
  402fc4:	9302      	str	r3, [sp, #8]
  402fc6:	e7a5      	b.n	402f14 <__sfvwrite_r+0x15c>
  402fc8:	6962      	ldr	r2, [r4, #20]
  402fca:	6820      	ldr	r0, [r4, #0]
  402fcc:	6921      	ldr	r1, [r4, #16]
  402fce:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402fd2:	ebc1 0a00 	rsb	sl, r1, r0
  402fd6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402fda:	f10a 0001 	add.w	r0, sl, #1
  402fde:	ea4f 0868 	mov.w	r8, r8, asr #1
  402fe2:	4438      	add	r0, r7
  402fe4:	4540      	cmp	r0, r8
  402fe6:	4642      	mov	r2, r8
  402fe8:	bf84      	itt	hi
  402fea:	4680      	movhi	r8, r0
  402fec:	4642      	movhi	r2, r8
  402fee:	055b      	lsls	r3, r3, #21
  402ff0:	d542      	bpl.n	403078 <__sfvwrite_r+0x2c0>
  402ff2:	4611      	mov	r1, r2
  402ff4:	9801      	ldr	r0, [sp, #4]
  402ff6:	f000 f911 	bl	40321c <_malloc_r>
  402ffa:	4683      	mov	fp, r0
  402ffc:	2800      	cmp	r0, #0
  402ffe:	d055      	beq.n	4030ac <__sfvwrite_r+0x2f4>
  403000:	4652      	mov	r2, sl
  403002:	6921      	ldr	r1, [r4, #16]
  403004:	f000 fc14 	bl	403830 <memcpy>
  403008:	89a3      	ldrh	r3, [r4, #12]
  40300a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40300e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403012:	81a3      	strh	r3, [r4, #12]
  403014:	ebca 0308 	rsb	r3, sl, r8
  403018:	eb0b 000a 	add.w	r0, fp, sl
  40301c:	f8c4 8014 	str.w	r8, [r4, #20]
  403020:	f8c4 b010 	str.w	fp, [r4, #16]
  403024:	6020      	str	r0, [r4, #0]
  403026:	60a3      	str	r3, [r4, #8]
  403028:	46b8      	mov	r8, r7
  40302a:	46ba      	mov	sl, r7
  40302c:	e71c      	b.n	402e68 <__sfvwrite_r+0xb0>
  40302e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403032:	42bb      	cmp	r3, r7
  403034:	bf28      	it	cs
  403036:	463b      	movcs	r3, r7
  403038:	464a      	mov	r2, r9
  40303a:	fb93 f3f1 	sdiv	r3, r3, r1
  40303e:	9801      	ldr	r0, [sp, #4]
  403040:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403042:	fb01 f303 	mul.w	r3, r1, r3
  403046:	69e1      	ldr	r1, [r4, #28]
  403048:	47b0      	blx	r6
  40304a:	2800      	cmp	r0, #0
  40304c:	f73f af18 	bgt.w	402e80 <__sfvwrite_r+0xc8>
  403050:	e74c      	b.n	402eec <__sfvwrite_r+0x134>
  403052:	461a      	mov	r2, r3
  403054:	4651      	mov	r1, sl
  403056:	9303      	str	r3, [sp, #12]
  403058:	f000 fc84 	bl	403964 <memmove>
  40305c:	6822      	ldr	r2, [r4, #0]
  40305e:	9b03      	ldr	r3, [sp, #12]
  403060:	9801      	ldr	r0, [sp, #4]
  403062:	441a      	add	r2, r3
  403064:	6022      	str	r2, [r4, #0]
  403066:	4621      	mov	r1, r4
  403068:	f7ff fc60 	bl	40292c <_fflush_r>
  40306c:	9b03      	ldr	r3, [sp, #12]
  40306e:	2800      	cmp	r0, #0
  403070:	f47f af3c 	bne.w	402eec <__sfvwrite_r+0x134>
  403074:	461f      	mov	r7, r3
  403076:	e766      	b.n	402f46 <__sfvwrite_r+0x18e>
  403078:	9801      	ldr	r0, [sp, #4]
  40307a:	f000 fcdb 	bl	403a34 <_realloc_r>
  40307e:	4683      	mov	fp, r0
  403080:	2800      	cmp	r0, #0
  403082:	d1c7      	bne.n	403014 <__sfvwrite_r+0x25c>
  403084:	9d01      	ldr	r5, [sp, #4]
  403086:	6921      	ldr	r1, [r4, #16]
  403088:	4628      	mov	r0, r5
  40308a:	f7ff fdad 	bl	402be8 <_free_r>
  40308e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403092:	220c      	movs	r2, #12
  403094:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403098:	602a      	str	r2, [r5, #0]
  40309a:	e729      	b.n	402ef0 <__sfvwrite_r+0x138>
  40309c:	2301      	movs	r3, #1
  40309e:	f109 0801 	add.w	r8, r9, #1
  4030a2:	9302      	str	r3, [sp, #8]
  4030a4:	e736      	b.n	402f14 <__sfvwrite_r+0x15c>
  4030a6:	f04f 30ff 	mov.w	r0, #4294967295
  4030aa:	e6b8      	b.n	402e1e <__sfvwrite_r+0x66>
  4030ac:	9a01      	ldr	r2, [sp, #4]
  4030ae:	230c      	movs	r3, #12
  4030b0:	6013      	str	r3, [r2, #0]
  4030b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030b6:	e71b      	b.n	402ef0 <__sfvwrite_r+0x138>
  4030b8:	7ffffc00 	.word	0x7ffffc00

004030bc <_fwalk_reent>:
  4030bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4030c0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4030c4:	d01f      	beq.n	403106 <_fwalk_reent+0x4a>
  4030c6:	4688      	mov	r8, r1
  4030c8:	4606      	mov	r6, r0
  4030ca:	f04f 0900 	mov.w	r9, #0
  4030ce:	687d      	ldr	r5, [r7, #4]
  4030d0:	68bc      	ldr	r4, [r7, #8]
  4030d2:	3d01      	subs	r5, #1
  4030d4:	d411      	bmi.n	4030fa <_fwalk_reent+0x3e>
  4030d6:	89a3      	ldrh	r3, [r4, #12]
  4030d8:	2b01      	cmp	r3, #1
  4030da:	f105 35ff 	add.w	r5, r5, #4294967295
  4030de:	d908      	bls.n	4030f2 <_fwalk_reent+0x36>
  4030e0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4030e4:	3301      	adds	r3, #1
  4030e6:	4621      	mov	r1, r4
  4030e8:	4630      	mov	r0, r6
  4030ea:	d002      	beq.n	4030f2 <_fwalk_reent+0x36>
  4030ec:	47c0      	blx	r8
  4030ee:	ea49 0900 	orr.w	r9, r9, r0
  4030f2:	1c6b      	adds	r3, r5, #1
  4030f4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4030f8:	d1ed      	bne.n	4030d6 <_fwalk_reent+0x1a>
  4030fa:	683f      	ldr	r7, [r7, #0]
  4030fc:	2f00      	cmp	r7, #0
  4030fe:	d1e6      	bne.n	4030ce <_fwalk_reent+0x12>
  403100:	4648      	mov	r0, r9
  403102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403106:	46b9      	mov	r9, r7
  403108:	4648      	mov	r0, r9
  40310a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40310e:	bf00      	nop

00403110 <__locale_charset>:
  403110:	4800      	ldr	r0, [pc, #0]	; (403114 <__locale_charset+0x4>)
  403112:	4770      	bx	lr
  403114:	20400434 	.word	0x20400434

00403118 <__locale_mb_cur_max>:
  403118:	4b01      	ldr	r3, [pc, #4]	; (403120 <__locale_mb_cur_max+0x8>)
  40311a:	6818      	ldr	r0, [r3, #0]
  40311c:	4770      	bx	lr
  40311e:	bf00      	nop
  403120:	20400454 	.word	0x20400454

00403124 <__swhatbuf_r>:
  403124:	b570      	push	{r4, r5, r6, lr}
  403126:	460d      	mov	r5, r1
  403128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40312c:	2900      	cmp	r1, #0
  40312e:	b090      	sub	sp, #64	; 0x40
  403130:	4614      	mov	r4, r2
  403132:	461e      	mov	r6, r3
  403134:	db14      	blt.n	403160 <__swhatbuf_r+0x3c>
  403136:	aa01      	add	r2, sp, #4
  403138:	f001 f80c 	bl	404154 <_fstat_r>
  40313c:	2800      	cmp	r0, #0
  40313e:	db0f      	blt.n	403160 <__swhatbuf_r+0x3c>
  403140:	9a02      	ldr	r2, [sp, #8]
  403142:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403146:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40314a:	fab2 f282 	clz	r2, r2
  40314e:	0952      	lsrs	r2, r2, #5
  403150:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403154:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403158:	6032      	str	r2, [r6, #0]
  40315a:	6023      	str	r3, [r4, #0]
  40315c:	b010      	add	sp, #64	; 0x40
  40315e:	bd70      	pop	{r4, r5, r6, pc}
  403160:	89a8      	ldrh	r0, [r5, #12]
  403162:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403166:	b282      	uxth	r2, r0
  403168:	2000      	movs	r0, #0
  40316a:	6030      	str	r0, [r6, #0]
  40316c:	b11a      	cbz	r2, 403176 <__swhatbuf_r+0x52>
  40316e:	2340      	movs	r3, #64	; 0x40
  403170:	6023      	str	r3, [r4, #0]
  403172:	b010      	add	sp, #64	; 0x40
  403174:	bd70      	pop	{r4, r5, r6, pc}
  403176:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40317a:	4610      	mov	r0, r2
  40317c:	6023      	str	r3, [r4, #0]
  40317e:	b010      	add	sp, #64	; 0x40
  403180:	bd70      	pop	{r4, r5, r6, pc}
  403182:	bf00      	nop

00403184 <__smakebuf_r>:
  403184:	898a      	ldrh	r2, [r1, #12]
  403186:	0792      	lsls	r2, r2, #30
  403188:	460b      	mov	r3, r1
  40318a:	d506      	bpl.n	40319a <__smakebuf_r+0x16>
  40318c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403190:	2101      	movs	r1, #1
  403192:	601a      	str	r2, [r3, #0]
  403194:	611a      	str	r2, [r3, #16]
  403196:	6159      	str	r1, [r3, #20]
  403198:	4770      	bx	lr
  40319a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40319c:	b083      	sub	sp, #12
  40319e:	ab01      	add	r3, sp, #4
  4031a0:	466a      	mov	r2, sp
  4031a2:	460c      	mov	r4, r1
  4031a4:	4605      	mov	r5, r0
  4031a6:	f7ff ffbd 	bl	403124 <__swhatbuf_r>
  4031aa:	9900      	ldr	r1, [sp, #0]
  4031ac:	4606      	mov	r6, r0
  4031ae:	4628      	mov	r0, r5
  4031b0:	f000 f834 	bl	40321c <_malloc_r>
  4031b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031b8:	b1d0      	cbz	r0, 4031f0 <__smakebuf_r+0x6c>
  4031ba:	9a01      	ldr	r2, [sp, #4]
  4031bc:	4f12      	ldr	r7, [pc, #72]	; (403208 <__smakebuf_r+0x84>)
  4031be:	9900      	ldr	r1, [sp, #0]
  4031c0:	63ef      	str	r7, [r5, #60]	; 0x3c
  4031c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4031c6:	81a3      	strh	r3, [r4, #12]
  4031c8:	6020      	str	r0, [r4, #0]
  4031ca:	6120      	str	r0, [r4, #16]
  4031cc:	6161      	str	r1, [r4, #20]
  4031ce:	b91a      	cbnz	r2, 4031d8 <__smakebuf_r+0x54>
  4031d0:	4333      	orrs	r3, r6
  4031d2:	81a3      	strh	r3, [r4, #12]
  4031d4:	b003      	add	sp, #12
  4031d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031d8:	4628      	mov	r0, r5
  4031da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4031de:	f000 ffcd 	bl	40417c <_isatty_r>
  4031e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4031e6:	2800      	cmp	r0, #0
  4031e8:	d0f2      	beq.n	4031d0 <__smakebuf_r+0x4c>
  4031ea:	f043 0301 	orr.w	r3, r3, #1
  4031ee:	e7ef      	b.n	4031d0 <__smakebuf_r+0x4c>
  4031f0:	059a      	lsls	r2, r3, #22
  4031f2:	d4ef      	bmi.n	4031d4 <__smakebuf_r+0x50>
  4031f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4031f8:	f043 0302 	orr.w	r3, r3, #2
  4031fc:	2101      	movs	r1, #1
  4031fe:	81a3      	strh	r3, [r4, #12]
  403200:	6022      	str	r2, [r4, #0]
  403202:	6122      	str	r2, [r4, #16]
  403204:	6161      	str	r1, [r4, #20]
  403206:	e7e5      	b.n	4031d4 <__smakebuf_r+0x50>
  403208:	00402959 	.word	0x00402959

0040320c <malloc>:
  40320c:	4b02      	ldr	r3, [pc, #8]	; (403218 <malloc+0xc>)
  40320e:	4601      	mov	r1, r0
  403210:	6818      	ldr	r0, [r3, #0]
  403212:	f000 b803 	b.w	40321c <_malloc_r>
  403216:	bf00      	nop
  403218:	20400430 	.word	0x20400430

0040321c <_malloc_r>:
  40321c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403220:	f101 050b 	add.w	r5, r1, #11
  403224:	2d16      	cmp	r5, #22
  403226:	b083      	sub	sp, #12
  403228:	4606      	mov	r6, r0
  40322a:	f240 809f 	bls.w	40336c <_malloc_r+0x150>
  40322e:	f035 0507 	bics.w	r5, r5, #7
  403232:	f100 80bf 	bmi.w	4033b4 <_malloc_r+0x198>
  403236:	42a9      	cmp	r1, r5
  403238:	f200 80bc 	bhi.w	4033b4 <_malloc_r+0x198>
  40323c:	f000 fbf6 	bl	403a2c <__malloc_lock>
  403240:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403244:	f0c0 829c 	bcc.w	403780 <_malloc_r+0x564>
  403248:	0a6b      	lsrs	r3, r5, #9
  40324a:	f000 80ba 	beq.w	4033c2 <_malloc_r+0x1a6>
  40324e:	2b04      	cmp	r3, #4
  403250:	f200 8183 	bhi.w	40355a <_malloc_r+0x33e>
  403254:	09a8      	lsrs	r0, r5, #6
  403256:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40325a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40325e:	3038      	adds	r0, #56	; 0x38
  403260:	4fc4      	ldr	r7, [pc, #784]	; (403574 <_malloc_r+0x358>)
  403262:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403266:	f1a3 0108 	sub.w	r1, r3, #8
  40326a:	685c      	ldr	r4, [r3, #4]
  40326c:	42a1      	cmp	r1, r4
  40326e:	d107      	bne.n	403280 <_malloc_r+0x64>
  403270:	e0ac      	b.n	4033cc <_malloc_r+0x1b0>
  403272:	2a00      	cmp	r2, #0
  403274:	f280 80ac 	bge.w	4033d0 <_malloc_r+0x1b4>
  403278:	68e4      	ldr	r4, [r4, #12]
  40327a:	42a1      	cmp	r1, r4
  40327c:	f000 80a6 	beq.w	4033cc <_malloc_r+0x1b0>
  403280:	6863      	ldr	r3, [r4, #4]
  403282:	f023 0303 	bic.w	r3, r3, #3
  403286:	1b5a      	subs	r2, r3, r5
  403288:	2a0f      	cmp	r2, #15
  40328a:	ddf2      	ble.n	403272 <_malloc_r+0x56>
  40328c:	49b9      	ldr	r1, [pc, #740]	; (403574 <_malloc_r+0x358>)
  40328e:	693c      	ldr	r4, [r7, #16]
  403290:	f101 0e08 	add.w	lr, r1, #8
  403294:	4574      	cmp	r4, lr
  403296:	f000 81b3 	beq.w	403600 <_malloc_r+0x3e4>
  40329a:	6863      	ldr	r3, [r4, #4]
  40329c:	f023 0303 	bic.w	r3, r3, #3
  4032a0:	1b5a      	subs	r2, r3, r5
  4032a2:	2a0f      	cmp	r2, #15
  4032a4:	f300 8199 	bgt.w	4035da <_malloc_r+0x3be>
  4032a8:	2a00      	cmp	r2, #0
  4032aa:	f8c1 e014 	str.w	lr, [r1, #20]
  4032ae:	f8c1 e010 	str.w	lr, [r1, #16]
  4032b2:	f280 809e 	bge.w	4033f2 <_malloc_r+0x1d6>
  4032b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4032ba:	f080 8167 	bcs.w	40358c <_malloc_r+0x370>
  4032be:	08db      	lsrs	r3, r3, #3
  4032c0:	f103 0c01 	add.w	ip, r3, #1
  4032c4:	2201      	movs	r2, #1
  4032c6:	109b      	asrs	r3, r3, #2
  4032c8:	fa02 f303 	lsl.w	r3, r2, r3
  4032cc:	684a      	ldr	r2, [r1, #4]
  4032ce:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4032d2:	f8c4 8008 	str.w	r8, [r4, #8]
  4032d6:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4032da:	431a      	orrs	r2, r3
  4032dc:	f1a9 0308 	sub.w	r3, r9, #8
  4032e0:	60e3      	str	r3, [r4, #12]
  4032e2:	604a      	str	r2, [r1, #4]
  4032e4:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4032e8:	f8c8 400c 	str.w	r4, [r8, #12]
  4032ec:	1083      	asrs	r3, r0, #2
  4032ee:	2401      	movs	r4, #1
  4032f0:	409c      	lsls	r4, r3
  4032f2:	4294      	cmp	r4, r2
  4032f4:	f200 808a 	bhi.w	40340c <_malloc_r+0x1f0>
  4032f8:	4214      	tst	r4, r2
  4032fa:	d106      	bne.n	40330a <_malloc_r+0xee>
  4032fc:	f020 0003 	bic.w	r0, r0, #3
  403300:	0064      	lsls	r4, r4, #1
  403302:	4214      	tst	r4, r2
  403304:	f100 0004 	add.w	r0, r0, #4
  403308:	d0fa      	beq.n	403300 <_malloc_r+0xe4>
  40330a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40330e:	46cc      	mov	ip, r9
  403310:	4680      	mov	r8, r0
  403312:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403316:	458c      	cmp	ip, r1
  403318:	d107      	bne.n	40332a <_malloc_r+0x10e>
  40331a:	e173      	b.n	403604 <_malloc_r+0x3e8>
  40331c:	2a00      	cmp	r2, #0
  40331e:	f280 8181 	bge.w	403624 <_malloc_r+0x408>
  403322:	68c9      	ldr	r1, [r1, #12]
  403324:	458c      	cmp	ip, r1
  403326:	f000 816d 	beq.w	403604 <_malloc_r+0x3e8>
  40332a:	684b      	ldr	r3, [r1, #4]
  40332c:	f023 0303 	bic.w	r3, r3, #3
  403330:	1b5a      	subs	r2, r3, r5
  403332:	2a0f      	cmp	r2, #15
  403334:	ddf2      	ble.n	40331c <_malloc_r+0x100>
  403336:	460c      	mov	r4, r1
  403338:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40333c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403340:	194b      	adds	r3, r1, r5
  403342:	f045 0501 	orr.w	r5, r5, #1
  403346:	604d      	str	r5, [r1, #4]
  403348:	f042 0101 	orr.w	r1, r2, #1
  40334c:	f8c8 c00c 	str.w	ip, [r8, #12]
  403350:	4630      	mov	r0, r6
  403352:	f8cc 8008 	str.w	r8, [ip, #8]
  403356:	617b      	str	r3, [r7, #20]
  403358:	613b      	str	r3, [r7, #16]
  40335a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40335e:	f8c3 e008 	str.w	lr, [r3, #8]
  403362:	6059      	str	r1, [r3, #4]
  403364:	509a      	str	r2, [r3, r2]
  403366:	f000 fb63 	bl	403a30 <__malloc_unlock>
  40336a:	e01f      	b.n	4033ac <_malloc_r+0x190>
  40336c:	2910      	cmp	r1, #16
  40336e:	d821      	bhi.n	4033b4 <_malloc_r+0x198>
  403370:	f000 fb5c 	bl	403a2c <__malloc_lock>
  403374:	2510      	movs	r5, #16
  403376:	2306      	movs	r3, #6
  403378:	2002      	movs	r0, #2
  40337a:	4f7e      	ldr	r7, [pc, #504]	; (403574 <_malloc_r+0x358>)
  40337c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403380:	f1a3 0208 	sub.w	r2, r3, #8
  403384:	685c      	ldr	r4, [r3, #4]
  403386:	4294      	cmp	r4, r2
  403388:	f000 8145 	beq.w	403616 <_malloc_r+0x3fa>
  40338c:	6863      	ldr	r3, [r4, #4]
  40338e:	68e1      	ldr	r1, [r4, #12]
  403390:	68a5      	ldr	r5, [r4, #8]
  403392:	f023 0303 	bic.w	r3, r3, #3
  403396:	4423      	add	r3, r4
  403398:	4630      	mov	r0, r6
  40339a:	685a      	ldr	r2, [r3, #4]
  40339c:	60e9      	str	r1, [r5, #12]
  40339e:	f042 0201 	orr.w	r2, r2, #1
  4033a2:	608d      	str	r5, [r1, #8]
  4033a4:	605a      	str	r2, [r3, #4]
  4033a6:	f000 fb43 	bl	403a30 <__malloc_unlock>
  4033aa:	3408      	adds	r4, #8
  4033ac:	4620      	mov	r0, r4
  4033ae:	b003      	add	sp, #12
  4033b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033b4:	2400      	movs	r4, #0
  4033b6:	230c      	movs	r3, #12
  4033b8:	4620      	mov	r0, r4
  4033ba:	6033      	str	r3, [r6, #0]
  4033bc:	b003      	add	sp, #12
  4033be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033c2:	2380      	movs	r3, #128	; 0x80
  4033c4:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4033c8:	203f      	movs	r0, #63	; 0x3f
  4033ca:	e749      	b.n	403260 <_malloc_r+0x44>
  4033cc:	4670      	mov	r0, lr
  4033ce:	e75d      	b.n	40328c <_malloc_r+0x70>
  4033d0:	4423      	add	r3, r4
  4033d2:	68e1      	ldr	r1, [r4, #12]
  4033d4:	685a      	ldr	r2, [r3, #4]
  4033d6:	68a5      	ldr	r5, [r4, #8]
  4033d8:	f042 0201 	orr.w	r2, r2, #1
  4033dc:	60e9      	str	r1, [r5, #12]
  4033de:	4630      	mov	r0, r6
  4033e0:	608d      	str	r5, [r1, #8]
  4033e2:	605a      	str	r2, [r3, #4]
  4033e4:	f000 fb24 	bl	403a30 <__malloc_unlock>
  4033e8:	3408      	adds	r4, #8
  4033ea:	4620      	mov	r0, r4
  4033ec:	b003      	add	sp, #12
  4033ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033f2:	4423      	add	r3, r4
  4033f4:	4630      	mov	r0, r6
  4033f6:	685a      	ldr	r2, [r3, #4]
  4033f8:	f042 0201 	orr.w	r2, r2, #1
  4033fc:	605a      	str	r2, [r3, #4]
  4033fe:	f000 fb17 	bl	403a30 <__malloc_unlock>
  403402:	3408      	adds	r4, #8
  403404:	4620      	mov	r0, r4
  403406:	b003      	add	sp, #12
  403408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40340c:	68bc      	ldr	r4, [r7, #8]
  40340e:	6863      	ldr	r3, [r4, #4]
  403410:	f023 0803 	bic.w	r8, r3, #3
  403414:	45a8      	cmp	r8, r5
  403416:	d304      	bcc.n	403422 <_malloc_r+0x206>
  403418:	ebc5 0308 	rsb	r3, r5, r8
  40341c:	2b0f      	cmp	r3, #15
  40341e:	f300 808c 	bgt.w	40353a <_malloc_r+0x31e>
  403422:	4b55      	ldr	r3, [pc, #340]	; (403578 <_malloc_r+0x35c>)
  403424:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403588 <_malloc_r+0x36c>
  403428:	681a      	ldr	r2, [r3, #0]
  40342a:	f8d9 3000 	ldr.w	r3, [r9]
  40342e:	3301      	adds	r3, #1
  403430:	442a      	add	r2, r5
  403432:	eb04 0a08 	add.w	sl, r4, r8
  403436:	f000 8160 	beq.w	4036fa <_malloc_r+0x4de>
  40343a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40343e:	320f      	adds	r2, #15
  403440:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403444:	f022 020f 	bic.w	r2, r2, #15
  403448:	4611      	mov	r1, r2
  40344a:	4630      	mov	r0, r6
  40344c:	9201      	str	r2, [sp, #4]
  40344e:	f000 fce1 	bl	403e14 <_sbrk_r>
  403452:	f1b0 3fff 	cmp.w	r0, #4294967295
  403456:	4683      	mov	fp, r0
  403458:	9a01      	ldr	r2, [sp, #4]
  40345a:	f000 8158 	beq.w	40370e <_malloc_r+0x4f2>
  40345e:	4582      	cmp	sl, r0
  403460:	f200 80fc 	bhi.w	40365c <_malloc_r+0x440>
  403464:	4b45      	ldr	r3, [pc, #276]	; (40357c <_malloc_r+0x360>)
  403466:	6819      	ldr	r1, [r3, #0]
  403468:	45da      	cmp	sl, fp
  40346a:	4411      	add	r1, r2
  40346c:	6019      	str	r1, [r3, #0]
  40346e:	f000 8153 	beq.w	403718 <_malloc_r+0x4fc>
  403472:	f8d9 0000 	ldr.w	r0, [r9]
  403476:	f8df e110 	ldr.w	lr, [pc, #272]	; 403588 <_malloc_r+0x36c>
  40347a:	3001      	adds	r0, #1
  40347c:	bf1b      	ittet	ne
  40347e:	ebca 0a0b 	rsbne	sl, sl, fp
  403482:	4451      	addne	r1, sl
  403484:	f8ce b000 	streq.w	fp, [lr]
  403488:	6019      	strne	r1, [r3, #0]
  40348a:	f01b 0107 	ands.w	r1, fp, #7
  40348e:	f000 8117 	beq.w	4036c0 <_malloc_r+0x4a4>
  403492:	f1c1 0008 	rsb	r0, r1, #8
  403496:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40349a:	4483      	add	fp, r0
  40349c:	3108      	adds	r1, #8
  40349e:	445a      	add	r2, fp
  4034a0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4034a4:	ebc2 0901 	rsb	r9, r2, r1
  4034a8:	4649      	mov	r1, r9
  4034aa:	4630      	mov	r0, r6
  4034ac:	9301      	str	r3, [sp, #4]
  4034ae:	f000 fcb1 	bl	403e14 <_sbrk_r>
  4034b2:	1c43      	adds	r3, r0, #1
  4034b4:	9b01      	ldr	r3, [sp, #4]
  4034b6:	f000 813f 	beq.w	403738 <_malloc_r+0x51c>
  4034ba:	ebcb 0200 	rsb	r2, fp, r0
  4034be:	444a      	add	r2, r9
  4034c0:	f042 0201 	orr.w	r2, r2, #1
  4034c4:	6819      	ldr	r1, [r3, #0]
  4034c6:	f8c7 b008 	str.w	fp, [r7, #8]
  4034ca:	4449      	add	r1, r9
  4034cc:	42bc      	cmp	r4, r7
  4034ce:	f8cb 2004 	str.w	r2, [fp, #4]
  4034d2:	6019      	str	r1, [r3, #0]
  4034d4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40357c <_malloc_r+0x360>
  4034d8:	d016      	beq.n	403508 <_malloc_r+0x2ec>
  4034da:	f1b8 0f0f 	cmp.w	r8, #15
  4034de:	f240 80fd 	bls.w	4036dc <_malloc_r+0x4c0>
  4034e2:	6862      	ldr	r2, [r4, #4]
  4034e4:	f1a8 030c 	sub.w	r3, r8, #12
  4034e8:	f023 0307 	bic.w	r3, r3, #7
  4034ec:	18e0      	adds	r0, r4, r3
  4034ee:	f002 0201 	and.w	r2, r2, #1
  4034f2:	f04f 0e05 	mov.w	lr, #5
  4034f6:	431a      	orrs	r2, r3
  4034f8:	2b0f      	cmp	r3, #15
  4034fa:	6062      	str	r2, [r4, #4]
  4034fc:	f8c0 e004 	str.w	lr, [r0, #4]
  403500:	f8c0 e008 	str.w	lr, [r0, #8]
  403504:	f200 811c 	bhi.w	403740 <_malloc_r+0x524>
  403508:	4b1d      	ldr	r3, [pc, #116]	; (403580 <_malloc_r+0x364>)
  40350a:	68bc      	ldr	r4, [r7, #8]
  40350c:	681a      	ldr	r2, [r3, #0]
  40350e:	4291      	cmp	r1, r2
  403510:	bf88      	it	hi
  403512:	6019      	strhi	r1, [r3, #0]
  403514:	4b1b      	ldr	r3, [pc, #108]	; (403584 <_malloc_r+0x368>)
  403516:	681a      	ldr	r2, [r3, #0]
  403518:	4291      	cmp	r1, r2
  40351a:	6862      	ldr	r2, [r4, #4]
  40351c:	bf88      	it	hi
  40351e:	6019      	strhi	r1, [r3, #0]
  403520:	f022 0203 	bic.w	r2, r2, #3
  403524:	4295      	cmp	r5, r2
  403526:	eba2 0305 	sub.w	r3, r2, r5
  40352a:	d801      	bhi.n	403530 <_malloc_r+0x314>
  40352c:	2b0f      	cmp	r3, #15
  40352e:	dc04      	bgt.n	40353a <_malloc_r+0x31e>
  403530:	4630      	mov	r0, r6
  403532:	f000 fa7d 	bl	403a30 <__malloc_unlock>
  403536:	2400      	movs	r4, #0
  403538:	e738      	b.n	4033ac <_malloc_r+0x190>
  40353a:	1962      	adds	r2, r4, r5
  40353c:	f043 0301 	orr.w	r3, r3, #1
  403540:	f045 0501 	orr.w	r5, r5, #1
  403544:	6065      	str	r5, [r4, #4]
  403546:	4630      	mov	r0, r6
  403548:	60ba      	str	r2, [r7, #8]
  40354a:	6053      	str	r3, [r2, #4]
  40354c:	f000 fa70 	bl	403a30 <__malloc_unlock>
  403550:	3408      	adds	r4, #8
  403552:	4620      	mov	r0, r4
  403554:	b003      	add	sp, #12
  403556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40355a:	2b14      	cmp	r3, #20
  40355c:	d971      	bls.n	403642 <_malloc_r+0x426>
  40355e:	2b54      	cmp	r3, #84	; 0x54
  403560:	f200 80a4 	bhi.w	4036ac <_malloc_r+0x490>
  403564:	0b28      	lsrs	r0, r5, #12
  403566:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40356a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40356e:	306e      	adds	r0, #110	; 0x6e
  403570:	e676      	b.n	403260 <_malloc_r+0x44>
  403572:	bf00      	nop
  403574:	20400458 	.word	0x20400458
  403578:	20400910 	.word	0x20400910
  40357c:	20400914 	.word	0x20400914
  403580:	2040090c 	.word	0x2040090c
  403584:	20400908 	.word	0x20400908
  403588:	20400864 	.word	0x20400864
  40358c:	0a5a      	lsrs	r2, r3, #9
  40358e:	2a04      	cmp	r2, #4
  403590:	d95e      	bls.n	403650 <_malloc_r+0x434>
  403592:	2a14      	cmp	r2, #20
  403594:	f200 80b3 	bhi.w	4036fe <_malloc_r+0x4e2>
  403598:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40359c:	0049      	lsls	r1, r1, #1
  40359e:	325b      	adds	r2, #91	; 0x5b
  4035a0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4035a4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4035a8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403788 <_malloc_r+0x56c>
  4035ac:	f1ac 0c08 	sub.w	ip, ip, #8
  4035b0:	458c      	cmp	ip, r1
  4035b2:	f000 8088 	beq.w	4036c6 <_malloc_r+0x4aa>
  4035b6:	684a      	ldr	r2, [r1, #4]
  4035b8:	f022 0203 	bic.w	r2, r2, #3
  4035bc:	4293      	cmp	r3, r2
  4035be:	d202      	bcs.n	4035c6 <_malloc_r+0x3aa>
  4035c0:	6889      	ldr	r1, [r1, #8]
  4035c2:	458c      	cmp	ip, r1
  4035c4:	d1f7      	bne.n	4035b6 <_malloc_r+0x39a>
  4035c6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4035ca:	687a      	ldr	r2, [r7, #4]
  4035cc:	f8c4 c00c 	str.w	ip, [r4, #12]
  4035d0:	60a1      	str	r1, [r4, #8]
  4035d2:	f8cc 4008 	str.w	r4, [ip, #8]
  4035d6:	60cc      	str	r4, [r1, #12]
  4035d8:	e688      	b.n	4032ec <_malloc_r+0xd0>
  4035da:	1963      	adds	r3, r4, r5
  4035dc:	f042 0701 	orr.w	r7, r2, #1
  4035e0:	f045 0501 	orr.w	r5, r5, #1
  4035e4:	6065      	str	r5, [r4, #4]
  4035e6:	4630      	mov	r0, r6
  4035e8:	614b      	str	r3, [r1, #20]
  4035ea:	610b      	str	r3, [r1, #16]
  4035ec:	f8c3 e00c 	str.w	lr, [r3, #12]
  4035f0:	f8c3 e008 	str.w	lr, [r3, #8]
  4035f4:	605f      	str	r7, [r3, #4]
  4035f6:	509a      	str	r2, [r3, r2]
  4035f8:	3408      	adds	r4, #8
  4035fa:	f000 fa19 	bl	403a30 <__malloc_unlock>
  4035fe:	e6d5      	b.n	4033ac <_malloc_r+0x190>
  403600:	684a      	ldr	r2, [r1, #4]
  403602:	e673      	b.n	4032ec <_malloc_r+0xd0>
  403604:	f108 0801 	add.w	r8, r8, #1
  403608:	f018 0f03 	tst.w	r8, #3
  40360c:	f10c 0c08 	add.w	ip, ip, #8
  403610:	f47f ae7f 	bne.w	403312 <_malloc_r+0xf6>
  403614:	e030      	b.n	403678 <_malloc_r+0x45c>
  403616:	68dc      	ldr	r4, [r3, #12]
  403618:	42a3      	cmp	r3, r4
  40361a:	bf08      	it	eq
  40361c:	3002      	addeq	r0, #2
  40361e:	f43f ae35 	beq.w	40328c <_malloc_r+0x70>
  403622:	e6b3      	b.n	40338c <_malloc_r+0x170>
  403624:	440b      	add	r3, r1
  403626:	460c      	mov	r4, r1
  403628:	685a      	ldr	r2, [r3, #4]
  40362a:	68c9      	ldr	r1, [r1, #12]
  40362c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403630:	f042 0201 	orr.w	r2, r2, #1
  403634:	605a      	str	r2, [r3, #4]
  403636:	4630      	mov	r0, r6
  403638:	60e9      	str	r1, [r5, #12]
  40363a:	608d      	str	r5, [r1, #8]
  40363c:	f000 f9f8 	bl	403a30 <__malloc_unlock>
  403640:	e6b4      	b.n	4033ac <_malloc_r+0x190>
  403642:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403646:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40364a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40364e:	e607      	b.n	403260 <_malloc_r+0x44>
  403650:	099a      	lsrs	r2, r3, #6
  403652:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403656:	0049      	lsls	r1, r1, #1
  403658:	3238      	adds	r2, #56	; 0x38
  40365a:	e7a1      	b.n	4035a0 <_malloc_r+0x384>
  40365c:	42bc      	cmp	r4, r7
  40365e:	4b4a      	ldr	r3, [pc, #296]	; (403788 <_malloc_r+0x56c>)
  403660:	f43f af00 	beq.w	403464 <_malloc_r+0x248>
  403664:	689c      	ldr	r4, [r3, #8]
  403666:	6862      	ldr	r2, [r4, #4]
  403668:	f022 0203 	bic.w	r2, r2, #3
  40366c:	e75a      	b.n	403524 <_malloc_r+0x308>
  40366e:	f859 3908 	ldr.w	r3, [r9], #-8
  403672:	4599      	cmp	r9, r3
  403674:	f040 8082 	bne.w	40377c <_malloc_r+0x560>
  403678:	f010 0f03 	tst.w	r0, #3
  40367c:	f100 30ff 	add.w	r0, r0, #4294967295
  403680:	d1f5      	bne.n	40366e <_malloc_r+0x452>
  403682:	687b      	ldr	r3, [r7, #4]
  403684:	ea23 0304 	bic.w	r3, r3, r4
  403688:	607b      	str	r3, [r7, #4]
  40368a:	0064      	lsls	r4, r4, #1
  40368c:	429c      	cmp	r4, r3
  40368e:	f63f aebd 	bhi.w	40340c <_malloc_r+0x1f0>
  403692:	2c00      	cmp	r4, #0
  403694:	f43f aeba 	beq.w	40340c <_malloc_r+0x1f0>
  403698:	421c      	tst	r4, r3
  40369a:	4640      	mov	r0, r8
  40369c:	f47f ae35 	bne.w	40330a <_malloc_r+0xee>
  4036a0:	0064      	lsls	r4, r4, #1
  4036a2:	421c      	tst	r4, r3
  4036a4:	f100 0004 	add.w	r0, r0, #4
  4036a8:	d0fa      	beq.n	4036a0 <_malloc_r+0x484>
  4036aa:	e62e      	b.n	40330a <_malloc_r+0xee>
  4036ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4036b0:	d818      	bhi.n	4036e4 <_malloc_r+0x4c8>
  4036b2:	0be8      	lsrs	r0, r5, #15
  4036b4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4036b8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4036bc:	3077      	adds	r0, #119	; 0x77
  4036be:	e5cf      	b.n	403260 <_malloc_r+0x44>
  4036c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4036c4:	e6eb      	b.n	40349e <_malloc_r+0x282>
  4036c6:	2101      	movs	r1, #1
  4036c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4036cc:	1092      	asrs	r2, r2, #2
  4036ce:	fa01 f202 	lsl.w	r2, r1, r2
  4036d2:	431a      	orrs	r2, r3
  4036d4:	f8c8 2004 	str.w	r2, [r8, #4]
  4036d8:	4661      	mov	r1, ip
  4036da:	e777      	b.n	4035cc <_malloc_r+0x3b0>
  4036dc:	2301      	movs	r3, #1
  4036de:	f8cb 3004 	str.w	r3, [fp, #4]
  4036e2:	e725      	b.n	403530 <_malloc_r+0x314>
  4036e4:	f240 5254 	movw	r2, #1364	; 0x554
  4036e8:	4293      	cmp	r3, r2
  4036ea:	d820      	bhi.n	40372e <_malloc_r+0x512>
  4036ec:	0ca8      	lsrs	r0, r5, #18
  4036ee:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4036f2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4036f6:	307c      	adds	r0, #124	; 0x7c
  4036f8:	e5b2      	b.n	403260 <_malloc_r+0x44>
  4036fa:	3210      	adds	r2, #16
  4036fc:	e6a4      	b.n	403448 <_malloc_r+0x22c>
  4036fe:	2a54      	cmp	r2, #84	; 0x54
  403700:	d826      	bhi.n	403750 <_malloc_r+0x534>
  403702:	0b1a      	lsrs	r2, r3, #12
  403704:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403708:	0049      	lsls	r1, r1, #1
  40370a:	326e      	adds	r2, #110	; 0x6e
  40370c:	e748      	b.n	4035a0 <_malloc_r+0x384>
  40370e:	68bc      	ldr	r4, [r7, #8]
  403710:	6862      	ldr	r2, [r4, #4]
  403712:	f022 0203 	bic.w	r2, r2, #3
  403716:	e705      	b.n	403524 <_malloc_r+0x308>
  403718:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40371c:	2800      	cmp	r0, #0
  40371e:	f47f aea8 	bne.w	403472 <_malloc_r+0x256>
  403722:	4442      	add	r2, r8
  403724:	68bb      	ldr	r3, [r7, #8]
  403726:	f042 0201 	orr.w	r2, r2, #1
  40372a:	605a      	str	r2, [r3, #4]
  40372c:	e6ec      	b.n	403508 <_malloc_r+0x2ec>
  40372e:	23fe      	movs	r3, #254	; 0xfe
  403730:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  403734:	207e      	movs	r0, #126	; 0x7e
  403736:	e593      	b.n	403260 <_malloc_r+0x44>
  403738:	2201      	movs	r2, #1
  40373a:	f04f 0900 	mov.w	r9, #0
  40373e:	e6c1      	b.n	4034c4 <_malloc_r+0x2a8>
  403740:	f104 0108 	add.w	r1, r4, #8
  403744:	4630      	mov	r0, r6
  403746:	f7ff fa4f 	bl	402be8 <_free_r>
  40374a:	f8d9 1000 	ldr.w	r1, [r9]
  40374e:	e6db      	b.n	403508 <_malloc_r+0x2ec>
  403750:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403754:	d805      	bhi.n	403762 <_malloc_r+0x546>
  403756:	0bda      	lsrs	r2, r3, #15
  403758:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40375c:	0049      	lsls	r1, r1, #1
  40375e:	3277      	adds	r2, #119	; 0x77
  403760:	e71e      	b.n	4035a0 <_malloc_r+0x384>
  403762:	f240 5154 	movw	r1, #1364	; 0x554
  403766:	428a      	cmp	r2, r1
  403768:	d805      	bhi.n	403776 <_malloc_r+0x55a>
  40376a:	0c9a      	lsrs	r2, r3, #18
  40376c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403770:	0049      	lsls	r1, r1, #1
  403772:	327c      	adds	r2, #124	; 0x7c
  403774:	e714      	b.n	4035a0 <_malloc_r+0x384>
  403776:	21fe      	movs	r1, #254	; 0xfe
  403778:	227e      	movs	r2, #126	; 0x7e
  40377a:	e711      	b.n	4035a0 <_malloc_r+0x384>
  40377c:	687b      	ldr	r3, [r7, #4]
  40377e:	e784      	b.n	40368a <_malloc_r+0x46e>
  403780:	08e8      	lsrs	r0, r5, #3
  403782:	1c43      	adds	r3, r0, #1
  403784:	005b      	lsls	r3, r3, #1
  403786:	e5f8      	b.n	40337a <_malloc_r+0x15e>
  403788:	20400458 	.word	0x20400458
  40378c:	00000000 	.word	0x00000000

00403790 <memchr>:
  403790:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403794:	2a10      	cmp	r2, #16
  403796:	db2b      	blt.n	4037f0 <memchr+0x60>
  403798:	f010 0f07 	tst.w	r0, #7
  40379c:	d008      	beq.n	4037b0 <memchr+0x20>
  40379e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4037a2:	3a01      	subs	r2, #1
  4037a4:	428b      	cmp	r3, r1
  4037a6:	d02d      	beq.n	403804 <memchr+0x74>
  4037a8:	f010 0f07 	tst.w	r0, #7
  4037ac:	b342      	cbz	r2, 403800 <memchr+0x70>
  4037ae:	d1f6      	bne.n	40379e <memchr+0xe>
  4037b0:	b4f0      	push	{r4, r5, r6, r7}
  4037b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4037b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4037ba:	f022 0407 	bic.w	r4, r2, #7
  4037be:	f07f 0700 	mvns.w	r7, #0
  4037c2:	2300      	movs	r3, #0
  4037c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4037c8:	3c08      	subs	r4, #8
  4037ca:	ea85 0501 	eor.w	r5, r5, r1
  4037ce:	ea86 0601 	eor.w	r6, r6, r1
  4037d2:	fa85 f547 	uadd8	r5, r5, r7
  4037d6:	faa3 f587 	sel	r5, r3, r7
  4037da:	fa86 f647 	uadd8	r6, r6, r7
  4037de:	faa5 f687 	sel	r6, r5, r7
  4037e2:	b98e      	cbnz	r6, 403808 <memchr+0x78>
  4037e4:	d1ee      	bne.n	4037c4 <memchr+0x34>
  4037e6:	bcf0      	pop	{r4, r5, r6, r7}
  4037e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4037ec:	f002 0207 	and.w	r2, r2, #7
  4037f0:	b132      	cbz	r2, 403800 <memchr+0x70>
  4037f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4037f6:	3a01      	subs	r2, #1
  4037f8:	ea83 0301 	eor.w	r3, r3, r1
  4037fc:	b113      	cbz	r3, 403804 <memchr+0x74>
  4037fe:	d1f8      	bne.n	4037f2 <memchr+0x62>
  403800:	2000      	movs	r0, #0
  403802:	4770      	bx	lr
  403804:	3801      	subs	r0, #1
  403806:	4770      	bx	lr
  403808:	2d00      	cmp	r5, #0
  40380a:	bf06      	itte	eq
  40380c:	4635      	moveq	r5, r6
  40380e:	3803      	subeq	r0, #3
  403810:	3807      	subne	r0, #7
  403812:	f015 0f01 	tst.w	r5, #1
  403816:	d107      	bne.n	403828 <memchr+0x98>
  403818:	3001      	adds	r0, #1
  40381a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40381e:	bf02      	ittt	eq
  403820:	3001      	addeq	r0, #1
  403822:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403826:	3001      	addeq	r0, #1
  403828:	bcf0      	pop	{r4, r5, r6, r7}
  40382a:	3801      	subs	r0, #1
  40382c:	4770      	bx	lr
  40382e:	bf00      	nop

00403830 <memcpy>:
  403830:	4684      	mov	ip, r0
  403832:	ea41 0300 	orr.w	r3, r1, r0
  403836:	f013 0303 	ands.w	r3, r3, #3
  40383a:	d16d      	bne.n	403918 <memcpy+0xe8>
  40383c:	3a40      	subs	r2, #64	; 0x40
  40383e:	d341      	bcc.n	4038c4 <memcpy+0x94>
  403840:	f851 3b04 	ldr.w	r3, [r1], #4
  403844:	f840 3b04 	str.w	r3, [r0], #4
  403848:	f851 3b04 	ldr.w	r3, [r1], #4
  40384c:	f840 3b04 	str.w	r3, [r0], #4
  403850:	f851 3b04 	ldr.w	r3, [r1], #4
  403854:	f840 3b04 	str.w	r3, [r0], #4
  403858:	f851 3b04 	ldr.w	r3, [r1], #4
  40385c:	f840 3b04 	str.w	r3, [r0], #4
  403860:	f851 3b04 	ldr.w	r3, [r1], #4
  403864:	f840 3b04 	str.w	r3, [r0], #4
  403868:	f851 3b04 	ldr.w	r3, [r1], #4
  40386c:	f840 3b04 	str.w	r3, [r0], #4
  403870:	f851 3b04 	ldr.w	r3, [r1], #4
  403874:	f840 3b04 	str.w	r3, [r0], #4
  403878:	f851 3b04 	ldr.w	r3, [r1], #4
  40387c:	f840 3b04 	str.w	r3, [r0], #4
  403880:	f851 3b04 	ldr.w	r3, [r1], #4
  403884:	f840 3b04 	str.w	r3, [r0], #4
  403888:	f851 3b04 	ldr.w	r3, [r1], #4
  40388c:	f840 3b04 	str.w	r3, [r0], #4
  403890:	f851 3b04 	ldr.w	r3, [r1], #4
  403894:	f840 3b04 	str.w	r3, [r0], #4
  403898:	f851 3b04 	ldr.w	r3, [r1], #4
  40389c:	f840 3b04 	str.w	r3, [r0], #4
  4038a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038a4:	f840 3b04 	str.w	r3, [r0], #4
  4038a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038ac:	f840 3b04 	str.w	r3, [r0], #4
  4038b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038b4:	f840 3b04 	str.w	r3, [r0], #4
  4038b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038bc:	f840 3b04 	str.w	r3, [r0], #4
  4038c0:	3a40      	subs	r2, #64	; 0x40
  4038c2:	d2bd      	bcs.n	403840 <memcpy+0x10>
  4038c4:	3230      	adds	r2, #48	; 0x30
  4038c6:	d311      	bcc.n	4038ec <memcpy+0xbc>
  4038c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038cc:	f840 3b04 	str.w	r3, [r0], #4
  4038d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038d4:	f840 3b04 	str.w	r3, [r0], #4
  4038d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4038dc:	f840 3b04 	str.w	r3, [r0], #4
  4038e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038e4:	f840 3b04 	str.w	r3, [r0], #4
  4038e8:	3a10      	subs	r2, #16
  4038ea:	d2ed      	bcs.n	4038c8 <memcpy+0x98>
  4038ec:	320c      	adds	r2, #12
  4038ee:	d305      	bcc.n	4038fc <memcpy+0xcc>
  4038f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4038f4:	f840 3b04 	str.w	r3, [r0], #4
  4038f8:	3a04      	subs	r2, #4
  4038fa:	d2f9      	bcs.n	4038f0 <memcpy+0xc0>
  4038fc:	3204      	adds	r2, #4
  4038fe:	d008      	beq.n	403912 <memcpy+0xe2>
  403900:	07d2      	lsls	r2, r2, #31
  403902:	bf1c      	itt	ne
  403904:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403908:	f800 3b01 	strbne.w	r3, [r0], #1
  40390c:	d301      	bcc.n	403912 <memcpy+0xe2>
  40390e:	880b      	ldrh	r3, [r1, #0]
  403910:	8003      	strh	r3, [r0, #0]
  403912:	4660      	mov	r0, ip
  403914:	4770      	bx	lr
  403916:	bf00      	nop
  403918:	2a08      	cmp	r2, #8
  40391a:	d313      	bcc.n	403944 <memcpy+0x114>
  40391c:	078b      	lsls	r3, r1, #30
  40391e:	d08d      	beq.n	40383c <memcpy+0xc>
  403920:	f010 0303 	ands.w	r3, r0, #3
  403924:	d08a      	beq.n	40383c <memcpy+0xc>
  403926:	f1c3 0304 	rsb	r3, r3, #4
  40392a:	1ad2      	subs	r2, r2, r3
  40392c:	07db      	lsls	r3, r3, #31
  40392e:	bf1c      	itt	ne
  403930:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403934:	f800 3b01 	strbne.w	r3, [r0], #1
  403938:	d380      	bcc.n	40383c <memcpy+0xc>
  40393a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40393e:	f820 3b02 	strh.w	r3, [r0], #2
  403942:	e77b      	b.n	40383c <memcpy+0xc>
  403944:	3a04      	subs	r2, #4
  403946:	d3d9      	bcc.n	4038fc <memcpy+0xcc>
  403948:	3a01      	subs	r2, #1
  40394a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40394e:	f800 3b01 	strb.w	r3, [r0], #1
  403952:	d2f9      	bcs.n	403948 <memcpy+0x118>
  403954:	780b      	ldrb	r3, [r1, #0]
  403956:	7003      	strb	r3, [r0, #0]
  403958:	784b      	ldrb	r3, [r1, #1]
  40395a:	7043      	strb	r3, [r0, #1]
  40395c:	788b      	ldrb	r3, [r1, #2]
  40395e:	7083      	strb	r3, [r0, #2]
  403960:	4660      	mov	r0, ip
  403962:	4770      	bx	lr

00403964 <memmove>:
  403964:	4288      	cmp	r0, r1
  403966:	b5f0      	push	{r4, r5, r6, r7, lr}
  403968:	d90d      	bls.n	403986 <memmove+0x22>
  40396a:	188b      	adds	r3, r1, r2
  40396c:	4298      	cmp	r0, r3
  40396e:	d20a      	bcs.n	403986 <memmove+0x22>
  403970:	1881      	adds	r1, r0, r2
  403972:	2a00      	cmp	r2, #0
  403974:	d051      	beq.n	403a1a <memmove+0xb6>
  403976:	1a9a      	subs	r2, r3, r2
  403978:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40397c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403980:	4293      	cmp	r3, r2
  403982:	d1f9      	bne.n	403978 <memmove+0x14>
  403984:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403986:	2a0f      	cmp	r2, #15
  403988:	d948      	bls.n	403a1c <memmove+0xb8>
  40398a:	ea41 0300 	orr.w	r3, r1, r0
  40398e:	079b      	lsls	r3, r3, #30
  403990:	d146      	bne.n	403a20 <memmove+0xbc>
  403992:	f100 0410 	add.w	r4, r0, #16
  403996:	f101 0310 	add.w	r3, r1, #16
  40399a:	4615      	mov	r5, r2
  40399c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4039a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4039a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4039a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4039ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4039b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4039b4:	3d10      	subs	r5, #16
  4039b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4039ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4039be:	2d0f      	cmp	r5, #15
  4039c0:	f103 0310 	add.w	r3, r3, #16
  4039c4:	f104 0410 	add.w	r4, r4, #16
  4039c8:	d8e8      	bhi.n	40399c <memmove+0x38>
  4039ca:	f1a2 0310 	sub.w	r3, r2, #16
  4039ce:	f023 030f 	bic.w	r3, r3, #15
  4039d2:	f002 0e0f 	and.w	lr, r2, #15
  4039d6:	3310      	adds	r3, #16
  4039d8:	f1be 0f03 	cmp.w	lr, #3
  4039dc:	4419      	add	r1, r3
  4039de:	4403      	add	r3, r0
  4039e0:	d921      	bls.n	403a26 <memmove+0xc2>
  4039e2:	1f1e      	subs	r6, r3, #4
  4039e4:	460d      	mov	r5, r1
  4039e6:	4674      	mov	r4, lr
  4039e8:	3c04      	subs	r4, #4
  4039ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4039ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4039f2:	2c03      	cmp	r4, #3
  4039f4:	d8f8      	bhi.n	4039e8 <memmove+0x84>
  4039f6:	f1ae 0404 	sub.w	r4, lr, #4
  4039fa:	f024 0403 	bic.w	r4, r4, #3
  4039fe:	3404      	adds	r4, #4
  403a00:	4423      	add	r3, r4
  403a02:	4421      	add	r1, r4
  403a04:	f002 0203 	and.w	r2, r2, #3
  403a08:	b162      	cbz	r2, 403a24 <memmove+0xc0>
  403a0a:	3b01      	subs	r3, #1
  403a0c:	440a      	add	r2, r1
  403a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403a12:	f803 4f01 	strb.w	r4, [r3, #1]!
  403a16:	428a      	cmp	r2, r1
  403a18:	d1f9      	bne.n	403a0e <memmove+0xaa>
  403a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a1c:	4603      	mov	r3, r0
  403a1e:	e7f3      	b.n	403a08 <memmove+0xa4>
  403a20:	4603      	mov	r3, r0
  403a22:	e7f2      	b.n	403a0a <memmove+0xa6>
  403a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a26:	4672      	mov	r2, lr
  403a28:	e7ee      	b.n	403a08 <memmove+0xa4>
  403a2a:	bf00      	nop

00403a2c <__malloc_lock>:
  403a2c:	4770      	bx	lr
  403a2e:	bf00      	nop

00403a30 <__malloc_unlock>:
  403a30:	4770      	bx	lr
  403a32:	bf00      	nop

00403a34 <_realloc_r>:
  403a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a38:	4617      	mov	r7, r2
  403a3a:	b083      	sub	sp, #12
  403a3c:	2900      	cmp	r1, #0
  403a3e:	f000 80c1 	beq.w	403bc4 <_realloc_r+0x190>
  403a42:	460e      	mov	r6, r1
  403a44:	4681      	mov	r9, r0
  403a46:	f107 050b 	add.w	r5, r7, #11
  403a4a:	f7ff ffef 	bl	403a2c <__malloc_lock>
  403a4e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  403a52:	2d16      	cmp	r5, #22
  403a54:	f02e 0403 	bic.w	r4, lr, #3
  403a58:	f1a6 0808 	sub.w	r8, r6, #8
  403a5c:	d840      	bhi.n	403ae0 <_realloc_r+0xac>
  403a5e:	2210      	movs	r2, #16
  403a60:	4615      	mov	r5, r2
  403a62:	42af      	cmp	r7, r5
  403a64:	d841      	bhi.n	403aea <_realloc_r+0xb6>
  403a66:	4294      	cmp	r4, r2
  403a68:	da75      	bge.n	403b56 <_realloc_r+0x122>
  403a6a:	4bc9      	ldr	r3, [pc, #804]	; (403d90 <_realloc_r+0x35c>)
  403a6c:	6899      	ldr	r1, [r3, #8]
  403a6e:	eb08 0004 	add.w	r0, r8, r4
  403a72:	4288      	cmp	r0, r1
  403a74:	6841      	ldr	r1, [r0, #4]
  403a76:	f000 80d9 	beq.w	403c2c <_realloc_r+0x1f8>
  403a7a:	f021 0301 	bic.w	r3, r1, #1
  403a7e:	4403      	add	r3, r0
  403a80:	685b      	ldr	r3, [r3, #4]
  403a82:	07db      	lsls	r3, r3, #31
  403a84:	d57d      	bpl.n	403b82 <_realloc_r+0x14e>
  403a86:	f01e 0f01 	tst.w	lr, #1
  403a8a:	d035      	beq.n	403af8 <_realloc_r+0xc4>
  403a8c:	4639      	mov	r1, r7
  403a8e:	4648      	mov	r0, r9
  403a90:	f7ff fbc4 	bl	40321c <_malloc_r>
  403a94:	4607      	mov	r7, r0
  403a96:	b1e0      	cbz	r0, 403ad2 <_realloc_r+0x9e>
  403a98:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403a9c:	f023 0301 	bic.w	r3, r3, #1
  403aa0:	4443      	add	r3, r8
  403aa2:	f1a0 0208 	sub.w	r2, r0, #8
  403aa6:	429a      	cmp	r2, r3
  403aa8:	f000 8144 	beq.w	403d34 <_realloc_r+0x300>
  403aac:	1f22      	subs	r2, r4, #4
  403aae:	2a24      	cmp	r2, #36	; 0x24
  403ab0:	f200 8131 	bhi.w	403d16 <_realloc_r+0x2e2>
  403ab4:	2a13      	cmp	r2, #19
  403ab6:	f200 8104 	bhi.w	403cc2 <_realloc_r+0x28e>
  403aba:	4603      	mov	r3, r0
  403abc:	4632      	mov	r2, r6
  403abe:	6811      	ldr	r1, [r2, #0]
  403ac0:	6019      	str	r1, [r3, #0]
  403ac2:	6851      	ldr	r1, [r2, #4]
  403ac4:	6059      	str	r1, [r3, #4]
  403ac6:	6892      	ldr	r2, [r2, #8]
  403ac8:	609a      	str	r2, [r3, #8]
  403aca:	4631      	mov	r1, r6
  403acc:	4648      	mov	r0, r9
  403ace:	f7ff f88b 	bl	402be8 <_free_r>
  403ad2:	4648      	mov	r0, r9
  403ad4:	f7ff ffac 	bl	403a30 <__malloc_unlock>
  403ad8:	4638      	mov	r0, r7
  403ada:	b003      	add	sp, #12
  403adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ae0:	f025 0507 	bic.w	r5, r5, #7
  403ae4:	2d00      	cmp	r5, #0
  403ae6:	462a      	mov	r2, r5
  403ae8:	dabb      	bge.n	403a62 <_realloc_r+0x2e>
  403aea:	230c      	movs	r3, #12
  403aec:	2000      	movs	r0, #0
  403aee:	f8c9 3000 	str.w	r3, [r9]
  403af2:	b003      	add	sp, #12
  403af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403af8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403afc:	ebc3 0a08 	rsb	sl, r3, r8
  403b00:	f8da 3004 	ldr.w	r3, [sl, #4]
  403b04:	f023 0c03 	bic.w	ip, r3, #3
  403b08:	eb04 030c 	add.w	r3, r4, ip
  403b0c:	4293      	cmp	r3, r2
  403b0e:	dbbd      	blt.n	403a8c <_realloc_r+0x58>
  403b10:	4657      	mov	r7, sl
  403b12:	f8da 100c 	ldr.w	r1, [sl, #12]
  403b16:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403b1a:	1f22      	subs	r2, r4, #4
  403b1c:	2a24      	cmp	r2, #36	; 0x24
  403b1e:	60c1      	str	r1, [r0, #12]
  403b20:	6088      	str	r0, [r1, #8]
  403b22:	f200 8117 	bhi.w	403d54 <_realloc_r+0x320>
  403b26:	2a13      	cmp	r2, #19
  403b28:	f240 8112 	bls.w	403d50 <_realloc_r+0x31c>
  403b2c:	6831      	ldr	r1, [r6, #0]
  403b2e:	f8ca 1008 	str.w	r1, [sl, #8]
  403b32:	6871      	ldr	r1, [r6, #4]
  403b34:	f8ca 100c 	str.w	r1, [sl, #12]
  403b38:	2a1b      	cmp	r2, #27
  403b3a:	f200 812b 	bhi.w	403d94 <_realloc_r+0x360>
  403b3e:	3608      	adds	r6, #8
  403b40:	f10a 0210 	add.w	r2, sl, #16
  403b44:	6831      	ldr	r1, [r6, #0]
  403b46:	6011      	str	r1, [r2, #0]
  403b48:	6871      	ldr	r1, [r6, #4]
  403b4a:	6051      	str	r1, [r2, #4]
  403b4c:	68b1      	ldr	r1, [r6, #8]
  403b4e:	6091      	str	r1, [r2, #8]
  403b50:	463e      	mov	r6, r7
  403b52:	461c      	mov	r4, r3
  403b54:	46d0      	mov	r8, sl
  403b56:	1b63      	subs	r3, r4, r5
  403b58:	2b0f      	cmp	r3, #15
  403b5a:	d81d      	bhi.n	403b98 <_realloc_r+0x164>
  403b5c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403b60:	f003 0301 	and.w	r3, r3, #1
  403b64:	4323      	orrs	r3, r4
  403b66:	4444      	add	r4, r8
  403b68:	f8c8 3004 	str.w	r3, [r8, #4]
  403b6c:	6863      	ldr	r3, [r4, #4]
  403b6e:	f043 0301 	orr.w	r3, r3, #1
  403b72:	6063      	str	r3, [r4, #4]
  403b74:	4648      	mov	r0, r9
  403b76:	f7ff ff5b 	bl	403a30 <__malloc_unlock>
  403b7a:	4630      	mov	r0, r6
  403b7c:	b003      	add	sp, #12
  403b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b82:	f021 0103 	bic.w	r1, r1, #3
  403b86:	4421      	add	r1, r4
  403b88:	4291      	cmp	r1, r2
  403b8a:	db21      	blt.n	403bd0 <_realloc_r+0x19c>
  403b8c:	68c3      	ldr	r3, [r0, #12]
  403b8e:	6882      	ldr	r2, [r0, #8]
  403b90:	460c      	mov	r4, r1
  403b92:	60d3      	str	r3, [r2, #12]
  403b94:	609a      	str	r2, [r3, #8]
  403b96:	e7de      	b.n	403b56 <_realloc_r+0x122>
  403b98:	f8d8 2004 	ldr.w	r2, [r8, #4]
  403b9c:	eb08 0105 	add.w	r1, r8, r5
  403ba0:	f002 0201 	and.w	r2, r2, #1
  403ba4:	4315      	orrs	r5, r2
  403ba6:	f043 0201 	orr.w	r2, r3, #1
  403baa:	440b      	add	r3, r1
  403bac:	f8c8 5004 	str.w	r5, [r8, #4]
  403bb0:	604a      	str	r2, [r1, #4]
  403bb2:	685a      	ldr	r2, [r3, #4]
  403bb4:	f042 0201 	orr.w	r2, r2, #1
  403bb8:	3108      	adds	r1, #8
  403bba:	605a      	str	r2, [r3, #4]
  403bbc:	4648      	mov	r0, r9
  403bbe:	f7ff f813 	bl	402be8 <_free_r>
  403bc2:	e7d7      	b.n	403b74 <_realloc_r+0x140>
  403bc4:	4611      	mov	r1, r2
  403bc6:	b003      	add	sp, #12
  403bc8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bcc:	f7ff bb26 	b.w	40321c <_malloc_r>
  403bd0:	f01e 0f01 	tst.w	lr, #1
  403bd4:	f47f af5a 	bne.w	403a8c <_realloc_r+0x58>
  403bd8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403bdc:	ebc3 0a08 	rsb	sl, r3, r8
  403be0:	f8da 3004 	ldr.w	r3, [sl, #4]
  403be4:	f023 0c03 	bic.w	ip, r3, #3
  403be8:	eb01 0e0c 	add.w	lr, r1, ip
  403bec:	4596      	cmp	lr, r2
  403bee:	db8b      	blt.n	403b08 <_realloc_r+0xd4>
  403bf0:	68c3      	ldr	r3, [r0, #12]
  403bf2:	6882      	ldr	r2, [r0, #8]
  403bf4:	4657      	mov	r7, sl
  403bf6:	60d3      	str	r3, [r2, #12]
  403bf8:	609a      	str	r2, [r3, #8]
  403bfa:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403bfe:	f8da 300c 	ldr.w	r3, [sl, #12]
  403c02:	60cb      	str	r3, [r1, #12]
  403c04:	1f22      	subs	r2, r4, #4
  403c06:	2a24      	cmp	r2, #36	; 0x24
  403c08:	6099      	str	r1, [r3, #8]
  403c0a:	f200 8099 	bhi.w	403d40 <_realloc_r+0x30c>
  403c0e:	2a13      	cmp	r2, #19
  403c10:	d962      	bls.n	403cd8 <_realloc_r+0x2a4>
  403c12:	6833      	ldr	r3, [r6, #0]
  403c14:	f8ca 3008 	str.w	r3, [sl, #8]
  403c18:	6873      	ldr	r3, [r6, #4]
  403c1a:	f8ca 300c 	str.w	r3, [sl, #12]
  403c1e:	2a1b      	cmp	r2, #27
  403c20:	f200 80a0 	bhi.w	403d64 <_realloc_r+0x330>
  403c24:	3608      	adds	r6, #8
  403c26:	f10a 0310 	add.w	r3, sl, #16
  403c2a:	e056      	b.n	403cda <_realloc_r+0x2a6>
  403c2c:	f021 0b03 	bic.w	fp, r1, #3
  403c30:	44a3      	add	fp, r4
  403c32:	f105 0010 	add.w	r0, r5, #16
  403c36:	4583      	cmp	fp, r0
  403c38:	da59      	bge.n	403cee <_realloc_r+0x2ba>
  403c3a:	f01e 0f01 	tst.w	lr, #1
  403c3e:	f47f af25 	bne.w	403a8c <_realloc_r+0x58>
  403c42:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403c46:	ebc1 0a08 	rsb	sl, r1, r8
  403c4a:	f8da 1004 	ldr.w	r1, [sl, #4]
  403c4e:	f021 0c03 	bic.w	ip, r1, #3
  403c52:	44e3      	add	fp, ip
  403c54:	4558      	cmp	r0, fp
  403c56:	f73f af57 	bgt.w	403b08 <_realloc_r+0xd4>
  403c5a:	4657      	mov	r7, sl
  403c5c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403c60:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403c64:	1f22      	subs	r2, r4, #4
  403c66:	2a24      	cmp	r2, #36	; 0x24
  403c68:	60c1      	str	r1, [r0, #12]
  403c6a:	6088      	str	r0, [r1, #8]
  403c6c:	f200 80b4 	bhi.w	403dd8 <_realloc_r+0x3a4>
  403c70:	2a13      	cmp	r2, #19
  403c72:	f240 80a5 	bls.w	403dc0 <_realloc_r+0x38c>
  403c76:	6831      	ldr	r1, [r6, #0]
  403c78:	f8ca 1008 	str.w	r1, [sl, #8]
  403c7c:	6871      	ldr	r1, [r6, #4]
  403c7e:	f8ca 100c 	str.w	r1, [sl, #12]
  403c82:	2a1b      	cmp	r2, #27
  403c84:	f200 80af 	bhi.w	403de6 <_realloc_r+0x3b2>
  403c88:	3608      	adds	r6, #8
  403c8a:	f10a 0210 	add.w	r2, sl, #16
  403c8e:	6831      	ldr	r1, [r6, #0]
  403c90:	6011      	str	r1, [r2, #0]
  403c92:	6871      	ldr	r1, [r6, #4]
  403c94:	6051      	str	r1, [r2, #4]
  403c96:	68b1      	ldr	r1, [r6, #8]
  403c98:	6091      	str	r1, [r2, #8]
  403c9a:	eb0a 0105 	add.w	r1, sl, r5
  403c9e:	ebc5 020b 	rsb	r2, r5, fp
  403ca2:	f042 0201 	orr.w	r2, r2, #1
  403ca6:	6099      	str	r1, [r3, #8]
  403ca8:	604a      	str	r2, [r1, #4]
  403caa:	f8da 3004 	ldr.w	r3, [sl, #4]
  403cae:	f003 0301 	and.w	r3, r3, #1
  403cb2:	431d      	orrs	r5, r3
  403cb4:	4648      	mov	r0, r9
  403cb6:	f8ca 5004 	str.w	r5, [sl, #4]
  403cba:	f7ff feb9 	bl	403a30 <__malloc_unlock>
  403cbe:	4638      	mov	r0, r7
  403cc0:	e75c      	b.n	403b7c <_realloc_r+0x148>
  403cc2:	6833      	ldr	r3, [r6, #0]
  403cc4:	6003      	str	r3, [r0, #0]
  403cc6:	6873      	ldr	r3, [r6, #4]
  403cc8:	6043      	str	r3, [r0, #4]
  403cca:	2a1b      	cmp	r2, #27
  403ccc:	d827      	bhi.n	403d1e <_realloc_r+0x2ea>
  403cce:	f100 0308 	add.w	r3, r0, #8
  403cd2:	f106 0208 	add.w	r2, r6, #8
  403cd6:	e6f2      	b.n	403abe <_realloc_r+0x8a>
  403cd8:	463b      	mov	r3, r7
  403cda:	6832      	ldr	r2, [r6, #0]
  403cdc:	601a      	str	r2, [r3, #0]
  403cde:	6872      	ldr	r2, [r6, #4]
  403ce0:	605a      	str	r2, [r3, #4]
  403ce2:	68b2      	ldr	r2, [r6, #8]
  403ce4:	609a      	str	r2, [r3, #8]
  403ce6:	463e      	mov	r6, r7
  403ce8:	4674      	mov	r4, lr
  403cea:	46d0      	mov	r8, sl
  403cec:	e733      	b.n	403b56 <_realloc_r+0x122>
  403cee:	eb08 0105 	add.w	r1, r8, r5
  403cf2:	ebc5 0b0b 	rsb	fp, r5, fp
  403cf6:	f04b 0201 	orr.w	r2, fp, #1
  403cfa:	6099      	str	r1, [r3, #8]
  403cfc:	604a      	str	r2, [r1, #4]
  403cfe:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403d02:	f003 0301 	and.w	r3, r3, #1
  403d06:	431d      	orrs	r5, r3
  403d08:	4648      	mov	r0, r9
  403d0a:	f846 5c04 	str.w	r5, [r6, #-4]
  403d0e:	f7ff fe8f 	bl	403a30 <__malloc_unlock>
  403d12:	4630      	mov	r0, r6
  403d14:	e732      	b.n	403b7c <_realloc_r+0x148>
  403d16:	4631      	mov	r1, r6
  403d18:	f7ff fe24 	bl	403964 <memmove>
  403d1c:	e6d5      	b.n	403aca <_realloc_r+0x96>
  403d1e:	68b3      	ldr	r3, [r6, #8]
  403d20:	6083      	str	r3, [r0, #8]
  403d22:	68f3      	ldr	r3, [r6, #12]
  403d24:	60c3      	str	r3, [r0, #12]
  403d26:	2a24      	cmp	r2, #36	; 0x24
  403d28:	d028      	beq.n	403d7c <_realloc_r+0x348>
  403d2a:	f100 0310 	add.w	r3, r0, #16
  403d2e:	f106 0210 	add.w	r2, r6, #16
  403d32:	e6c4      	b.n	403abe <_realloc_r+0x8a>
  403d34:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403d38:	f023 0303 	bic.w	r3, r3, #3
  403d3c:	441c      	add	r4, r3
  403d3e:	e70a      	b.n	403b56 <_realloc_r+0x122>
  403d40:	4631      	mov	r1, r6
  403d42:	4638      	mov	r0, r7
  403d44:	4674      	mov	r4, lr
  403d46:	46d0      	mov	r8, sl
  403d48:	f7ff fe0c 	bl	403964 <memmove>
  403d4c:	463e      	mov	r6, r7
  403d4e:	e702      	b.n	403b56 <_realloc_r+0x122>
  403d50:	463a      	mov	r2, r7
  403d52:	e6f7      	b.n	403b44 <_realloc_r+0x110>
  403d54:	4631      	mov	r1, r6
  403d56:	4638      	mov	r0, r7
  403d58:	461c      	mov	r4, r3
  403d5a:	46d0      	mov	r8, sl
  403d5c:	f7ff fe02 	bl	403964 <memmove>
  403d60:	463e      	mov	r6, r7
  403d62:	e6f8      	b.n	403b56 <_realloc_r+0x122>
  403d64:	68b3      	ldr	r3, [r6, #8]
  403d66:	f8ca 3010 	str.w	r3, [sl, #16]
  403d6a:	68f3      	ldr	r3, [r6, #12]
  403d6c:	f8ca 3014 	str.w	r3, [sl, #20]
  403d70:	2a24      	cmp	r2, #36	; 0x24
  403d72:	d01b      	beq.n	403dac <_realloc_r+0x378>
  403d74:	3610      	adds	r6, #16
  403d76:	f10a 0318 	add.w	r3, sl, #24
  403d7a:	e7ae      	b.n	403cda <_realloc_r+0x2a6>
  403d7c:	6933      	ldr	r3, [r6, #16]
  403d7e:	6103      	str	r3, [r0, #16]
  403d80:	6973      	ldr	r3, [r6, #20]
  403d82:	6143      	str	r3, [r0, #20]
  403d84:	f106 0218 	add.w	r2, r6, #24
  403d88:	f100 0318 	add.w	r3, r0, #24
  403d8c:	e697      	b.n	403abe <_realloc_r+0x8a>
  403d8e:	bf00      	nop
  403d90:	20400458 	.word	0x20400458
  403d94:	68b1      	ldr	r1, [r6, #8]
  403d96:	f8ca 1010 	str.w	r1, [sl, #16]
  403d9a:	68f1      	ldr	r1, [r6, #12]
  403d9c:	f8ca 1014 	str.w	r1, [sl, #20]
  403da0:	2a24      	cmp	r2, #36	; 0x24
  403da2:	d00f      	beq.n	403dc4 <_realloc_r+0x390>
  403da4:	3610      	adds	r6, #16
  403da6:	f10a 0218 	add.w	r2, sl, #24
  403daa:	e6cb      	b.n	403b44 <_realloc_r+0x110>
  403dac:	6933      	ldr	r3, [r6, #16]
  403dae:	f8ca 3018 	str.w	r3, [sl, #24]
  403db2:	6973      	ldr	r3, [r6, #20]
  403db4:	f8ca 301c 	str.w	r3, [sl, #28]
  403db8:	3618      	adds	r6, #24
  403dba:	f10a 0320 	add.w	r3, sl, #32
  403dbe:	e78c      	b.n	403cda <_realloc_r+0x2a6>
  403dc0:	463a      	mov	r2, r7
  403dc2:	e764      	b.n	403c8e <_realloc_r+0x25a>
  403dc4:	6932      	ldr	r2, [r6, #16]
  403dc6:	f8ca 2018 	str.w	r2, [sl, #24]
  403dca:	6972      	ldr	r2, [r6, #20]
  403dcc:	f8ca 201c 	str.w	r2, [sl, #28]
  403dd0:	3618      	adds	r6, #24
  403dd2:	f10a 0220 	add.w	r2, sl, #32
  403dd6:	e6b5      	b.n	403b44 <_realloc_r+0x110>
  403dd8:	4631      	mov	r1, r6
  403dda:	4638      	mov	r0, r7
  403ddc:	9301      	str	r3, [sp, #4]
  403dde:	f7ff fdc1 	bl	403964 <memmove>
  403de2:	9b01      	ldr	r3, [sp, #4]
  403de4:	e759      	b.n	403c9a <_realloc_r+0x266>
  403de6:	68b1      	ldr	r1, [r6, #8]
  403de8:	f8ca 1010 	str.w	r1, [sl, #16]
  403dec:	68f1      	ldr	r1, [r6, #12]
  403dee:	f8ca 1014 	str.w	r1, [sl, #20]
  403df2:	2a24      	cmp	r2, #36	; 0x24
  403df4:	d003      	beq.n	403dfe <_realloc_r+0x3ca>
  403df6:	3610      	adds	r6, #16
  403df8:	f10a 0218 	add.w	r2, sl, #24
  403dfc:	e747      	b.n	403c8e <_realloc_r+0x25a>
  403dfe:	6932      	ldr	r2, [r6, #16]
  403e00:	f8ca 2018 	str.w	r2, [sl, #24]
  403e04:	6972      	ldr	r2, [r6, #20]
  403e06:	f8ca 201c 	str.w	r2, [sl, #28]
  403e0a:	3618      	adds	r6, #24
  403e0c:	f10a 0220 	add.w	r2, sl, #32
  403e10:	e73d      	b.n	403c8e <_realloc_r+0x25a>
  403e12:	bf00      	nop

00403e14 <_sbrk_r>:
  403e14:	b538      	push	{r3, r4, r5, lr}
  403e16:	4c07      	ldr	r4, [pc, #28]	; (403e34 <_sbrk_r+0x20>)
  403e18:	2300      	movs	r3, #0
  403e1a:	4605      	mov	r5, r0
  403e1c:	4608      	mov	r0, r1
  403e1e:	6023      	str	r3, [r4, #0]
  403e20:	f7fd fae2 	bl	4013e8 <_sbrk>
  403e24:	1c43      	adds	r3, r0, #1
  403e26:	d000      	beq.n	403e2a <_sbrk_r+0x16>
  403e28:	bd38      	pop	{r3, r4, r5, pc}
  403e2a:	6823      	ldr	r3, [r4, #0]
  403e2c:	2b00      	cmp	r3, #0
  403e2e:	d0fb      	beq.n	403e28 <_sbrk_r+0x14>
  403e30:	602b      	str	r3, [r5, #0]
  403e32:	bd38      	pop	{r3, r4, r5, pc}
  403e34:	204009d0 	.word	0x204009d0

00403e38 <__sread>:
  403e38:	b510      	push	{r4, lr}
  403e3a:	460c      	mov	r4, r1
  403e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403e40:	f000 f9c4 	bl	4041cc <_read_r>
  403e44:	2800      	cmp	r0, #0
  403e46:	db03      	blt.n	403e50 <__sread+0x18>
  403e48:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403e4a:	4403      	add	r3, r0
  403e4c:	6523      	str	r3, [r4, #80]	; 0x50
  403e4e:	bd10      	pop	{r4, pc}
  403e50:	89a3      	ldrh	r3, [r4, #12]
  403e52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403e56:	81a3      	strh	r3, [r4, #12]
  403e58:	bd10      	pop	{r4, pc}
  403e5a:	bf00      	nop

00403e5c <__swrite>:
  403e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403e60:	4616      	mov	r6, r2
  403e62:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403e66:	461f      	mov	r7, r3
  403e68:	05d3      	lsls	r3, r2, #23
  403e6a:	460c      	mov	r4, r1
  403e6c:	4605      	mov	r5, r0
  403e6e:	d507      	bpl.n	403e80 <__swrite+0x24>
  403e70:	2200      	movs	r2, #0
  403e72:	2302      	movs	r3, #2
  403e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403e78:	f000 f992 	bl	4041a0 <_lseek_r>
  403e7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403e80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403e84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403e88:	81a2      	strh	r2, [r4, #12]
  403e8a:	463b      	mov	r3, r7
  403e8c:	4632      	mov	r2, r6
  403e8e:	4628      	mov	r0, r5
  403e90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403e94:	f000 b8a2 	b.w	403fdc <_write_r>

00403e98 <__sseek>:
  403e98:	b510      	push	{r4, lr}
  403e9a:	460c      	mov	r4, r1
  403e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ea0:	f000 f97e 	bl	4041a0 <_lseek_r>
  403ea4:	89a3      	ldrh	r3, [r4, #12]
  403ea6:	1c42      	adds	r2, r0, #1
  403ea8:	bf0e      	itee	eq
  403eaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403eae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403eb2:	6520      	strne	r0, [r4, #80]	; 0x50
  403eb4:	81a3      	strh	r3, [r4, #12]
  403eb6:	bd10      	pop	{r4, pc}

00403eb8 <__sclose>:
  403eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ebc:	f000 b8f6 	b.w	4040ac <_close_r>

00403ec0 <__swbuf_r>:
  403ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403ec2:	460e      	mov	r6, r1
  403ec4:	4614      	mov	r4, r2
  403ec6:	4607      	mov	r7, r0
  403ec8:	b110      	cbz	r0, 403ed0 <__swbuf_r+0x10>
  403eca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ecc:	2b00      	cmp	r3, #0
  403ece:	d04a      	beq.n	403f66 <__swbuf_r+0xa6>
  403ed0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ed4:	69a3      	ldr	r3, [r4, #24]
  403ed6:	60a3      	str	r3, [r4, #8]
  403ed8:	b291      	uxth	r1, r2
  403eda:	0708      	lsls	r0, r1, #28
  403edc:	d538      	bpl.n	403f50 <__swbuf_r+0x90>
  403ede:	6923      	ldr	r3, [r4, #16]
  403ee0:	2b00      	cmp	r3, #0
  403ee2:	d035      	beq.n	403f50 <__swbuf_r+0x90>
  403ee4:	0489      	lsls	r1, r1, #18
  403ee6:	b2f5      	uxtb	r5, r6
  403ee8:	d515      	bpl.n	403f16 <__swbuf_r+0x56>
  403eea:	6822      	ldr	r2, [r4, #0]
  403eec:	6961      	ldr	r1, [r4, #20]
  403eee:	1ad3      	subs	r3, r2, r3
  403ef0:	428b      	cmp	r3, r1
  403ef2:	da1c      	bge.n	403f2e <__swbuf_r+0x6e>
  403ef4:	3301      	adds	r3, #1
  403ef6:	68a1      	ldr	r1, [r4, #8]
  403ef8:	1c50      	adds	r0, r2, #1
  403efa:	3901      	subs	r1, #1
  403efc:	60a1      	str	r1, [r4, #8]
  403efe:	6020      	str	r0, [r4, #0]
  403f00:	7016      	strb	r6, [r2, #0]
  403f02:	6962      	ldr	r2, [r4, #20]
  403f04:	429a      	cmp	r2, r3
  403f06:	d01a      	beq.n	403f3e <__swbuf_r+0x7e>
  403f08:	89a3      	ldrh	r3, [r4, #12]
  403f0a:	07db      	lsls	r3, r3, #31
  403f0c:	d501      	bpl.n	403f12 <__swbuf_r+0x52>
  403f0e:	2d0a      	cmp	r5, #10
  403f10:	d015      	beq.n	403f3e <__swbuf_r+0x7e>
  403f12:	4628      	mov	r0, r5
  403f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f16:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403f18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403f1c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403f20:	81a2      	strh	r2, [r4, #12]
  403f22:	6822      	ldr	r2, [r4, #0]
  403f24:	6661      	str	r1, [r4, #100]	; 0x64
  403f26:	6961      	ldr	r1, [r4, #20]
  403f28:	1ad3      	subs	r3, r2, r3
  403f2a:	428b      	cmp	r3, r1
  403f2c:	dbe2      	blt.n	403ef4 <__swbuf_r+0x34>
  403f2e:	4621      	mov	r1, r4
  403f30:	4638      	mov	r0, r7
  403f32:	f7fe fcfb 	bl	40292c <_fflush_r>
  403f36:	b940      	cbnz	r0, 403f4a <__swbuf_r+0x8a>
  403f38:	6822      	ldr	r2, [r4, #0]
  403f3a:	2301      	movs	r3, #1
  403f3c:	e7db      	b.n	403ef6 <__swbuf_r+0x36>
  403f3e:	4621      	mov	r1, r4
  403f40:	4638      	mov	r0, r7
  403f42:	f7fe fcf3 	bl	40292c <_fflush_r>
  403f46:	2800      	cmp	r0, #0
  403f48:	d0e3      	beq.n	403f12 <__swbuf_r+0x52>
  403f4a:	f04f 30ff 	mov.w	r0, #4294967295
  403f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f50:	4621      	mov	r1, r4
  403f52:	4638      	mov	r0, r7
  403f54:	f7fe fbd2 	bl	4026fc <__swsetup_r>
  403f58:	2800      	cmp	r0, #0
  403f5a:	d1f6      	bne.n	403f4a <__swbuf_r+0x8a>
  403f5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f60:	6923      	ldr	r3, [r4, #16]
  403f62:	b291      	uxth	r1, r2
  403f64:	e7be      	b.n	403ee4 <__swbuf_r+0x24>
  403f66:	f7fe fd75 	bl	402a54 <__sinit>
  403f6a:	e7b1      	b.n	403ed0 <__swbuf_r+0x10>

00403f6c <_wcrtomb_r>:
  403f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403f70:	4605      	mov	r5, r0
  403f72:	b086      	sub	sp, #24
  403f74:	461e      	mov	r6, r3
  403f76:	460c      	mov	r4, r1
  403f78:	b1a1      	cbz	r1, 403fa4 <_wcrtomb_r+0x38>
  403f7a:	4b10      	ldr	r3, [pc, #64]	; (403fbc <_wcrtomb_r+0x50>)
  403f7c:	4617      	mov	r7, r2
  403f7e:	f8d3 8000 	ldr.w	r8, [r3]
  403f82:	f7ff f8c5 	bl	403110 <__locale_charset>
  403f86:	9600      	str	r6, [sp, #0]
  403f88:	4603      	mov	r3, r0
  403f8a:	463a      	mov	r2, r7
  403f8c:	4621      	mov	r1, r4
  403f8e:	4628      	mov	r0, r5
  403f90:	47c0      	blx	r8
  403f92:	1c43      	adds	r3, r0, #1
  403f94:	d103      	bne.n	403f9e <_wcrtomb_r+0x32>
  403f96:	2200      	movs	r2, #0
  403f98:	238a      	movs	r3, #138	; 0x8a
  403f9a:	6032      	str	r2, [r6, #0]
  403f9c:	602b      	str	r3, [r5, #0]
  403f9e:	b006      	add	sp, #24
  403fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403fa4:	4b05      	ldr	r3, [pc, #20]	; (403fbc <_wcrtomb_r+0x50>)
  403fa6:	681f      	ldr	r7, [r3, #0]
  403fa8:	f7ff f8b2 	bl	403110 <__locale_charset>
  403fac:	9600      	str	r6, [sp, #0]
  403fae:	4603      	mov	r3, r0
  403fb0:	4622      	mov	r2, r4
  403fb2:	a903      	add	r1, sp, #12
  403fb4:	4628      	mov	r0, r5
  403fb6:	47b8      	blx	r7
  403fb8:	e7eb      	b.n	403f92 <_wcrtomb_r+0x26>
  403fba:	bf00      	nop
  403fbc:	20400868 	.word	0x20400868

00403fc0 <__ascii_wctomb>:
  403fc0:	b121      	cbz	r1, 403fcc <__ascii_wctomb+0xc>
  403fc2:	2aff      	cmp	r2, #255	; 0xff
  403fc4:	d804      	bhi.n	403fd0 <__ascii_wctomb+0x10>
  403fc6:	700a      	strb	r2, [r1, #0]
  403fc8:	2001      	movs	r0, #1
  403fca:	4770      	bx	lr
  403fcc:	4608      	mov	r0, r1
  403fce:	4770      	bx	lr
  403fd0:	238a      	movs	r3, #138	; 0x8a
  403fd2:	6003      	str	r3, [r0, #0]
  403fd4:	f04f 30ff 	mov.w	r0, #4294967295
  403fd8:	4770      	bx	lr
  403fda:	bf00      	nop

00403fdc <_write_r>:
  403fdc:	b570      	push	{r4, r5, r6, lr}
  403fde:	460d      	mov	r5, r1
  403fe0:	4c08      	ldr	r4, [pc, #32]	; (404004 <_write_r+0x28>)
  403fe2:	4611      	mov	r1, r2
  403fe4:	4606      	mov	r6, r0
  403fe6:	461a      	mov	r2, r3
  403fe8:	4628      	mov	r0, r5
  403fea:	2300      	movs	r3, #0
  403fec:	6023      	str	r3, [r4, #0]
  403fee:	f7fc fc99 	bl	400924 <_write>
  403ff2:	1c43      	adds	r3, r0, #1
  403ff4:	d000      	beq.n	403ff8 <_write_r+0x1c>
  403ff6:	bd70      	pop	{r4, r5, r6, pc}
  403ff8:	6823      	ldr	r3, [r4, #0]
  403ffa:	2b00      	cmp	r3, #0
  403ffc:	d0fb      	beq.n	403ff6 <_write_r+0x1a>
  403ffe:	6033      	str	r3, [r6, #0]
  404000:	bd70      	pop	{r4, r5, r6, pc}
  404002:	bf00      	nop
  404004:	204009d0 	.word	0x204009d0

00404008 <__register_exitproc>:
  404008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40400c:	4c25      	ldr	r4, [pc, #148]	; (4040a4 <__register_exitproc+0x9c>)
  40400e:	6825      	ldr	r5, [r4, #0]
  404010:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404014:	4606      	mov	r6, r0
  404016:	4688      	mov	r8, r1
  404018:	4692      	mov	sl, r2
  40401a:	4699      	mov	r9, r3
  40401c:	b3c4      	cbz	r4, 404090 <__register_exitproc+0x88>
  40401e:	6860      	ldr	r0, [r4, #4]
  404020:	281f      	cmp	r0, #31
  404022:	dc17      	bgt.n	404054 <__register_exitproc+0x4c>
  404024:	1c43      	adds	r3, r0, #1
  404026:	b176      	cbz	r6, 404046 <__register_exitproc+0x3e>
  404028:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40402c:	2201      	movs	r2, #1
  40402e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404032:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404036:	4082      	lsls	r2, r0
  404038:	4311      	orrs	r1, r2
  40403a:	2e02      	cmp	r6, #2
  40403c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404040:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404044:	d01e      	beq.n	404084 <__register_exitproc+0x7c>
  404046:	3002      	adds	r0, #2
  404048:	6063      	str	r3, [r4, #4]
  40404a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40404e:	2000      	movs	r0, #0
  404050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404054:	4b14      	ldr	r3, [pc, #80]	; (4040a8 <__register_exitproc+0xa0>)
  404056:	b303      	cbz	r3, 40409a <__register_exitproc+0x92>
  404058:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40405c:	f7ff f8d6 	bl	40320c <malloc>
  404060:	4604      	mov	r4, r0
  404062:	b1d0      	cbz	r0, 40409a <__register_exitproc+0x92>
  404064:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404068:	2700      	movs	r7, #0
  40406a:	e880 0088 	stmia.w	r0, {r3, r7}
  40406e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404072:	4638      	mov	r0, r7
  404074:	2301      	movs	r3, #1
  404076:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40407a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40407e:	2e00      	cmp	r6, #0
  404080:	d0e1      	beq.n	404046 <__register_exitproc+0x3e>
  404082:	e7d1      	b.n	404028 <__register_exitproc+0x20>
  404084:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404088:	430a      	orrs	r2, r1
  40408a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40408e:	e7da      	b.n	404046 <__register_exitproc+0x3e>
  404090:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404094:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404098:	e7c1      	b.n	40401e <__register_exitproc+0x16>
  40409a:	f04f 30ff 	mov.w	r0, #4294967295
  40409e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040a2:	bf00      	nop
  4040a4:	00404584 	.word	0x00404584
  4040a8:	0040320d 	.word	0x0040320d

004040ac <_close_r>:
  4040ac:	b538      	push	{r3, r4, r5, lr}
  4040ae:	4c07      	ldr	r4, [pc, #28]	; (4040cc <_close_r+0x20>)
  4040b0:	2300      	movs	r3, #0
  4040b2:	4605      	mov	r5, r0
  4040b4:	4608      	mov	r0, r1
  4040b6:	6023      	str	r3, [r4, #0]
  4040b8:	f7fd f9b0 	bl	40141c <_close>
  4040bc:	1c43      	adds	r3, r0, #1
  4040be:	d000      	beq.n	4040c2 <_close_r+0x16>
  4040c0:	bd38      	pop	{r3, r4, r5, pc}
  4040c2:	6823      	ldr	r3, [r4, #0]
  4040c4:	2b00      	cmp	r3, #0
  4040c6:	d0fb      	beq.n	4040c0 <_close_r+0x14>
  4040c8:	602b      	str	r3, [r5, #0]
  4040ca:	bd38      	pop	{r3, r4, r5, pc}
  4040cc:	204009d0 	.word	0x204009d0

004040d0 <_fclose_r>:
  4040d0:	2900      	cmp	r1, #0
  4040d2:	d03d      	beq.n	404150 <_fclose_r+0x80>
  4040d4:	b570      	push	{r4, r5, r6, lr}
  4040d6:	4605      	mov	r5, r0
  4040d8:	460c      	mov	r4, r1
  4040da:	b108      	cbz	r0, 4040e0 <_fclose_r+0x10>
  4040dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4040de:	b37b      	cbz	r3, 404140 <_fclose_r+0x70>
  4040e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040e4:	b90b      	cbnz	r3, 4040ea <_fclose_r+0x1a>
  4040e6:	2000      	movs	r0, #0
  4040e8:	bd70      	pop	{r4, r5, r6, pc}
  4040ea:	4621      	mov	r1, r4
  4040ec:	4628      	mov	r0, r5
  4040ee:	f7fe fb79 	bl	4027e4 <__sflush_r>
  4040f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4040f4:	4606      	mov	r6, r0
  4040f6:	b133      	cbz	r3, 404106 <_fclose_r+0x36>
  4040f8:	69e1      	ldr	r1, [r4, #28]
  4040fa:	4628      	mov	r0, r5
  4040fc:	4798      	blx	r3
  4040fe:	2800      	cmp	r0, #0
  404100:	bfb8      	it	lt
  404102:	f04f 36ff 	movlt.w	r6, #4294967295
  404106:	89a3      	ldrh	r3, [r4, #12]
  404108:	061b      	lsls	r3, r3, #24
  40410a:	d41c      	bmi.n	404146 <_fclose_r+0x76>
  40410c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40410e:	b141      	cbz	r1, 404122 <_fclose_r+0x52>
  404110:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404114:	4299      	cmp	r1, r3
  404116:	d002      	beq.n	40411e <_fclose_r+0x4e>
  404118:	4628      	mov	r0, r5
  40411a:	f7fe fd65 	bl	402be8 <_free_r>
  40411e:	2300      	movs	r3, #0
  404120:	6323      	str	r3, [r4, #48]	; 0x30
  404122:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404124:	b121      	cbz	r1, 404130 <_fclose_r+0x60>
  404126:	4628      	mov	r0, r5
  404128:	f7fe fd5e 	bl	402be8 <_free_r>
  40412c:	2300      	movs	r3, #0
  40412e:	6463      	str	r3, [r4, #68]	; 0x44
  404130:	f7fe fc96 	bl	402a60 <__sfp_lock_acquire>
  404134:	2300      	movs	r3, #0
  404136:	81a3      	strh	r3, [r4, #12]
  404138:	f7fe fc94 	bl	402a64 <__sfp_lock_release>
  40413c:	4630      	mov	r0, r6
  40413e:	bd70      	pop	{r4, r5, r6, pc}
  404140:	f7fe fc88 	bl	402a54 <__sinit>
  404144:	e7cc      	b.n	4040e0 <_fclose_r+0x10>
  404146:	6921      	ldr	r1, [r4, #16]
  404148:	4628      	mov	r0, r5
  40414a:	f7fe fd4d 	bl	402be8 <_free_r>
  40414e:	e7dd      	b.n	40410c <_fclose_r+0x3c>
  404150:	2000      	movs	r0, #0
  404152:	4770      	bx	lr

00404154 <_fstat_r>:
  404154:	b538      	push	{r3, r4, r5, lr}
  404156:	460b      	mov	r3, r1
  404158:	4c07      	ldr	r4, [pc, #28]	; (404178 <_fstat_r+0x24>)
  40415a:	4605      	mov	r5, r0
  40415c:	4611      	mov	r1, r2
  40415e:	4618      	mov	r0, r3
  404160:	2300      	movs	r3, #0
  404162:	6023      	str	r3, [r4, #0]
  404164:	f7fd f95e 	bl	401424 <_fstat>
  404168:	1c43      	adds	r3, r0, #1
  40416a:	d000      	beq.n	40416e <_fstat_r+0x1a>
  40416c:	bd38      	pop	{r3, r4, r5, pc}
  40416e:	6823      	ldr	r3, [r4, #0]
  404170:	2b00      	cmp	r3, #0
  404172:	d0fb      	beq.n	40416c <_fstat_r+0x18>
  404174:	602b      	str	r3, [r5, #0]
  404176:	bd38      	pop	{r3, r4, r5, pc}
  404178:	204009d0 	.word	0x204009d0

0040417c <_isatty_r>:
  40417c:	b538      	push	{r3, r4, r5, lr}
  40417e:	4c07      	ldr	r4, [pc, #28]	; (40419c <_isatty_r+0x20>)
  404180:	2300      	movs	r3, #0
  404182:	4605      	mov	r5, r0
  404184:	4608      	mov	r0, r1
  404186:	6023      	str	r3, [r4, #0]
  404188:	f7fd f952 	bl	401430 <_isatty>
  40418c:	1c43      	adds	r3, r0, #1
  40418e:	d000      	beq.n	404192 <_isatty_r+0x16>
  404190:	bd38      	pop	{r3, r4, r5, pc}
  404192:	6823      	ldr	r3, [r4, #0]
  404194:	2b00      	cmp	r3, #0
  404196:	d0fb      	beq.n	404190 <_isatty_r+0x14>
  404198:	602b      	str	r3, [r5, #0]
  40419a:	bd38      	pop	{r3, r4, r5, pc}
  40419c:	204009d0 	.word	0x204009d0

004041a0 <_lseek_r>:
  4041a0:	b570      	push	{r4, r5, r6, lr}
  4041a2:	460d      	mov	r5, r1
  4041a4:	4c08      	ldr	r4, [pc, #32]	; (4041c8 <_lseek_r+0x28>)
  4041a6:	4611      	mov	r1, r2
  4041a8:	4606      	mov	r6, r0
  4041aa:	461a      	mov	r2, r3
  4041ac:	4628      	mov	r0, r5
  4041ae:	2300      	movs	r3, #0
  4041b0:	6023      	str	r3, [r4, #0]
  4041b2:	f7fd f93f 	bl	401434 <_lseek>
  4041b6:	1c43      	adds	r3, r0, #1
  4041b8:	d000      	beq.n	4041bc <_lseek_r+0x1c>
  4041ba:	bd70      	pop	{r4, r5, r6, pc}
  4041bc:	6823      	ldr	r3, [r4, #0]
  4041be:	2b00      	cmp	r3, #0
  4041c0:	d0fb      	beq.n	4041ba <_lseek_r+0x1a>
  4041c2:	6033      	str	r3, [r6, #0]
  4041c4:	bd70      	pop	{r4, r5, r6, pc}
  4041c6:	bf00      	nop
  4041c8:	204009d0 	.word	0x204009d0

004041cc <_read_r>:
  4041cc:	b570      	push	{r4, r5, r6, lr}
  4041ce:	460d      	mov	r5, r1
  4041d0:	4c08      	ldr	r4, [pc, #32]	; (4041f4 <_read_r+0x28>)
  4041d2:	4611      	mov	r1, r2
  4041d4:	4606      	mov	r6, r0
  4041d6:	461a      	mov	r2, r3
  4041d8:	4628      	mov	r0, r5
  4041da:	2300      	movs	r3, #0
  4041dc:	6023      	str	r3, [r4, #0]
  4041de:	f7fc fb83 	bl	4008e8 <_read>
  4041e2:	1c43      	adds	r3, r0, #1
  4041e4:	d000      	beq.n	4041e8 <_read_r+0x1c>
  4041e6:	bd70      	pop	{r4, r5, r6, pc}
  4041e8:	6823      	ldr	r3, [r4, #0]
  4041ea:	2b00      	cmp	r3, #0
  4041ec:	d0fb      	beq.n	4041e6 <_read_r+0x1a>
  4041ee:	6033      	str	r3, [r6, #0]
  4041f0:	bd70      	pop	{r4, r5, r6, pc}
  4041f2:	bf00      	nop
  4041f4:	204009d0 	.word	0x204009d0

004041f8 <__aeabi_uldivmod>:
  4041f8:	b953      	cbnz	r3, 404210 <__aeabi_uldivmod+0x18>
  4041fa:	b94a      	cbnz	r2, 404210 <__aeabi_uldivmod+0x18>
  4041fc:	2900      	cmp	r1, #0
  4041fe:	bf08      	it	eq
  404200:	2800      	cmpeq	r0, #0
  404202:	bf1c      	itt	ne
  404204:	f04f 31ff 	movne.w	r1, #4294967295
  404208:	f04f 30ff 	movne.w	r0, #4294967295
  40420c:	f000 b97e 	b.w	40450c <__aeabi_idiv0>
  404210:	f1ad 0c08 	sub.w	ip, sp, #8
  404214:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404218:	f000 f806 	bl	404228 <__udivmoddi4>
  40421c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404220:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404224:	b004      	add	sp, #16
  404226:	4770      	bx	lr

00404228 <__udivmoddi4>:
  404228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40422c:	468c      	mov	ip, r1
  40422e:	460e      	mov	r6, r1
  404230:	4604      	mov	r4, r0
  404232:	9d08      	ldr	r5, [sp, #32]
  404234:	2b00      	cmp	r3, #0
  404236:	d150      	bne.n	4042da <__udivmoddi4+0xb2>
  404238:	428a      	cmp	r2, r1
  40423a:	4617      	mov	r7, r2
  40423c:	d96c      	bls.n	404318 <__udivmoddi4+0xf0>
  40423e:	fab2 fe82 	clz	lr, r2
  404242:	f1be 0f00 	cmp.w	lr, #0
  404246:	d00b      	beq.n	404260 <__udivmoddi4+0x38>
  404248:	f1ce 0420 	rsb	r4, lr, #32
  40424c:	fa20 f404 	lsr.w	r4, r0, r4
  404250:	fa01 f60e 	lsl.w	r6, r1, lr
  404254:	ea44 0c06 	orr.w	ip, r4, r6
  404258:	fa02 f70e 	lsl.w	r7, r2, lr
  40425c:	fa00 f40e 	lsl.w	r4, r0, lr
  404260:	ea4f 4917 	mov.w	r9, r7, lsr #16
  404264:	0c22      	lsrs	r2, r4, #16
  404266:	fbbc f0f9 	udiv	r0, ip, r9
  40426a:	fa1f f887 	uxth.w	r8, r7
  40426e:	fb09 c610 	mls	r6, r9, r0, ip
  404272:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404276:	fb00 f308 	mul.w	r3, r0, r8
  40427a:	42b3      	cmp	r3, r6
  40427c:	d909      	bls.n	404292 <__udivmoddi4+0x6a>
  40427e:	19f6      	adds	r6, r6, r7
  404280:	f100 32ff 	add.w	r2, r0, #4294967295
  404284:	f080 8122 	bcs.w	4044cc <__udivmoddi4+0x2a4>
  404288:	42b3      	cmp	r3, r6
  40428a:	f240 811f 	bls.w	4044cc <__udivmoddi4+0x2a4>
  40428e:	3802      	subs	r0, #2
  404290:	443e      	add	r6, r7
  404292:	1af6      	subs	r6, r6, r3
  404294:	b2a2      	uxth	r2, r4
  404296:	fbb6 f3f9 	udiv	r3, r6, r9
  40429a:	fb09 6613 	mls	r6, r9, r3, r6
  40429e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4042a2:	fb03 f808 	mul.w	r8, r3, r8
  4042a6:	45a0      	cmp	r8, r4
  4042a8:	d909      	bls.n	4042be <__udivmoddi4+0x96>
  4042aa:	19e4      	adds	r4, r4, r7
  4042ac:	f103 32ff 	add.w	r2, r3, #4294967295
  4042b0:	f080 810a 	bcs.w	4044c8 <__udivmoddi4+0x2a0>
  4042b4:	45a0      	cmp	r8, r4
  4042b6:	f240 8107 	bls.w	4044c8 <__udivmoddi4+0x2a0>
  4042ba:	3b02      	subs	r3, #2
  4042bc:	443c      	add	r4, r7
  4042be:	ebc8 0404 	rsb	r4, r8, r4
  4042c2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4042c6:	2100      	movs	r1, #0
  4042c8:	2d00      	cmp	r5, #0
  4042ca:	d062      	beq.n	404392 <__udivmoddi4+0x16a>
  4042cc:	fa24 f40e 	lsr.w	r4, r4, lr
  4042d0:	2300      	movs	r3, #0
  4042d2:	602c      	str	r4, [r5, #0]
  4042d4:	606b      	str	r3, [r5, #4]
  4042d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042da:	428b      	cmp	r3, r1
  4042dc:	d907      	bls.n	4042ee <__udivmoddi4+0xc6>
  4042de:	2d00      	cmp	r5, #0
  4042e0:	d055      	beq.n	40438e <__udivmoddi4+0x166>
  4042e2:	2100      	movs	r1, #0
  4042e4:	e885 0041 	stmia.w	r5, {r0, r6}
  4042e8:	4608      	mov	r0, r1
  4042ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042ee:	fab3 f183 	clz	r1, r3
  4042f2:	2900      	cmp	r1, #0
  4042f4:	f040 8090 	bne.w	404418 <__udivmoddi4+0x1f0>
  4042f8:	42b3      	cmp	r3, r6
  4042fa:	d302      	bcc.n	404302 <__udivmoddi4+0xda>
  4042fc:	4282      	cmp	r2, r0
  4042fe:	f200 80f8 	bhi.w	4044f2 <__udivmoddi4+0x2ca>
  404302:	1a84      	subs	r4, r0, r2
  404304:	eb66 0603 	sbc.w	r6, r6, r3
  404308:	2001      	movs	r0, #1
  40430a:	46b4      	mov	ip, r6
  40430c:	2d00      	cmp	r5, #0
  40430e:	d040      	beq.n	404392 <__udivmoddi4+0x16a>
  404310:	e885 1010 	stmia.w	r5, {r4, ip}
  404314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404318:	b912      	cbnz	r2, 404320 <__udivmoddi4+0xf8>
  40431a:	2701      	movs	r7, #1
  40431c:	fbb7 f7f2 	udiv	r7, r7, r2
  404320:	fab7 fe87 	clz	lr, r7
  404324:	f1be 0f00 	cmp.w	lr, #0
  404328:	d135      	bne.n	404396 <__udivmoddi4+0x16e>
  40432a:	1bf3      	subs	r3, r6, r7
  40432c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  404330:	fa1f fc87 	uxth.w	ip, r7
  404334:	2101      	movs	r1, #1
  404336:	fbb3 f0f8 	udiv	r0, r3, r8
  40433a:	0c22      	lsrs	r2, r4, #16
  40433c:	fb08 3610 	mls	r6, r8, r0, r3
  404340:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404344:	fb0c f300 	mul.w	r3, ip, r0
  404348:	42b3      	cmp	r3, r6
  40434a:	d907      	bls.n	40435c <__udivmoddi4+0x134>
  40434c:	19f6      	adds	r6, r6, r7
  40434e:	f100 32ff 	add.w	r2, r0, #4294967295
  404352:	d202      	bcs.n	40435a <__udivmoddi4+0x132>
  404354:	42b3      	cmp	r3, r6
  404356:	f200 80ce 	bhi.w	4044f6 <__udivmoddi4+0x2ce>
  40435a:	4610      	mov	r0, r2
  40435c:	1af6      	subs	r6, r6, r3
  40435e:	b2a2      	uxth	r2, r4
  404360:	fbb6 f3f8 	udiv	r3, r6, r8
  404364:	fb08 6613 	mls	r6, r8, r3, r6
  404368:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  40436c:	fb0c fc03 	mul.w	ip, ip, r3
  404370:	45a4      	cmp	ip, r4
  404372:	d907      	bls.n	404384 <__udivmoddi4+0x15c>
  404374:	19e4      	adds	r4, r4, r7
  404376:	f103 32ff 	add.w	r2, r3, #4294967295
  40437a:	d202      	bcs.n	404382 <__udivmoddi4+0x15a>
  40437c:	45a4      	cmp	ip, r4
  40437e:	f200 80b5 	bhi.w	4044ec <__udivmoddi4+0x2c4>
  404382:	4613      	mov	r3, r2
  404384:	ebcc 0404 	rsb	r4, ip, r4
  404388:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40438c:	e79c      	b.n	4042c8 <__udivmoddi4+0xa0>
  40438e:	4629      	mov	r1, r5
  404390:	4628      	mov	r0, r5
  404392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404396:	f1ce 0120 	rsb	r1, lr, #32
  40439a:	fa06 f30e 	lsl.w	r3, r6, lr
  40439e:	fa07 f70e 	lsl.w	r7, r7, lr
  4043a2:	fa20 f901 	lsr.w	r9, r0, r1
  4043a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4043aa:	40ce      	lsrs	r6, r1
  4043ac:	ea49 0903 	orr.w	r9, r9, r3
  4043b0:	fbb6 faf8 	udiv	sl, r6, r8
  4043b4:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4043b8:	fb08 661a 	mls	r6, r8, sl, r6
  4043bc:	fa1f fc87 	uxth.w	ip, r7
  4043c0:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  4043c4:	fb0a f20c 	mul.w	r2, sl, ip
  4043c8:	429a      	cmp	r2, r3
  4043ca:	fa00 f40e 	lsl.w	r4, r0, lr
  4043ce:	d90a      	bls.n	4043e6 <__udivmoddi4+0x1be>
  4043d0:	19db      	adds	r3, r3, r7
  4043d2:	f10a 31ff 	add.w	r1, sl, #4294967295
  4043d6:	f080 8087 	bcs.w	4044e8 <__udivmoddi4+0x2c0>
  4043da:	429a      	cmp	r2, r3
  4043dc:	f240 8084 	bls.w	4044e8 <__udivmoddi4+0x2c0>
  4043e0:	f1aa 0a02 	sub.w	sl, sl, #2
  4043e4:	443b      	add	r3, r7
  4043e6:	1a9b      	subs	r3, r3, r2
  4043e8:	fa1f f989 	uxth.w	r9, r9
  4043ec:	fbb3 f1f8 	udiv	r1, r3, r8
  4043f0:	fb08 3311 	mls	r3, r8, r1, r3
  4043f4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  4043f8:	fb01 f60c 	mul.w	r6, r1, ip
  4043fc:	429e      	cmp	r6, r3
  4043fe:	d907      	bls.n	404410 <__udivmoddi4+0x1e8>
  404400:	19db      	adds	r3, r3, r7
  404402:	f101 32ff 	add.w	r2, r1, #4294967295
  404406:	d26b      	bcs.n	4044e0 <__udivmoddi4+0x2b8>
  404408:	429e      	cmp	r6, r3
  40440a:	d969      	bls.n	4044e0 <__udivmoddi4+0x2b8>
  40440c:	3902      	subs	r1, #2
  40440e:	443b      	add	r3, r7
  404410:	1b9b      	subs	r3, r3, r6
  404412:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  404416:	e78e      	b.n	404336 <__udivmoddi4+0x10e>
  404418:	f1c1 0e20 	rsb	lr, r1, #32
  40441c:	fa22 f40e 	lsr.w	r4, r2, lr
  404420:	408b      	lsls	r3, r1
  404422:	4323      	orrs	r3, r4
  404424:	fa20 f70e 	lsr.w	r7, r0, lr
  404428:	fa06 f401 	lsl.w	r4, r6, r1
  40442c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404430:	fa26 f60e 	lsr.w	r6, r6, lr
  404434:	433c      	orrs	r4, r7
  404436:	fbb6 f9fc 	udiv	r9, r6, ip
  40443a:	0c27      	lsrs	r7, r4, #16
  40443c:	fb0c 6619 	mls	r6, ip, r9, r6
  404440:	fa1f f883 	uxth.w	r8, r3
  404444:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  404448:	fb09 f708 	mul.w	r7, r9, r8
  40444c:	42b7      	cmp	r7, r6
  40444e:	fa02 f201 	lsl.w	r2, r2, r1
  404452:	fa00 fa01 	lsl.w	sl, r0, r1
  404456:	d908      	bls.n	40446a <__udivmoddi4+0x242>
  404458:	18f6      	adds	r6, r6, r3
  40445a:	f109 30ff 	add.w	r0, r9, #4294967295
  40445e:	d241      	bcs.n	4044e4 <__udivmoddi4+0x2bc>
  404460:	42b7      	cmp	r7, r6
  404462:	d93f      	bls.n	4044e4 <__udivmoddi4+0x2bc>
  404464:	f1a9 0902 	sub.w	r9, r9, #2
  404468:	441e      	add	r6, r3
  40446a:	1bf6      	subs	r6, r6, r7
  40446c:	b2a0      	uxth	r0, r4
  40446e:	fbb6 f4fc 	udiv	r4, r6, ip
  404472:	fb0c 6614 	mls	r6, ip, r4, r6
  404476:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  40447a:	fb04 f808 	mul.w	r8, r4, r8
  40447e:	45b8      	cmp	r8, r7
  404480:	d907      	bls.n	404492 <__udivmoddi4+0x26a>
  404482:	18ff      	adds	r7, r7, r3
  404484:	f104 30ff 	add.w	r0, r4, #4294967295
  404488:	d228      	bcs.n	4044dc <__udivmoddi4+0x2b4>
  40448a:	45b8      	cmp	r8, r7
  40448c:	d926      	bls.n	4044dc <__udivmoddi4+0x2b4>
  40448e:	3c02      	subs	r4, #2
  404490:	441f      	add	r7, r3
  404492:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  404496:	ebc8 0707 	rsb	r7, r8, r7
  40449a:	fba0 8902 	umull	r8, r9, r0, r2
  40449e:	454f      	cmp	r7, r9
  4044a0:	4644      	mov	r4, r8
  4044a2:	464e      	mov	r6, r9
  4044a4:	d314      	bcc.n	4044d0 <__udivmoddi4+0x2a8>
  4044a6:	d029      	beq.n	4044fc <__udivmoddi4+0x2d4>
  4044a8:	b365      	cbz	r5, 404504 <__udivmoddi4+0x2dc>
  4044aa:	ebba 0304 	subs.w	r3, sl, r4
  4044ae:	eb67 0706 	sbc.w	r7, r7, r6
  4044b2:	fa07 fe0e 	lsl.w	lr, r7, lr
  4044b6:	40cb      	lsrs	r3, r1
  4044b8:	40cf      	lsrs	r7, r1
  4044ba:	ea4e 0303 	orr.w	r3, lr, r3
  4044be:	e885 0088 	stmia.w	r5, {r3, r7}
  4044c2:	2100      	movs	r1, #0
  4044c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4044c8:	4613      	mov	r3, r2
  4044ca:	e6f8      	b.n	4042be <__udivmoddi4+0x96>
  4044cc:	4610      	mov	r0, r2
  4044ce:	e6e0      	b.n	404292 <__udivmoddi4+0x6a>
  4044d0:	ebb8 0402 	subs.w	r4, r8, r2
  4044d4:	eb69 0603 	sbc.w	r6, r9, r3
  4044d8:	3801      	subs	r0, #1
  4044da:	e7e5      	b.n	4044a8 <__udivmoddi4+0x280>
  4044dc:	4604      	mov	r4, r0
  4044de:	e7d8      	b.n	404492 <__udivmoddi4+0x26a>
  4044e0:	4611      	mov	r1, r2
  4044e2:	e795      	b.n	404410 <__udivmoddi4+0x1e8>
  4044e4:	4681      	mov	r9, r0
  4044e6:	e7c0      	b.n	40446a <__udivmoddi4+0x242>
  4044e8:	468a      	mov	sl, r1
  4044ea:	e77c      	b.n	4043e6 <__udivmoddi4+0x1be>
  4044ec:	3b02      	subs	r3, #2
  4044ee:	443c      	add	r4, r7
  4044f0:	e748      	b.n	404384 <__udivmoddi4+0x15c>
  4044f2:	4608      	mov	r0, r1
  4044f4:	e70a      	b.n	40430c <__udivmoddi4+0xe4>
  4044f6:	3802      	subs	r0, #2
  4044f8:	443e      	add	r6, r7
  4044fa:	e72f      	b.n	40435c <__udivmoddi4+0x134>
  4044fc:	45c2      	cmp	sl, r8
  4044fe:	d3e7      	bcc.n	4044d0 <__udivmoddi4+0x2a8>
  404500:	463e      	mov	r6, r7
  404502:	e7d1      	b.n	4044a8 <__udivmoddi4+0x280>
  404504:	4629      	mov	r1, r5
  404506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40450a:	bf00      	nop

0040450c <__aeabi_idiv0>:
  40450c:	4770      	bx	lr
  40450e:	bf00      	nop
  404510:	41202d2d 	.word	0x41202d2d
  404514:	20434546 	.word	0x20434546
  404518:	706d6554 	.word	0x706d6554
  40451c:	74617265 	.word	0x74617265
  404520:	20657275 	.word	0x20657275
  404524:	736e6553 	.word	0x736e6553
  404528:	4520726f 	.word	0x4520726f
  40452c:	706d6178 	.word	0x706d6178
  404530:	2d20656c 	.word	0x2d20656c
  404534:	2d0a0d2d 	.word	0x2d0a0d2d
  404538:	4153202d 	.word	0x4153202d
  40453c:	3037454d 	.word	0x3037454d
  404540:	4c50582d 	.word	0x4c50582d
  404544:	2d2d2044 	.word	0x2d2d2044
  404548:	2d2d0a0d 	.word	0x2d2d0a0d
  40454c:	6d6f4320 	.word	0x6d6f4320
  404550:	656c6970 	.word	0x656c6970
  404554:	41203a64 	.word	0x41203a64
  404558:	31207270 	.word	0x31207270
  40455c:	30322037 	.word	0x30322037
  404560:	31203731 	.word	0x31203731
  404564:	38323a38 	.word	0x38323a38
  404568:	2035353a 	.word	0x2035353a
  40456c:	000d2d2d 	.word	0x000d2d2d
  404570:	706d6554 	.word	0x706d6554
  404574:	25203a20 	.word	0x25203a20
  404578:	0a0d2064 	.word	0x0a0d2064
  40457c:	00000000 	.word	0x00000000
  404580:	00000043 	.word	0x00000043

00404584 <_global_impure_ptr>:
  404584:	20400008 0000000a                       ..@ ....

0040458c <zeroes.6993>:
  40458c:	30303030 30303030 30303030 30303030     0000000000000000
  40459c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4045ac:	00000000 33323130 37363534 62613938     ....0123456789ab
  4045bc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004045cc <blanks.6992>:
  4045cc:	20202020 20202020 20202020 20202020                     

004045dc <_init>:
  4045dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045de:	bf00      	nop
  4045e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045e2:	bc08      	pop	{r3}
  4045e4:	469e      	mov	lr, r3
  4045e6:	4770      	bx	lr

004045e8 <__init_array_start>:
  4045e8:	004027c5 	.word	0x004027c5

004045ec <__frame_dummy_init_array_entry>:
  4045ec:	00400165                                e.@.

004045f0 <_fini>:
  4045f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045f2:	bf00      	nop
  4045f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045f6:	bc08      	pop	{r3}
  4045f8:	469e      	mov	lr, r3
  4045fa:	4770      	bx	lr

004045fc <__fini_array_start>:
  4045fc:	00400141 	.word	0x00400141
