

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L4'
================================================================
* Date:           Tue Jul  9 14:02:51 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.713 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      544|      544|  5.440 us|  5.440 us|  544|  544|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L4      |      542|      542|         6|          3|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1"   --->   Operation 10 'alloca' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_stream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %k_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc19.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k = load i8 %k_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 15 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_eq  i8 %k, i8 180" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 16 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 180, i64 180, i64 180"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%k_4 = add i8 %k, i8 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 18 'add' 'k_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc19.i.i.split, void %for.inc.i13.i.preheader.exitStub" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 19 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln23 = store i8 %k_4, i8 %k_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 20 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 21 [1/1] (2.16ns)   --->   "%sum_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_stream" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'sum_stream_read' <Predicate = (!icmp_ln23)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 6.22>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 22 'load' 'sum_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %sum_stream_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'bitcast' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 24 [4/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 24 'fadd' 'sum_1' <Predicate = (!icmp_ln23)> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 32 'load' 'sum_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.22>
ST_4 : Operation 25 [3/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 25 'fadd' 'sum_1' <Predicate = true> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.22>
ST_5 : Operation 26 [2/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 26 'fadd' 'sum_1' <Predicate = true> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:24]   --->   Operation 27 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/4] (6.22ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25]   --->   Operation 29 'fadd' 'sum_1' <Predicate = true> <Delay = 6.22> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.22> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln23 = store i32 %sum_1, i32 %sum" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 30 'store' 'store_ln23' <Predicate = true> <Delay = 0.48>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc19.i.i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23]   --->   Operation 31 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('k') [4]  (0 ns)
	'load' operation ('k', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23) on local variable 'k' [10]  (0 ns)
	'add' operation ('k', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23) [13]  (0.907 ns)
	'store' operation ('store_ln23', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23) of variable 'k', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23 on local variable 'k' [22]  (0.489 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	fifo read operation ('sum_stream_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'sum_stream' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [19]  (2.17 ns)

 <State 3>: 6.22ns
The critical path consists of the following:
	'load' operation ('sum_load', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25) on local variable 'sum' [16]  (0 ns)
	'fadd' operation ('x', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25) [21]  (6.22 ns)

 <State 4>: 6.22ns
The critical path consists of the following:
	'fadd' operation ('x', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25) [21]  (6.22 ns)

 <State 5>: 6.22ns
The critical path consists of the following:
	'fadd' operation ('x', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25) [21]  (6.22 ns)

 <State 6>: 6.71ns
The critical path consists of the following:
	'fadd' operation ('x', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25) [21]  (6.22 ns)
	'store' operation ('store_ln23', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:23) of variable 'x', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:25 on local variable 'sum' [23]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
