[
	{
		"original_line": "   integer crossed;", 
		"bug_line": "   integer crossed",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "output vout_p, vout_n;", 
		"bug_line": "output vout_p, vout_n",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "         crossed = 1;", 
		"bug_line": "         crossed = 1",
		"error_description": "Missing semicolon at the end of the assignment statement, violating Verilog-A's requirement that all statements must terminate with a semicolon"
	},
	{
		"original_line": "   real sc_state;", 
		"bug_line": "   real sc_state",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "electrical vout_p, vout_n, vin_p, vin_n, vphi;", 
		"bug_line": "electrical vout_p, vout_n, vin_p vin_n, vphi;",
		"error_description": "Missing comma between identifiers in net declaration list. 'vin_p' and 'vin_n' become adjacent without separator, violating Verilog-A syntax for multiple variable declarations."
	},
	{
		"original_line": "   real vout;", 
		"bug_line": "   real vout",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error since VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "         crossed = 1;", 
		"bug_line": "         crossed = 1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the 'else' keyword immediately follows without proper statement termination."
	},
	{
		"original_line": "         sc_state = (cap_in*V(vin_p,vin_n) + cap_fb*vout)/(cap_in + cap_fb);", 
		"bug_line": "         sc_state = (cap_in*V(vin_p,vin_n) + cap_fb*vout)/(cap_in + cap_fb;",
		"error_description": "Missing closing parenthesis for the denominator expression"
	},
	{
		"original_line": "electrical vout_p, vout_n, vin_p, vin_n, vphi;", 
		"bug_line": "electrical vout_p, vout_n, vin_p, vin_n, vphi",
		"error_description": "Missing semicolon at the end of the declaration, causing unterminated statement syntax error."
	},
	{
		"original_line": "parameter real vphi_trans = 0.5;", 
		"bug_line": "paramter real vphi_trans = 0.5;",
		"error_description": "Misspelled keyword 'parameter' as 'paramter'"
	},
	{
		"original_line": "parameter real vphi_trans = 0.5;", 
		"bug_line": "parameter real vphi_trans = 0.5",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "`define VPHI_TRANS_ABSTOL 0.1", 
		"bug_line": "`define 0.1",
		"error_description": "Missing macro identifier after `define directive. The token '0.1' is a real number, not a valid identifier. Verilog requires an identifier immediately after `define."
	},
	{
		"original_line": "      if ( crossed )", 
		"bug_line": "      if crossed )",
		"error_description": "Missing opening parenthesis '(' for the condition in the if statement, making the syntax invalid."
	},
	{
		"original_line": "output vout_p, vout_n;", 
		"bug_line": "output vout_p, vout_n",
		"error_description": "Missing semicolon at the end of the output declaration"
	},
	{
		"original_line": "parameter real cap_fb = 1m from (0:inf);", 
		"bug_line": "parameter real cap_fb = 1 m from (0:inf);",
		"error_description": "Space between '1' and 'm' breaks the real literal token, causing a syntax error as the token 'm' is unexpected in this context."
	},
	{
		"original_line": "module switch_cap_integ(vout_p, vout_n, vin_p, vin_n, vphi);", 
		"bug_line": "module switch_cap_integ(vout_p, vout_n, vin_p, vin_n vphi);",
		"error_description": "Missing comma between port declarations 'vin_n' and 'vphi', causing syntax error in port list"
	},
	{
		"original_line": "   real vout;", 
		"bug_line": "   real vout",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begin;",
		"error_description": "Semicolon after 'begin' is invalid syntax in Verilog-A analog block definitions, as 'begin' must directly start the block without termination."
	},
	{
		"original_line": "(* instrument_module *)", 
		"bug_line": "(* instrument_module",
		"error_description": "Unterminated attribute specification due to missing closing '*)', causing a syntax error as the compiler expects the attribute to be properly terminated."
	},
	{
		"original_line": "   crossed = 0;", 
		"bug_line": "   crossed 0;",
		"error_description": "Missing assignment operator '=' between variable and value"
	}
]