--==========================================================
-- Universidad Atonoma Metropolitana, Unidad Lerma
-- Diseno Logico
--==========================================================
-- miand.vhd
-- Programador: Xavier G.
-- 3 de octubre del 2020
--==========================================================
------------------------------------------------------------
-- Library declarations
------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

------------------------------------------------------------
-- Entity declaration
------------------------------------------------------------
entity my_and is
   port(
      x0, x1: in std_logic;
      y: out std_logic
   );
end my_and;

architecture my_and_arch of my_and is
------------------------------------------------------------
-- Components declaration
------------------------------------------------------------

------------------------------------------------------------
-- Signal declaration
------------------------------------------------------------

   signal p0, p1: std_logic;

------------------------------------------------------------
-- Architecture body
------------------------------------------------------------

begin
   -- suma de productos
   y <= p0 or p1;
   -- productos
   p0 <= x0 and x1;
   p1 <= x0 and x1;
end my_and_arch;
