@W: MT530 :"c:\microsemi_prj\hw8\p2b\hdl\shiftregister.v":7:0:7:5|Found inferred clock ShiftRegister|clk which controls 4 sequential elements including data_out[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
