#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 25 06:43:28 2025
# Process ID         : 7700
# Current directory  : C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent1796 C:\Users\harsh\Downloads\SoCFinalProject\Task4\Vivado_Task4\Final_V2.xpr
# Log file           : C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/vivado.log
# Journal file       : C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4\vivado.jou
# Running On         : LAPTOP-LC1F7D02
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency      : 2400 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17009 MB
# Swap memory        : 1073 MB
# Total Virtual      : 18082 MB
# Available Virtual  : 7855 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/harsh/Downloads/SoCFinalProject/Task4/ip_repo'; using path 'C:/Users/harsh/Downloads/SoCFinalProject/ip_repo' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1177.676 ; gain = 144.113
update_compile_order -fileset sources_1
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:user:pwm_audio_axi_stream:1.0 - pwm_audio_axi_stream_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Successfully read diagram <design_1> from block design file <C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 25 06:46:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/synth_1/runme.log
[Fri Apr 25 06:46:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Task4/Vivado_Task4/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 06:56:36 2025...
