DECL|ACC_INSTS|macro|ACC_INSTS
DECL|ACC_INST_NUM|macro|ACC_INST_NUM
DECL|ACC_IRQn|enumerator|ACC_IRQn = 33 , /**< 33 SAME70Q19 Analog Comparator Controller (ACC) */
DECL|ACC|macro|ACC
DECL|ACC|macro|ACC
DECL|AES_INSTS|macro|AES_INSTS
DECL|AES_INST_NUM|macro|AES_INST_NUM
DECL|AES_IRQn|enumerator|AES_IRQn = 56 , /**< 56 SAME70Q19 Advanced Encryption Standard (AES) */
DECL|AES|macro|AES
DECL|AES|macro|AES
DECL|AFEC0_IRQn|enumerator|AFEC0_IRQn = 29 , /**< 29 SAME70Q19 Analog Front-End Controller (AFEC0) */
DECL|AFEC0|macro|AFEC0
DECL|AFEC0|macro|AFEC0
DECL|AFEC1_IRQn|enumerator|AFEC1_IRQn = 40 , /**< 40 SAME70Q19 Analog Front-End Controller (AFEC1) */
DECL|AFEC1|macro|AFEC1
DECL|AFEC1|macro|AFEC1
DECL|AFEC_INSTS|macro|AFEC_INSTS
DECL|AFEC_INST_NUM|macro|AFEC_INST_NUM
DECL|AXIMX_ADDR|macro|AXIMX_ADDR
DECL|AXIMX_SIZE|macro|AXIMX_SIZE
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /**< 5 Cortex-M7 Bus Fault Interrupt */
DECL|CAST|macro|CAST
DECL|CAST|macro|CAST
DECL|CHIPID_INSTS|macro|CHIPID_INSTS
DECL|CHIPID_INST_NUM|macro|CHIPID_INST_NUM
DECL|CHIPID|macro|CHIPID
DECL|CHIPID|macro|CHIPID
DECL|CHIP_CIDR|macro|CHIP_CIDR
DECL|CHIP_EXID|macro|CHIP_EXID
DECL|CHIP_FREQ_CPU_MAX|macro|CHIP_FREQ_CPU_MAX
DECL|CHIP_FREQ_FWS_0|macro|CHIP_FREQ_FWS_0
DECL|CHIP_FREQ_FWS_1|macro|CHIP_FREQ_FWS_1
DECL|CHIP_FREQ_FWS_2|macro|CHIP_FREQ_FWS_2
DECL|CHIP_FREQ_FWS_3|macro|CHIP_FREQ_FWS_3
DECL|CHIP_FREQ_FWS_4|macro|CHIP_FREQ_FWS_4
DECL|CHIP_FREQ_FWS_5|macro|CHIP_FREQ_FWS_5
DECL|CHIP_FREQ_MAINCK_RC_12MHZ|macro|CHIP_FREQ_MAINCK_RC_12MHZ
DECL|CHIP_FREQ_MAINCK_RC_4MHZ|macro|CHIP_FREQ_MAINCK_RC_4MHZ
DECL|CHIP_FREQ_MAINCK_RC_8MHZ|macro|CHIP_FREQ_MAINCK_RC_8MHZ
DECL|CHIP_FREQ_SLCK_RC_MAX|macro|CHIP_FREQ_SLCK_RC_MAX
DECL|CHIP_FREQ_SLCK_RC_MIN|macro|CHIP_FREQ_SLCK_RC_MIN
DECL|CHIP_FREQ_SLCK_RC|macro|CHIP_FREQ_SLCK_RC
DECL|CHIP_FREQ_XTAL_12M|macro|CHIP_FREQ_XTAL_12M
DECL|CHIP_FREQ_XTAL_32K|macro|CHIP_FREQ_XTAL_32K
DECL|CHIP_JTAGID|macro|CHIP_JTAGID
DECL|DACC_INSTS|macro|DACC_INSTS
DECL|DACC_INST_NUM|macro|DACC_INST_NUM
DECL|DACC_IRQn|enumerator|DACC_IRQn = 30 , /**< 30 SAME70Q19 Digital-to-Analog Converter Controller (DACC) */
DECL|DACC|macro|DACC
DECL|DACC|macro|DACC
DECL|DTCM_ADDR|macro|DTCM_ADDR
DECL|DTCM_SIZE|macro|DTCM_SIZE
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4 , /**< 12 Cortex-M7 Debug Monitor Interrupt */
DECL|DeviceVectors|typedef|} DeviceVectors;
DECL|EBI_CS0_ADDR|macro|EBI_CS0_ADDR
DECL|EBI_CS0_SIZE|macro|EBI_CS0_SIZE
DECL|EBI_CS1_ADDR|macro|EBI_CS1_ADDR
DECL|EBI_CS1_SIZE|macro|EBI_CS1_SIZE
DECL|EBI_CS2_ADDR|macro|EBI_CS2_ADDR
DECL|EBI_CS2_SIZE|macro|EBI_CS2_SIZE
DECL|EBI_CS3_ADDR|macro|EBI_CS3_ADDR
DECL|EBI_CS3_SIZE|macro|EBI_CS3_SIZE
DECL|EFC_INSTS|macro|EFC_INSTS
DECL|EFC_INST_NUM|macro|EFC_INST_NUM
DECL|EFC_IRQn|enumerator|EFC_IRQn = 6 , /**< 6 SAME70Q19 Embedded Flash Controller (EFC) */
DECL|EFC|macro|EFC
DECL|EFC|macro|EFC
DECL|GMAC_INSTS|macro|GMAC_INSTS
DECL|GMAC_INST_NUM|macro|GMAC_INST_NUM
DECL|GMAC_IRQn|enumerator|GMAC_IRQn = 39 , /**< 39 SAME70Q19 Gigabit Ethernet MAC (GMAC) */
DECL|GMAC|macro|GMAC
DECL|GMAC|macro|GMAC
DECL|GPBR_INSTS|macro|GPBR_INSTS
DECL|GPBR_INST_NUM|macro|GPBR_INST_NUM
DECL|GPBR|macro|GPBR
DECL|GPBR|macro|GPBR
DECL|HSMCI_INSTS|macro|HSMCI_INSTS
DECL|HSMCI_INST_NUM|macro|HSMCI_INST_NUM
DECL|HSMCI_IRQn|enumerator|HSMCI_IRQn = 18 , /**< 18 SAME70Q19 High Speed MultiMedia Card Interface (HSMCI) */
DECL|HSMCI|macro|HSMCI
DECL|HSMCI|macro|HSMCI
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< 3 HardFault Interrupt */
DECL|ICM_INSTS|macro|ICM_INSTS
DECL|ICM_INST_NUM|macro|ICM_INST_NUM
DECL|ICM_IRQn|enumerator|ICM_IRQn = 32 , /**< 32 SAME70Q19 Integrity Check Monitor (ICM) */
DECL|ICM|macro|ICM
DECL|ICM|macro|ICM
DECL|ID_ACC|macro|ID_ACC
DECL|ID_AES|macro|ID_AES
DECL|ID_AFEC0|macro|ID_AFEC0
DECL|ID_AFEC1|macro|ID_AFEC1
DECL|ID_DACC|macro|ID_DACC
DECL|ID_EFC|macro|ID_EFC
DECL|ID_GMAC|macro|ID_GMAC
DECL|ID_HSMCI|macro|ID_HSMCI
DECL|ID_ICM|macro|ID_ICM
DECL|ID_ISI|macro|ID_ISI
DECL|ID_MCAN0|macro|ID_MCAN0
DECL|ID_MCAN1|macro|ID_MCAN1
DECL|ID_PERIPH_COUNT|macro|ID_PERIPH_COUNT
DECL|ID_PIOA|macro|ID_PIOA
DECL|ID_PIOB|macro|ID_PIOB
DECL|ID_PIOC|macro|ID_PIOC
DECL|ID_PIOD|macro|ID_PIOD
DECL|ID_PIOE|macro|ID_PIOE
DECL|ID_PMC|macro|ID_PMC
DECL|ID_PWM0|macro|ID_PWM0
DECL|ID_PWM1|macro|ID_PWM1
DECL|ID_QSPI|macro|ID_QSPI
DECL|ID_RSTC|macro|ID_RSTC
DECL|ID_RSWDT|macro|ID_RSWDT
DECL|ID_RTC|macro|ID_RTC
DECL|ID_RTT|macro|ID_RTT
DECL|ID_SDRAMC|macro|ID_SDRAMC
DECL|ID_SMC|macro|ID_SMC
DECL|ID_SPI0|macro|ID_SPI0
DECL|ID_SPI1|macro|ID_SPI1
DECL|ID_SSC|macro|ID_SSC
DECL|ID_SUPC|macro|ID_SUPC
DECL|ID_TC0_CHANNEL0|macro|ID_TC0_CHANNEL0
DECL|ID_TC0_CHANNEL1|macro|ID_TC0_CHANNEL1
DECL|ID_TC0_CHANNEL2|macro|ID_TC0_CHANNEL2
DECL|ID_TC0|macro|ID_TC0
DECL|ID_TC10|macro|ID_TC10
DECL|ID_TC11|macro|ID_TC11
DECL|ID_TC1_CHANNEL0|macro|ID_TC1_CHANNEL0
DECL|ID_TC1_CHANNEL1|macro|ID_TC1_CHANNEL1
DECL|ID_TC1_CHANNEL2|macro|ID_TC1_CHANNEL2
DECL|ID_TC1|macro|ID_TC1
DECL|ID_TC2_CHANNEL0|macro|ID_TC2_CHANNEL0
DECL|ID_TC2_CHANNEL1|macro|ID_TC2_CHANNEL1
DECL|ID_TC2_CHANNEL2|macro|ID_TC2_CHANNEL2
DECL|ID_TC2|macro|ID_TC2
DECL|ID_TC3_CHANNEL0|macro|ID_TC3_CHANNEL0
DECL|ID_TC3_CHANNEL1|macro|ID_TC3_CHANNEL1
DECL|ID_TC3_CHANNEL2|macro|ID_TC3_CHANNEL2
DECL|ID_TC3|macro|ID_TC3
DECL|ID_TC4|macro|ID_TC4
DECL|ID_TC5|macro|ID_TC5
DECL|ID_TC6|macro|ID_TC6
DECL|ID_TC7|macro|ID_TC7
DECL|ID_TC8|macro|ID_TC8
DECL|ID_TC9|macro|ID_TC9
DECL|ID_TRNG|macro|ID_TRNG
DECL|ID_TWIHS0|macro|ID_TWIHS0
DECL|ID_TWIHS1|macro|ID_TWIHS1
DECL|ID_TWIHS2|macro|ID_TWIHS2
DECL|ID_UART0|macro|ID_UART0
DECL|ID_UART1|macro|ID_UART1
DECL|ID_UART2|macro|ID_UART2
DECL|ID_UART3|macro|ID_UART3
DECL|ID_UART4|macro|ID_UART4
DECL|ID_USART0|macro|ID_USART0
DECL|ID_USART1|macro|ID_USART1
DECL|ID_USART2|macro|ID_USART2
DECL|ID_USBHS|macro|ID_USBHS
DECL|ID_WDT|macro|ID_WDT
DECL|ID_XDMAC|macro|ID_XDMAC
DECL|IFLASH_ADDR|macro|IFLASH_ADDR
DECL|IFLASH_NB_OF_PAGES|macro|IFLASH_NB_OF_PAGES
DECL|IFLASH_PAGE_SIZE|macro|IFLASH_PAGE_SIZE
DECL|IFLASH_SIZE|macro|IFLASH_SIZE
DECL|IRAM_ADDR|macro|IRAM_ADDR
DECL|IRAM_SIZE|macro|IRAM_SIZE
DECL|IROM_ADDR|macro|IROM_ADDR
DECL|IROM_SIZE|macro|IROM_SIZE
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn
DECL|ISI_INSTS|macro|ISI_INSTS
DECL|ISI_INST_NUM|macro|ISI_INST_NUM
DECL|ISI_IRQn|enumerator|ISI_IRQn = 59 , /**< 59 SAME70Q19 Image Sensor Interface (ISI) */
DECL|ISI|macro|ISI
DECL|ISI|macro|ISI
DECL|ITCM_ADDR|macro|ITCM_ADDR
DECL|ITCM_SIZE|macro|ITCM_SIZE
DECL|JTAGID|macro|JTAGID
DECL|LITTLE_ENDIAN|macro|LITTLE_ENDIAN
DECL|MATRIX_INSTS|macro|MATRIX_INSTS
DECL|MATRIX_INST_NUM|macro|MATRIX_INST_NUM
DECL|MATRIX|macro|MATRIX
DECL|MATRIX|macro|MATRIX
DECL|MCAN0_IRQn|enumerator|MCAN0_IRQn = 35 , /**< 35 SAME70Q19 Controller Area Network (MCAN0) */
DECL|MCAN0|macro|MCAN0
DECL|MCAN0|macro|MCAN0
DECL|MCAN1_IRQn|enumerator|MCAN1_IRQn = 37 , /**< 37 SAME70Q19 Controller Area Network (MCAN1) */
DECL|MCAN1|macro|MCAN1
DECL|MCAN1|macro|MCAN1
DECL|MCAN_INSTS|macro|MCAN_INSTS
DECL|MCAN_INST_NUM|macro|MCAN_INST_NUM
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /**< 4 Cortex-M7 Memory Management Interrupt */
DECL|NUM_IRQ|macro|NUM_IRQ
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */
DECL|PERIPHERALS_ADDR|macro|PERIPHERALS_ADDR
DECL|PERIPHERALS_SIZE|macro|PERIPHERALS_SIZE
DECL|PERIPH_COUNT_IRQn|enumerator|PERIPH_COUNT_IRQn = 64 /**< Number of peripheral IDs */
DECL|PIOA_IRQn|enumerator|PIOA_IRQn = 10 , /**< 10 SAME70Q19 Parallel Input/Output Controller (PIOA) */
DECL|PIOA|macro|PIOA
DECL|PIOA|macro|PIOA
DECL|PIOB_IRQn|enumerator|PIOB_IRQn = 11 , /**< 11 SAME70Q19 Parallel Input/Output Controller (PIOB) */
DECL|PIOB|macro|PIOB
DECL|PIOB|macro|PIOB
DECL|PIOC_IRQn|enumerator|PIOC_IRQn = 12 , /**< 12 SAME70Q19 Parallel Input/Output Controller (PIOC) */
DECL|PIOC|macro|PIOC
DECL|PIOC|macro|PIOC
DECL|PIOD_IRQn|enumerator|PIOD_IRQn = 16 , /**< 16 SAME70Q19 Parallel Input/Output Controller (PIOD) */
DECL|PIOD|macro|PIOD
DECL|PIOD|macro|PIOD
DECL|PIOE_IRQn|enumerator|PIOE_IRQn = 17 , /**< 17 SAME70Q19 Parallel Input/Output Controller (PIOE) */
DECL|PIOE|macro|PIOE
DECL|PIOE|macro|PIOE
DECL|PIO_INSTS|macro|PIO_INSTS
DECL|PIO_INST_NUM|macro|PIO_INST_NUM
DECL|PMC_INSTS|macro|PMC_INSTS
DECL|PMC_INST_NUM|macro|PMC_INST_NUM
DECL|PMC_IRQn|enumerator|PMC_IRQn = 5 , /**< 5 SAME70Q19 Power Management Controller (PMC) */
DECL|PMC|macro|PMC
DECL|PMC|macro|PMC
DECL|PWM0_IRQn|enumerator|PWM0_IRQn = 31 , /**< 31 SAME70Q19 Pulse Width Modulation Controller (PWM0) */
DECL|PWM0|macro|PWM0
DECL|PWM0|macro|PWM0
DECL|PWM1_IRQn|enumerator|PWM1_IRQn = 60 , /**< 60 SAME70Q19 Pulse Width Modulation Controller (PWM1) */
DECL|PWM1|macro|PWM1
DECL|PWM1|macro|PWM1
DECL|PWM_INSTS|macro|PWM_INSTS
DECL|PWM_INST_NUM|macro|PWM_INST_NUM
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2 , /**< 14 Cortex-M7 Pend SV Interrupt */
DECL|QSPIMEM_ADDR|macro|QSPIMEM_ADDR
DECL|QSPIMEM_SIZE|macro|QSPIMEM_SIZE
DECL|QSPI_INSTS|macro|QSPI_INSTS
DECL|QSPI_INST_NUM|macro|QSPI_INST_NUM
DECL|QSPI_IRQn|enumerator|QSPI_IRQn = 43 , /**< 43 SAME70Q19 Quad Serial Peripheral Interface (QSPI) */
DECL|QSPI|macro|QSPI
DECL|QSPI|macro|QSPI
DECL|REG_ACCESS|macro|REG_ACCESS
DECL|REG_ACCESS|macro|REG_ACCESS
DECL|RSTC_INSTS|macro|RSTC_INSTS
DECL|RSTC_INST_NUM|macro|RSTC_INST_NUM
DECL|RSTC_IRQn|enumerator|RSTC_IRQn = 1 , /**< 1 SAME70Q19 Reset Controller (RSTC) */
DECL|RSTC|macro|RSTC
DECL|RSTC|macro|RSTC
DECL|RSWDT_INSTS|macro|RSWDT_INSTS
DECL|RSWDT_INST_NUM|macro|RSWDT_INST_NUM
DECL|RSWDT_IRQn|enumerator|RSWDT_IRQn = 63 , /**< 63 SAME70Q19 Reinforced Safety Watchdog Timer (RSWDT) */
DECL|RSWDT|macro|RSWDT
DECL|RSWDT|macro|RSWDT
DECL|RTC_INSTS|macro|RTC_INSTS
DECL|RTC_INST_NUM|macro|RTC_INST_NUM
DECL|RTC_IRQn|enumerator|RTC_IRQn = 2 , /**< 2 SAME70Q19 Real-time Clock (RTC) */
DECL|RTC|macro|RTC
DECL|RTC|macro|RTC
DECL|RTT_INSTS|macro|RTT_INSTS
DECL|RTT_INST_NUM|macro|RTT_INST_NUM
DECL|RTT_IRQn|enumerator|RTT_IRQn = 3 , /**< 3 SAME70Q19 Real-time Timer (RTT) */
DECL|RTT|macro|RTT
DECL|RTT|macro|RTT
DECL|RoReg16|typedef|typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */
DECL|RoReg16|typedef|typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */
DECL|RoReg8|typedef|typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */
DECL|RoReg8|typedef|typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */
DECL|RoReg|typedef|typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */
DECL|RoReg|typedef|typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */
DECL|RwReg16|typedef|typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */
DECL|RwReg8|typedef|typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */
DECL|RwReg|typedef|typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */
DECL|SDRAMC_INSTS|macro|SDRAMC_INSTS
DECL|SDRAMC_INST_NUM|macro|SDRAMC_INST_NUM
DECL|SDRAMC_IRQn|enumerator|SDRAMC_IRQn = 62 , /**< 62 SAME70Q19 SDRAM Controller (SDRAMC) */
DECL|SDRAMC|macro|SDRAMC
DECL|SDRAMC|macro|SDRAMC
DECL|SDRAM_CS_ADDR|macro|SDRAM_CS_ADDR
DECL|SDRAM_CS_SIZE|macro|SDRAM_CS_SIZE
DECL|SMC_INSTS|macro|SMC_INSTS
DECL|SMC_INST_NUM|macro|SMC_INST_NUM
DECL|SMC|macro|SMC
DECL|SMC|macro|SMC
DECL|SPI0_IRQn|enumerator|SPI0_IRQn = 21 , /**< 21 SAME70Q19 Serial Peripheral Interface (SPI0) */
DECL|SPI0|macro|SPI0
DECL|SPI0|macro|SPI0
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 42 , /**< 42 SAME70Q19 Serial Peripheral Interface (SPI1) */
DECL|SPI1|macro|SPI1
DECL|SPI1|macro|SPI1
DECL|SPI_INSTS|macro|SPI_INSTS
DECL|SPI_INST_NUM|macro|SPI_INST_NUM
DECL|SSC_INSTS|macro|SSC_INSTS
DECL|SSC_INST_NUM|macro|SSC_INST_NUM
DECL|SSC_IRQn|enumerator|SSC_IRQn = 22 , /**< 22 SAME70Q19 Synchronous Serial Controller (SSC) */
DECL|SSC|macro|SSC
DECL|SSC|macro|SSC
DECL|SUPC_INSTS|macro|SUPC_INSTS
DECL|SUPC_INST_NUM|macro|SUPC_INST_NUM
DECL|SUPC_IRQn|enumerator|SUPC_IRQn = 0 , /**< 0 SAME70Q19 Supply Controller (SUPC) */
DECL|SUPC|macro|SUPC
DECL|SUPC|macro|SUPC
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5 , /**< 11 Cortex-M7 SV Call Interrupt */
DECL|SYSTEM_ADDR|macro|SYSTEM_ADDR
DECL|SYSTEM_SIZE|macro|SYSTEM_SIZE
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1 , /**< 15 Cortex-M7 System Tick Interrupt */
DECL|TC0_IRQn|enumerator|TC0_IRQn = 23 , /**< 23 SAME70Q19 Timer Counter (TC0) */
DECL|TC0|macro|TC0
DECL|TC0|macro|TC0
DECL|TC10_IRQn|enumerator|TC10_IRQn = 51 , /**< 51 SAME70Q19 Timer Counter (TC3) */
DECL|TC11_IRQn|enumerator|TC11_IRQn = 52 , /**< 52 SAME70Q19 Timer Counter (TC3) */
DECL|TC1_IRQn|enumerator|TC1_IRQn = 24 , /**< 24 SAME70Q19 Timer Counter (TC0) */
DECL|TC1|macro|TC1
DECL|TC1|macro|TC1
DECL|TC2_IRQn|enumerator|TC2_IRQn = 25 , /**< 25 SAME70Q19 Timer Counter (TC0) */
DECL|TC2|macro|TC2
DECL|TC2|macro|TC2
DECL|TC3_IRQn|enumerator|TC3_IRQn = 26 , /**< 26 SAME70Q19 Timer Counter (TC1) */
DECL|TC3|macro|TC3
DECL|TC3|macro|TC3
DECL|TC4_IRQn|enumerator|TC4_IRQn = 27 , /**< 27 SAME70Q19 Timer Counter (TC1) */
DECL|TC5_IRQn|enumerator|TC5_IRQn = 28 , /**< 28 SAME70Q19 Timer Counter (TC1) */
DECL|TC6_IRQn|enumerator|TC6_IRQn = 47 , /**< 47 SAME70Q19 Timer Counter (TC2) */
DECL|TC7_IRQn|enumerator|TC7_IRQn = 48 , /**< 48 SAME70Q19 Timer Counter (TC2) */
DECL|TC8_IRQn|enumerator|TC8_IRQn = 49 , /**< 49 SAME70Q19 Timer Counter (TC2) */
DECL|TC9_IRQn|enumerator|TC9_IRQn = 50 , /**< 50 SAME70Q19 Timer Counter (TC3) */
DECL|TC_INSTS|macro|TC_INSTS
DECL|TC_INST_NUM|macro|TC_INST_NUM
DECL|TRNG_INSTS|macro|TRNG_INSTS
DECL|TRNG_INST_NUM|macro|TRNG_INST_NUM
DECL|TRNG_IRQn|enumerator|TRNG_IRQn = 57 , /**< 57 SAME70Q19 True Random Number Generator (TRNG) */
DECL|TRNG|macro|TRNG
DECL|TRNG|macro|TRNG
DECL|TWIHS0_IRQn|enumerator|TWIHS0_IRQn = 19 , /**< 19 SAME70Q19 Two-wire Interface High Speed (TWIHS0) */
DECL|TWIHS0|macro|TWIHS0
DECL|TWIHS0|macro|TWIHS0
DECL|TWIHS1_IRQn|enumerator|TWIHS1_IRQn = 20 , /**< 20 SAME70Q19 Two-wire Interface High Speed (TWIHS1) */
DECL|TWIHS1|macro|TWIHS1
DECL|TWIHS1|macro|TWIHS1
DECL|TWIHS2_IRQn|enumerator|TWIHS2_IRQn = 41 , /**< 41 SAME70Q19 Two-wire Interface High Speed (TWIHS2) */
DECL|TWIHS2|macro|TWIHS2
DECL|TWIHS2|macro|TWIHS2
DECL|TWIHS_INSTS|macro|TWIHS_INSTS
DECL|TWIHS_INST_NUM|macro|TWIHS_INST_NUM
DECL|UART0_IRQn|enumerator|UART0_IRQn = 7 , /**< 7 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART0) */
DECL|UART0|macro|UART0
DECL|UART0|macro|UART0
DECL|UART1_IRQn|enumerator|UART1_IRQn = 8 , /**< 8 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART1) */
DECL|UART1|macro|UART1
DECL|UART1|macro|UART1
DECL|UART2_IRQn|enumerator|UART2_IRQn = 44 , /**< 44 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART2) */
DECL|UART2|macro|UART2
DECL|UART2|macro|UART2
DECL|UART3_IRQn|enumerator|UART3_IRQn = 45 , /**< 45 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART3) */
DECL|UART3|macro|UART3
DECL|UART3|macro|UART3
DECL|UART4_IRQn|enumerator|UART4_IRQn = 46 , /**< 46 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART4) */
DECL|UART4|macro|UART4
DECL|UART4|macro|UART4
DECL|UART_INSTS|macro|UART_INSTS
DECL|UART_INST_NUM|macro|UART_INST_NUM
DECL|USART0_IRQn|enumerator|USART0_IRQn = 13 , /**< 13 SAME70Q19 Universal Synchronous Asynchronous Receiver Transmitter (USART0) */
DECL|USART0|macro|USART0
DECL|USART0|macro|USART0
DECL|USART1_IRQn|enumerator|USART1_IRQn = 14 , /**< 14 SAME70Q19 Universal Synchronous Asynchronous Receiver Transmitter (USART1) */
DECL|USART1|macro|USART1
DECL|USART1|macro|USART1
DECL|USART2_IRQn|enumerator|USART2_IRQn = 15 , /**< 15 SAME70Q19 Universal Synchronous Asynchronous Receiver Transmitter (USART2) */
DECL|USART2|macro|USART2
DECL|USART2|macro|USART2
DECL|USART_INSTS|macro|USART_INSTS
DECL|USART_INST_NUM|macro|USART_INST_NUM
DECL|USBHS_INSTS|macro|USBHS_INSTS
DECL|USBHS_INST_NUM|macro|USBHS_INST_NUM
DECL|USBHS_IRQn|enumerator|USBHS_IRQn = 34 , /**< 34 SAME70Q19 USB High-Speed Interface (USBHS) */
DECL|USBHS|macro|USBHS
DECL|USBHS|macro|USBHS
DECL|UTMI_INSTS|macro|UTMI_INSTS
DECL|UTMI_INST_NUM|macro|UTMI_INST_NUM
DECL|UTMI|macro|UTMI
DECL|UTMI|macro|UTMI
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /**< 6 Cortex-M7 Usage Fault Interrupt */
DECL|WDT_INSTS|macro|WDT_INSTS
DECL|WDT_INST_NUM|macro|WDT_INST_NUM
DECL|WDT_IRQn|enumerator|WDT_IRQn = 4 , /**< 4 SAME70Q19 Watchdog Timer (WDT) */
DECL|WDT|macro|WDT
DECL|WDT|macro|WDT
DECL|WoReg16|typedef|typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */
DECL|WoReg8|typedef|typedef volatile uint32_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */
DECL|WoReg|typedef|typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */
DECL|XDMAC_INSTS|macro|XDMAC_INSTS
DECL|XDMAC_INST_NUM|macro|XDMAC_INST_NUM
DECL|XDMAC_IRQn|enumerator|XDMAC_IRQn = 58 , /**< 58 SAME70Q19 Extensible DMA Controller (XDMAC) */
DECL|XDMAC|macro|XDMAC
DECL|XDMAC|macro|XDMAC
DECL|_DeviceVectors|struct|typedef struct _DeviceVectors
DECL|_L|macro|_L
DECL|_L|macro|_L
DECL|_SAME70Q19_H_|macro|_SAME70Q19_H_
DECL|_UL|macro|_UL
DECL|_UL|macro|_UL
DECL|_U|macro|_U
DECL|_U|macro|_U
DECL|__CM7_REV|macro|__CM7_REV
DECL|__DCACHE_PRESENT|macro|__DCACHE_PRESENT
DECL|__DTCM_PRESENT|macro|__DTCM_PRESENT
DECL|__FPU_DP|macro|__FPU_DP
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__ICACHE_PRESENT|macro|__ICACHE_PRESENT
DECL|__ITCM_PRESENT|macro|__ITCM_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|pfnACC_Handler|member|void* pfnACC_Handler; /* 33 SAME70Q19 Analog Comparator Controller (ACC) */
DECL|pfnAES_Handler|member|void* pfnAES_Handler; /* 56 SAME70Q19 Advanced Encryption Standard (AES) */
DECL|pfnAFEC0_Handler|member|void* pfnAFEC0_Handler; /* 29 SAME70Q19 Analog Front-End Controller (AFEC0) */
DECL|pfnAFEC1_Handler|member|void* pfnAFEC1_Handler; /* 40 SAME70Q19 Analog Front-End Controller (AFEC1) */
DECL|pfnBusFault_Handler|member|void* pfnBusFault_Handler; /* 5 Cortex-M7 Bus Fault Interrupt */
DECL|pfnDACC_Handler|member|void* pfnDACC_Handler; /* 30 SAME70Q19 Digital-to-Analog Converter Controller (DACC) */
DECL|pfnDebugMon_Handler|member|void* pfnDebugMon_Handler; /* 12 Cortex-M7 Debug Monitor Interrupt */
DECL|pfnEFC_Handler|member|void* pfnEFC_Handler; /* 6 SAME70Q19 Embedded Flash Controller (EFC) */
DECL|pfnGMAC_Handler|member|void* pfnGMAC_Handler; /* 39 SAME70Q19 Gigabit Ethernet MAC (GMAC) */
DECL|pfnHSMCI_Handler|member|void* pfnHSMCI_Handler; /* 18 SAME70Q19 High Speed MultiMedia Card Interface (HSMCI) */
DECL|pfnHardFault_Handler|member|void* pfnHardFault_Handler; /* 3 HardFault Interrupt */
DECL|pfnICM_Handler|member|void* pfnICM_Handler; /* 32 SAME70Q19 Integrity Check Monitor (ICM) */
DECL|pfnISI_Handler|member|void* pfnISI_Handler; /* 59 SAME70Q19 Image Sensor Interface (ISI) */
DECL|pfnMCAN0_Handler|member|void* pfnMCAN0_Handler; /* 35 SAME70Q19 Controller Area Network (MCAN0) */
DECL|pfnMCAN1_Handler|member|void* pfnMCAN1_Handler; /* 37 SAME70Q19 Controller Area Network (MCAN1) */
DECL|pfnMemManage_Handler|member|void* pfnMemManage_Handler; /* 4 Cortex-M7 Memory Management Interrupt */
DECL|pfnNMI_Handler|member|void* pfnNMI_Handler; /* 2 Non Maskable Interrupt */
DECL|pfnPIOA_Handler|member|void* pfnPIOA_Handler; /* 10 SAME70Q19 Parallel Input/Output Controller (PIOA) */
DECL|pfnPIOB_Handler|member|void* pfnPIOB_Handler; /* 11 SAME70Q19 Parallel Input/Output Controller (PIOB) */
DECL|pfnPIOC_Handler|member|void* pfnPIOC_Handler; /* 12 SAME70Q19 Parallel Input/Output Controller (PIOC) */
DECL|pfnPIOD_Handler|member|void* pfnPIOD_Handler; /* 16 SAME70Q19 Parallel Input/Output Controller (PIOD) */
DECL|pfnPIOE_Handler|member|void* pfnPIOE_Handler; /* 17 SAME70Q19 Parallel Input/Output Controller (PIOE) */
DECL|pfnPMC_Handler|member|void* pfnPMC_Handler; /* 5 SAME70Q19 Power Management Controller (PMC) */
DECL|pfnPWM0_Handler|member|void* pfnPWM0_Handler; /* 31 SAME70Q19 Pulse Width Modulation Controller (PWM0) */
DECL|pfnPWM1_Handler|member|void* pfnPWM1_Handler; /* 60 SAME70Q19 Pulse Width Modulation Controller (PWM1) */
DECL|pfnPendSV_Handler|member|void* pfnPendSV_Handler; /* 14 Cortex-M7 Pend SV Interrupt */
DECL|pfnQSPI_Handler|member|void* pfnQSPI_Handler; /* 43 SAME70Q19 Quad Serial Peripheral Interface (QSPI) */
DECL|pfnRSTC_Handler|member|void* pfnRSTC_Handler; /* 1 SAME70Q19 Reset Controller (RSTC) */
DECL|pfnRSWDT_Handler|member|void* pfnRSWDT_Handler; /* 63 SAME70Q19 Reinforced Safety Watchdog Timer (RSWDT) */
DECL|pfnRTC_Handler|member|void* pfnRTC_Handler; /* 2 SAME70Q19 Real-time Clock (RTC) */
DECL|pfnRTT_Handler|member|void* pfnRTT_Handler; /* 3 SAME70Q19 Real-time Timer (RTT) */
DECL|pfnReserved1_Handler|member|void* pfnReserved1_Handler;
DECL|pfnReserved2_Handler|member|void* pfnReserved2_Handler;
DECL|pfnReserved3_Handler|member|void* pfnReserved3_Handler;
DECL|pfnReserved4_Handler|member|void* pfnReserved4_Handler;
DECL|pfnReserved5_Handler|member|void* pfnReserved5_Handler;
DECL|pfnReset_Handler|member|void* pfnReset_Handler; /* 0 Reset handler */
DECL|pfnSDRAMC_Handler|member|void* pfnSDRAMC_Handler; /* 62 SAME70Q19 SDRAM Controller (SDRAMC) */
DECL|pfnSPI0_Handler|member|void* pfnSPI0_Handler; /* 21 SAME70Q19 Serial Peripheral Interface (SPI0) */
DECL|pfnSPI1_Handler|member|void* pfnSPI1_Handler; /* 42 SAME70Q19 Serial Peripheral Interface (SPI1) */
DECL|pfnSSC_Handler|member|void* pfnSSC_Handler; /* 22 SAME70Q19 Synchronous Serial Controller (SSC) */
DECL|pfnSUPC_Handler|member|void* pfnSUPC_Handler; /* 0 SAME70Q19 Supply Controller (SUPC) */
DECL|pfnSVC_Handler|member|void* pfnSVC_Handler; /* 11 Cortex-M7 SV Call Interrupt */
DECL|pfnSysTick_Handler|member|void* pfnSysTick_Handler; /* 15 Cortex-M7 System Tick Interrupt */
DECL|pfnTC0_Handler|member|void* pfnTC0_Handler; /* 23 SAME70Q19 Timer Counter (TC0) */
DECL|pfnTC10_Handler|member|void* pfnTC10_Handler; /* 51 SAME70Q19 Timer Counter (TC3) */
DECL|pfnTC11_Handler|member|void* pfnTC11_Handler; /* 52 SAME70Q19 Timer Counter (TC3) */
DECL|pfnTC1_Handler|member|void* pfnTC1_Handler; /* 24 SAME70Q19 Timer Counter (TC0) */
DECL|pfnTC2_Handler|member|void* pfnTC2_Handler; /* 25 SAME70Q19 Timer Counter (TC0) */
DECL|pfnTC3_Handler|member|void* pfnTC3_Handler; /* 26 SAME70Q19 Timer Counter (TC1) */
DECL|pfnTC4_Handler|member|void* pfnTC4_Handler; /* 27 SAME70Q19 Timer Counter (TC1) */
DECL|pfnTC5_Handler|member|void* pfnTC5_Handler; /* 28 SAME70Q19 Timer Counter (TC1) */
DECL|pfnTC6_Handler|member|void* pfnTC6_Handler; /* 47 SAME70Q19 Timer Counter (TC2) */
DECL|pfnTC7_Handler|member|void* pfnTC7_Handler; /* 48 SAME70Q19 Timer Counter (TC2) */
DECL|pfnTC8_Handler|member|void* pfnTC8_Handler; /* 49 SAME70Q19 Timer Counter (TC2) */
DECL|pfnTC9_Handler|member|void* pfnTC9_Handler; /* 50 SAME70Q19 Timer Counter (TC3) */
DECL|pfnTRNG_Handler|member|void* pfnTRNG_Handler; /* 57 SAME70Q19 True Random Number Generator (TRNG) */
DECL|pfnTWIHS0_Handler|member|void* pfnTWIHS0_Handler; /* 19 SAME70Q19 Two-wire Interface High Speed (TWIHS0) */
DECL|pfnTWIHS1_Handler|member|void* pfnTWIHS1_Handler; /* 20 SAME70Q19 Two-wire Interface High Speed (TWIHS1) */
DECL|pfnTWIHS2_Handler|member|void* pfnTWIHS2_Handler; /* 41 SAME70Q19 Two-wire Interface High Speed (TWIHS2) */
DECL|pfnUART0_Handler|member|void* pfnUART0_Handler; /* 7 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART0) */
DECL|pfnUART1_Handler|member|void* pfnUART1_Handler; /* 8 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART1) */
DECL|pfnUART2_Handler|member|void* pfnUART2_Handler; /* 44 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART2) */
DECL|pfnUART3_Handler|member|void* pfnUART3_Handler; /* 45 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART3) */
DECL|pfnUART4_Handler|member|void* pfnUART4_Handler; /* 46 SAME70Q19 Universal Asynchronous Receiver Transmitter (UART4) */
DECL|pfnUSART0_Handler|member|void* pfnUSART0_Handler; /* 13 SAME70Q19 Universal Synchronous Asynchronous Receiver Transmitter (USART0) */
DECL|pfnUSART1_Handler|member|void* pfnUSART1_Handler; /* 14 SAME70Q19 Universal Synchronous Asynchronous Receiver Transmitter (USART1) */
DECL|pfnUSART2_Handler|member|void* pfnUSART2_Handler; /* 15 SAME70Q19 Universal Synchronous Asynchronous Receiver Transmitter (USART2) */
DECL|pfnUSBHS_Handler|member|void* pfnUSBHS_Handler; /* 34 SAME70Q19 USB High-Speed Interface (USBHS) */
DECL|pfnUsageFault_Handler|member|void* pfnUsageFault_Handler; /* 6 Cortex-M7 Usage Fault Interrupt */
DECL|pfnWDT_Handler|member|void* pfnWDT_Handler; /* 4 SAME70Q19 Watchdog Timer (WDT) */
DECL|pfnXDMAC_Handler|member|void* pfnXDMAC_Handler; /* 58 SAME70Q19 Extensible DMA Controller (XDMAC) */
DECL|pvReserved36|member|void* pvReserved36;
DECL|pvReserved38|member|void* pvReserved38;
DECL|pvReserved53|member|void* pvReserved53;
DECL|pvReserved54|member|void* pvReserved54;
DECL|pvReserved55|member|void* pvReserved55;
DECL|pvReserved61|member|void* pvReserved61;
DECL|pvReserved9|member|void* pvReserved9;
DECL|pvStack|member|void* pvStack;
