// lw
#11:lw
(1)
mem_rdata = 12'hx+5'hx+3'h2+5'hx+5'h0+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(2)
mem_rdata = 12'hx+5'hx+3'h2+5'hx+5'h0+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0
(3)
mem_rdata = 12'hx+5'hx+3'h2+5'hx+5'h0+2'b11
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#instrAddr:\fifo_pc.r0
#dataAddr:\fifo_addr.r0
#delay:9

W:
\u0.cpuregs[1](skip) 9

// universal information

//$VarMap:
//\u0.mem_addr: \fifo_addr.r0
//\u0.reg_next_pc: \fifo_pc.r0


$FIFO:
\$paramod\mem_fifo\WIDTH=1:2
\$paramod\mem_fifo\WIDTH=32:2
\$paramod\mem_fifo\WIDTH=4:2


$TOP:
top

$INVAR:
\u0.pcpi_valid
\u0.decoder_pseudo_trigger
\u0.decoder_pseudo_trigger_q
\u0.decoder_trigger
\u0.eoi
\u0.latched_is_lh
\u0.latched_stalu
\u0.trap
\u0.compressed_instr
\u0.cpu_state
\u0.cpuregs[0]
\u0.decoder_trigger_q
\u0.instr_add
\u0.instr_and
\u0.instr_beq
\u0.instr_bgeu
\u0.instr_blt
\u0.instr_bne
\u0.instr_ecall_ebreak
\u0.instr_jal
\u0.instr_jalr
\u0.instr_lb
\u0.instr_lbu
\u0.instr_lhu
\u0.instr_lw
\u0.instr_rdcycle
\u0.instr_rdcycleh
\u0.instr_rdinstr
\u0.instr_rdinstrh
\u0.instr_retirq
\u0.instr_sh
\u0.instr_sll
\u0.instr_slt
\u0.instr_sltu
\u0.instr_sra
\u0.instr_srl
\u0.instr_sub
\u0.instr_xor
\u0.is_alu_reg_reg
\u0.is_beq_bne_blt_bge_bltu_bgeu
\u0.is_lb_lh_lw_lbu_lhu
\u0.is_lbu_lhu_lw
\u0.is_sb_sh_sw
\u0.latched_branch
\u0.latched_compr
\u0.latched_is_lu
\u0.latched_store
\u0.mem_do_rdata
\u0.mem_do_rinst
\u0.mem_do_wdata
\u0.mem_instr
\u0.mem_state
\u0.mem_valid
\u0.mem_wstrb
\u0.mem_do_prefetch
\u0.mem_wordsize
\u0.instr_bge
\u0.instr_bltu
\u0.instr_lh
\u0.instr_or
\u0.instr_sb

$NOP:
mem_rdata = 32'hx
resetn = 1
mem_ready = 1
pcpi_wr = 0
pcpi_rd = 0
pcpi_wait = 0
pcpi_ready = 0
irq = 0

#CLK:clk
#RST:resetn
