
---------- Begin Simulation Statistics ----------
final_tick                                39825868000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78513                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725116                       # Number of bytes of host memory used
host_op_rate                                   121795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1273.68                       # Real time elapsed on the host
host_tick_rate                               31268305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039826                       # Number of seconds simulated
sim_ticks                                 39825868000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  92419503                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 87540957                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.796517                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.796517                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7451958                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5723685                       # number of floating regfile writes
system.cpu.idleCycles                          132529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1530081                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12880089                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.406388                       # Inst execution rate
system.cpu.iew.exec_refs                     48380916                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13900767                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9110400                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42955982                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                916                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4470                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14280026                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           227875319                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34480149                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3547373                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             191672971                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  15946                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2453264                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1278464                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2477098                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1984                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       761579                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         768502                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 248083831                       # num instructions consuming a value
system.cpu.iew.wb_count                     189240432                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.582864                       # average fanout of values written-back
system.cpu.iew.wb_producers                 144599204                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.375848                       # insts written-back per cycle
system.cpu.iew.wb_sent                      190372541                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                302281183                       # number of integer regfile reads
system.cpu.int_regfile_writes               155888703                       # number of integer regfile writes
system.cpu.ipc                               1.255465                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.255465                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2127835      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             138973828     71.19%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   82      0.00%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48434      0.02%     72.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1678313      0.86%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1467      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9075      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               106069      0.05%     73.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20355      0.01%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357073      1.72%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5844      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           44857      0.02%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          20058      0.01%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34720081     17.79%     92.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12870216      6.59%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          102277      0.05%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1134475      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195220345                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7315306                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14216407                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6853364                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7317606                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2860417                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014652                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1170445     40.92%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    151      0.01%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    929      0.03%     40.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412161     14.41%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   36      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1264737     44.22%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10599      0.37%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               611      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              746      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              188637621                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          458917912                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    182387068                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         293306785                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  227873994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195220345                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1325                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72747113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            314005                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            122                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    151517476                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      79519208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.455009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.220754                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21897162     27.54%     27.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10651373     13.39%     40.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11386491     14.32%     55.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12088861     15.20%     70.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7638911      9.61%     80.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5807394      7.30%     87.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6362400      8.00%     95.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1730535      2.18%     97.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1956081      2.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        79519208                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.450924                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2940276                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1032181                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42955982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14280026                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                81592101                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         79651737                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91459                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       205411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            897                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                29772189                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24458561                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1277205                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14826289                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14811501                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900258                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2312921                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10604                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1761                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        72740858                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1276164                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     69877212                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.220010                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.346381                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        18507266     26.49%     26.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16295518     23.32%     49.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12715401     18.20%     68.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7714877     11.04%     79.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2309132      3.30%     82.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4748268      6.80%     89.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1259831      1.80%     90.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          895027      1.28%     92.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5431892      7.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     69877212                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5431892                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     36948106                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36948106                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36948106                       # number of overall hits
system.cpu.dcache.overall_hits::total        36948106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       177836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         177836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       177836                       # number of overall misses
system.cpu.dcache.overall_misses::total        177836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6881747496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6881747496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6881747496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6881747496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37125942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37125942                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37125942                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37125942                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004790                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004790                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004790                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004790                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38697.156346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38697.156346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38697.156346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38697.156346                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30014                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.992405                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.720000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        80782                       # number of writebacks
system.cpu.dcache.writebacks::total             80782                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        77188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        77188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77188                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       100648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100648                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4196664996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4196664996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4196664996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4196664996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002711                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41696.456919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41696.456919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41696.456919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41696.456919                       # average overall mshr miss latency
system.cpu.dcache.replacements                 100136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23651836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23651836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       136432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3945056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3945056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23788268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23788268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005735                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28915.914155                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28915.914155                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        59252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        59252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1301739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1301739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21969.536893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21969.536893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13296270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13296270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        41404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2936691496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2936691496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70927.724278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70927.724278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        41396                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41396                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2894925996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2894925996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69932.505459                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69932.505459                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.573003                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37048754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            368.102238                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.573003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          74352532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         74352532                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 11846504                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32011659                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  26207321                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               8175260                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1278464                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13684489                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1860                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              250432565                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8817                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34478707                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13900778                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4771                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16742                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12003333                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      157641936                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29772189                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17135026                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      66229141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2560552                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  809                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5616                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  11460362                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                168697                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           79519208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.316719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.488312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 35412456     44.53%     44.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1389355      1.75%     46.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  5800664      7.29%     53.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3811451      4.79%     58.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1946888      2.45%     60.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2614976      3.29%     64.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  4278438      5.38%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1335039      1.68%     71.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22929941     28.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             79519208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.373780                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.979140                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     11457115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11457115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11457115                       # number of overall hits
system.cpu.icache.overall_hits::total        11457115                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3247                       # number of overall misses
system.cpu.icache.overall_misses::total          3247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198023500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198023500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198023500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198023500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11460362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11460362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11460362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11460362                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000283                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60986.603018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60986.603018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60986.603018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60986.603018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2058                       # number of writebacks
system.cpu.icache.writebacks::total              2058                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          678                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          678                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          678                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          678                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2569                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2569                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2569                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2569                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158288500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158288500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61614.830673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61614.830673                       # average overall mshr miss latency
system.cpu.icache.replacements                   2058                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11457115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11457115                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198023500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198023500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11460362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11460362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60986.603018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60986.603018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          678                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          678                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2569                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61614.830673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61614.830673                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.843118                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11459684                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4460.756715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.843118                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22923293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22923293                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11461262                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1222                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10687062                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                13403995                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                15764                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1984                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 942361                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  39825868000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1278464                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 15374365                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12125475                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13400                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  30207034                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20520470                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              242487176                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12159                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7205180                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9738306                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3786354                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              64                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           314045496                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   670040678                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                390262034                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7713572                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                102295239                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     742                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  39261593                       # count of insts added to the skid buffer
system.cpu.rob.reads                        292301776                       # The number of ROB reads
system.cpu.rob.writes                       465393347                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                52710                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 461                       # number of overall hits
system.l2.overall_hits::.cpu.data               52710                       # number of overall hits
system.l2.overall_hits::total                   53171                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47938                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50044                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2106                       # number of overall misses
system.l2.overall_misses::.cpu.data             47938                       # number of overall misses
system.l2.overall_misses::total                 50044                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3481690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3631115500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3481690500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3631115500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.476294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.484852                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.476294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.484852                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70952.041785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72629.031249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72558.458556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70952.041785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72629.031249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72558.458556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31284                       # number of writebacks
system.l2.writebacks::total                     31284                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50044                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127902250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2991844250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3119746500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127902250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2991844250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3119746500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.476294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.484852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.476294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.484852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62410.702366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62340.070738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62410.702366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62340.070738                       # average overall mshr miss latency
system.l2.replacements                          42309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        80782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            80782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        80782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        80782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2055                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2055                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2055                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2593                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2593                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38804                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2803734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2803734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.937363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72253.736728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72253.736728                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2407046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2407046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.937363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62030.885991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62030.885991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70952.041785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70952.041785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127902250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127902250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60732.312441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60732.312441                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         50117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        59251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         59251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74223.396102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74223.396102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584797750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584797750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64024.277425                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64024.277425                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8116.706841                       # Cycle average of tags in use
system.l2.tags.total_refs                      205384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.066929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.671044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       109.095449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7938.940348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7254                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1693573                       # Number of tag accesses
system.l2.tags.data_accesses                  1693573                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002727100750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              139393                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31284                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50044                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31284                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.869700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.024543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.941364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1924     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.47%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.155673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.568342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1778     91.93%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.31%     92.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              139      7.19%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.52%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2002176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39823811000                       # Total gap between requests
system.mem_ctrls.avgGap                     489669.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3384333.016922568902                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 77026519.547546327114                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50239507.648646853864                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2106                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47938                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31284                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58403000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1409946250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 945216547000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27731.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29411.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30214056.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2002176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2002176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47938                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31284                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31284                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3384333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     77036162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80420495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3384333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3384333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50273255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50273255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50273255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3384333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     77036162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       130693749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50038                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31263                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               530136750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250190000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1468349250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10594.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29344.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40045                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28291                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.357606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.473020                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   407.361350                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5697     43.94%     43.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1606     12.39%     56.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          725      5.59%     61.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          436      3.36%     65.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          373      2.88%     68.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          303      2.34%     70.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          374      2.88%     73.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          334      2.58%     75.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3116     24.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3202432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.410853                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.239508                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50329860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26750955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187325040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83598300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3143268960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3914130150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11997024000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   19402427265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   487.181529                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31126511500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1329640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7369716500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42240240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22447425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169946280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79594560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3143268960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3224137740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12578070240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   19259705445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.597883                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32648958500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1329640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5847269500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31284                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10131                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38804                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141503                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141503                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141503                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5204992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5204992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5204992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50044                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54148750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62555000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             61820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       112066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2569                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        59251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7194                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       301432                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                308626                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11611520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11907520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42311                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           145526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006391                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079686                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144596     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    930      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             145526                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39825868000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          185545500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3854498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         150972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
