INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project2/project_1/project_1.srcs/sim_1/new/FSM1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_machine_tb
