// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Scratchpad(
  input          clock,
                 reset,
                 auto_id_out_a_ready,
                 auto_id_out_d_valid,
  input  [2:0]   auto_id_out_d_bits_opcode,
  input  [1:0]   auto_id_out_d_bits_param,
  input  [3:0]   auto_id_out_d_bits_size,
  input  [4:0]   auto_id_out_d_bits_source,
  input  [3:0]   auto_id_out_d_bits_sink,
  input          auto_id_out_d_bits_denied,
  input  [127:0] auto_id_out_d_bits_data,
  input          auto_id_out_d_bits_corrupt,
                 io_dma_read_req_valid,
  input  [39:0]  io_dma_read_req_bits_vaddr,
  input          io_dma_read_req_bits_laddr_is_acc_addr,
                 io_dma_read_req_bits_laddr_accumulate,
                 io_dma_read_req_bits_laddr_read_full_acc_row,
  input  [2:0]   io_dma_read_req_bits_laddr_norm_cmd,
  input  [10:0]  io_dma_read_req_bits_laddr_garbage,
  input          io_dma_read_req_bits_laddr_garbage_bit,
  input  [13:0]  io_dma_read_req_bits_laddr_data,
  input  [15:0]  io_dma_read_req_bits_cols,
                 io_dma_read_req_bits_repeats,
  input  [31:0]  io_dma_read_req_bits_scale,
  input          io_dma_read_req_bits_has_acc_bitwidth,
                 io_dma_read_req_bits_all_zeros,
  input  [15:0]  io_dma_read_req_bits_block_stride,
  input  [7:0]   io_dma_read_req_bits_pixel_repeats,
                 io_dma_read_req_bits_cmd_id,
  input          io_dma_read_req_bits_status_debug,
                 io_dma_read_req_bits_status_cease,
                 io_dma_read_req_bits_status_wfi,
  input  [31:0]  io_dma_read_req_bits_status_isa,
  input  [1:0]   io_dma_read_req_bits_status_dprv,
  input          io_dma_read_req_bits_status_dv,
  input  [1:0]   io_dma_read_req_bits_status_prv,
  input          io_dma_read_req_bits_status_v,
                 io_dma_read_req_bits_status_sd,
  input  [22:0]  io_dma_read_req_bits_status_zero2,
  input          io_dma_read_req_bits_status_mpv,
                 io_dma_read_req_bits_status_gva,
                 io_dma_read_req_bits_status_mbe,
                 io_dma_read_req_bits_status_sbe,
  input  [1:0]   io_dma_read_req_bits_status_sxl,
                 io_dma_read_req_bits_status_uxl,
  input          io_dma_read_req_bits_status_sd_rv32,
  input  [7:0]   io_dma_read_req_bits_status_zero1,
  input          io_dma_read_req_bits_status_tsr,
                 io_dma_read_req_bits_status_tw,
                 io_dma_read_req_bits_status_tvm,
                 io_dma_read_req_bits_status_mxr,
                 io_dma_read_req_bits_status_sum,
                 io_dma_read_req_bits_status_mprv,
  input  [1:0]   io_dma_read_req_bits_status_xs,
                 io_dma_read_req_bits_status_fs,
                 io_dma_read_req_bits_status_mpp,
                 io_dma_read_req_bits_status_vs,
  input          io_dma_read_req_bits_status_spp,
                 io_dma_read_req_bits_status_mpie,
                 io_dma_read_req_bits_status_ube,
                 io_dma_read_req_bits_status_spie,
                 io_dma_read_req_bits_status_upie,
                 io_dma_read_req_bits_status_mie,
                 io_dma_read_req_bits_status_hie,
                 io_dma_read_req_bits_status_sie,
                 io_dma_read_req_bits_status_uie,
                 io_dma_write_req_valid,
  input  [39:0]  io_dma_write_req_bits_vaddr,
  input          io_dma_write_req_bits_laddr_is_acc_addr,
                 io_dma_write_req_bits_laddr_accumulate,
                 io_dma_write_req_bits_laddr_read_full_acc_row,
  input  [10:0]  io_dma_write_req_bits_laddr_garbage,
  input          io_dma_write_req_bits_laddr_garbage_bit,
  input  [13:0]  io_dma_write_req_bits_laddr_data,
  input  [2:0]   io_dma_write_req_bits_acc_act,
  input  [31:0]  io_dma_write_req_bits_acc_scale,
  input  [15:0]  io_dma_write_req_bits_len,
  input  [7:0]   io_dma_write_req_bits_block,
                 io_dma_write_req_bits_cmd_id,
  input          io_dma_write_req_bits_status_debug,
                 io_dma_write_req_bits_status_cease,
                 io_dma_write_req_bits_status_wfi,
  input  [31:0]  io_dma_write_req_bits_status_isa,
  input  [1:0]   io_dma_write_req_bits_status_dprv,
  input          io_dma_write_req_bits_status_dv,
  input  [1:0]   io_dma_write_req_bits_status_prv,
  input          io_dma_write_req_bits_status_v,
                 io_dma_write_req_bits_status_sd,
  input  [22:0]  io_dma_write_req_bits_status_zero2,
  input          io_dma_write_req_bits_status_mpv,
                 io_dma_write_req_bits_status_gva,
                 io_dma_write_req_bits_status_mbe,
                 io_dma_write_req_bits_status_sbe,
  input  [1:0]   io_dma_write_req_bits_status_sxl,
                 io_dma_write_req_bits_status_uxl,
  input          io_dma_write_req_bits_status_sd_rv32,
  input  [7:0]   io_dma_write_req_bits_status_zero1,
  input          io_dma_write_req_bits_status_tsr,
                 io_dma_write_req_bits_status_tw,
                 io_dma_write_req_bits_status_tvm,
                 io_dma_write_req_bits_status_mxr,
                 io_dma_write_req_bits_status_sum,
                 io_dma_write_req_bits_status_mprv,
  input  [1:0]   io_dma_write_req_bits_status_xs,
                 io_dma_write_req_bits_status_fs,
                 io_dma_write_req_bits_status_mpp,
                 io_dma_write_req_bits_status_vs,
  input          io_dma_write_req_bits_status_spp,
                 io_dma_write_req_bits_status_mpie,
                 io_dma_write_req_bits_status_ube,
                 io_dma_write_req_bits_status_spie,
                 io_dma_write_req_bits_status_upie,
                 io_dma_write_req_bits_status_mie,
                 io_dma_write_req_bits_status_hie,
                 io_dma_write_req_bits_status_sie,
                 io_dma_write_req_bits_status_uie,
                 io_dma_write_req_bits_pool_en,
                 io_dma_write_req_bits_store_en,
                 io_srams_read_0_req_valid,
  input  [11:0]  io_srams_read_0_req_bits_addr,
  input          io_srams_read_0_resp_ready,
                 io_srams_read_1_req_valid,
  input  [11:0]  io_srams_read_1_req_bits_addr,
  input          io_srams_read_1_resp_ready,
                 io_srams_read_2_req_valid,
  input  [11:0]  io_srams_read_2_req_bits_addr,
  input          io_srams_read_2_resp_ready,
                 io_srams_read_3_req_valid,
  input  [11:0]  io_srams_read_3_req_bits_addr,
  input          io_srams_read_3_resp_ready,
                 io_srams_write_0_en,
  input  [11:0]  io_srams_write_0_addr,
  input          io_srams_write_0_mask_0,
                 io_srams_write_0_mask_1,
                 io_srams_write_0_mask_2,
                 io_srams_write_0_mask_3,
                 io_srams_write_0_mask_4,
                 io_srams_write_0_mask_5,
                 io_srams_write_0_mask_6,
                 io_srams_write_0_mask_7,
                 io_srams_write_0_mask_8,
                 io_srams_write_0_mask_9,
                 io_srams_write_0_mask_10,
                 io_srams_write_0_mask_11,
                 io_srams_write_0_mask_12,
                 io_srams_write_0_mask_13,
                 io_srams_write_0_mask_14,
                 io_srams_write_0_mask_15,
  input  [127:0] io_srams_write_0_data,
  input          io_srams_write_1_en,
  input  [11:0]  io_srams_write_1_addr,
  input          io_srams_write_1_mask_0,
                 io_srams_write_1_mask_1,
                 io_srams_write_1_mask_2,
                 io_srams_write_1_mask_3,
                 io_srams_write_1_mask_4,
                 io_srams_write_1_mask_5,
                 io_srams_write_1_mask_6,
                 io_srams_write_1_mask_7,
                 io_srams_write_1_mask_8,
                 io_srams_write_1_mask_9,
                 io_srams_write_1_mask_10,
                 io_srams_write_1_mask_11,
                 io_srams_write_1_mask_12,
                 io_srams_write_1_mask_13,
                 io_srams_write_1_mask_14,
                 io_srams_write_1_mask_15,
  input  [127:0] io_srams_write_1_data,
  input          io_srams_write_2_en,
  input  [11:0]  io_srams_write_2_addr,
  input          io_srams_write_2_mask_0,
                 io_srams_write_2_mask_1,
                 io_srams_write_2_mask_2,
                 io_srams_write_2_mask_3,
                 io_srams_write_2_mask_4,
                 io_srams_write_2_mask_5,
                 io_srams_write_2_mask_6,
                 io_srams_write_2_mask_7,
                 io_srams_write_2_mask_8,
                 io_srams_write_2_mask_9,
                 io_srams_write_2_mask_10,
                 io_srams_write_2_mask_11,
                 io_srams_write_2_mask_12,
                 io_srams_write_2_mask_13,
                 io_srams_write_2_mask_14,
                 io_srams_write_2_mask_15,
  input  [127:0] io_srams_write_2_data,
  input          io_srams_write_3_en,
  input  [11:0]  io_srams_write_3_addr,
  input          io_srams_write_3_mask_0,
                 io_srams_write_3_mask_1,
                 io_srams_write_3_mask_2,
                 io_srams_write_3_mask_3,
                 io_srams_write_3_mask_4,
                 io_srams_write_3_mask_5,
                 io_srams_write_3_mask_6,
                 io_srams_write_3_mask_7,
                 io_srams_write_3_mask_8,
                 io_srams_write_3_mask_9,
                 io_srams_write_3_mask_10,
                 io_srams_write_3_mask_11,
                 io_srams_write_3_mask_12,
                 io_srams_write_3_mask_13,
                 io_srams_write_3_mask_14,
                 io_srams_write_3_mask_15,
  input  [127:0] io_srams_write_3_data,
  input          io_acc_read_req_0_valid,
  input  [31:0]  io_acc_read_req_0_bits_scale_bits,
  input  [8:0]   io_acc_read_req_0_bits_addr,
  input  [2:0]   io_acc_read_req_0_bits_act,
  input          io_acc_read_req_1_valid,
  input  [31:0]  io_acc_read_req_1_bits_scale_bits,
  input  [8:0]   io_acc_read_req_1_bits_addr,
  input  [2:0]   io_acc_read_req_1_bits_act,
  input          io_acc_read_resp_0_ready,
                 io_acc_read_resp_1_ready,
                 io_acc_write_0_valid,
  input  [8:0]   io_acc_write_0_bits_addr,
  input  [31:0]  io_acc_write_0_bits_data_0_0,
                 io_acc_write_0_bits_data_1_0,
                 io_acc_write_0_bits_data_2_0,
                 io_acc_write_0_bits_data_3_0,
                 io_acc_write_0_bits_data_4_0,
                 io_acc_write_0_bits_data_5_0,
                 io_acc_write_0_bits_data_6_0,
                 io_acc_write_0_bits_data_7_0,
                 io_acc_write_0_bits_data_8_0,
                 io_acc_write_0_bits_data_9_0,
                 io_acc_write_0_bits_data_10_0,
                 io_acc_write_0_bits_data_11_0,
                 io_acc_write_0_bits_data_12_0,
                 io_acc_write_0_bits_data_13_0,
                 io_acc_write_0_bits_data_14_0,
                 io_acc_write_0_bits_data_15_0,
  input          io_acc_write_0_bits_acc,
                 io_acc_write_0_bits_mask_0,
                 io_acc_write_0_bits_mask_1,
                 io_acc_write_0_bits_mask_2,
                 io_acc_write_0_bits_mask_3,
                 io_acc_write_0_bits_mask_4,
                 io_acc_write_0_bits_mask_5,
                 io_acc_write_0_bits_mask_6,
                 io_acc_write_0_bits_mask_7,
                 io_acc_write_0_bits_mask_8,
                 io_acc_write_0_bits_mask_9,
                 io_acc_write_0_bits_mask_10,
                 io_acc_write_0_bits_mask_11,
                 io_acc_write_0_bits_mask_12,
                 io_acc_write_0_bits_mask_13,
                 io_acc_write_0_bits_mask_14,
                 io_acc_write_0_bits_mask_15,
                 io_acc_write_0_bits_mask_16,
                 io_acc_write_0_bits_mask_17,
                 io_acc_write_0_bits_mask_18,
                 io_acc_write_0_bits_mask_19,
                 io_acc_write_0_bits_mask_20,
                 io_acc_write_0_bits_mask_21,
                 io_acc_write_0_bits_mask_22,
                 io_acc_write_0_bits_mask_23,
                 io_acc_write_0_bits_mask_24,
                 io_acc_write_0_bits_mask_25,
                 io_acc_write_0_bits_mask_26,
                 io_acc_write_0_bits_mask_27,
                 io_acc_write_0_bits_mask_28,
                 io_acc_write_0_bits_mask_29,
                 io_acc_write_0_bits_mask_30,
                 io_acc_write_0_bits_mask_31,
                 io_acc_write_0_bits_mask_32,
                 io_acc_write_0_bits_mask_33,
                 io_acc_write_0_bits_mask_34,
                 io_acc_write_0_bits_mask_35,
                 io_acc_write_0_bits_mask_36,
                 io_acc_write_0_bits_mask_37,
                 io_acc_write_0_bits_mask_38,
                 io_acc_write_0_bits_mask_39,
                 io_acc_write_0_bits_mask_40,
                 io_acc_write_0_bits_mask_41,
                 io_acc_write_0_bits_mask_42,
                 io_acc_write_0_bits_mask_43,
                 io_acc_write_0_bits_mask_44,
                 io_acc_write_0_bits_mask_45,
                 io_acc_write_0_bits_mask_46,
                 io_acc_write_0_bits_mask_47,
                 io_acc_write_0_bits_mask_48,
                 io_acc_write_0_bits_mask_49,
                 io_acc_write_0_bits_mask_50,
                 io_acc_write_0_bits_mask_51,
                 io_acc_write_0_bits_mask_52,
                 io_acc_write_0_bits_mask_53,
                 io_acc_write_0_bits_mask_54,
                 io_acc_write_0_bits_mask_55,
                 io_acc_write_0_bits_mask_56,
                 io_acc_write_0_bits_mask_57,
                 io_acc_write_0_bits_mask_58,
                 io_acc_write_0_bits_mask_59,
                 io_acc_write_0_bits_mask_60,
                 io_acc_write_0_bits_mask_61,
                 io_acc_write_0_bits_mask_62,
                 io_acc_write_0_bits_mask_63,
                 io_acc_write_1_valid,
  input  [8:0]   io_acc_write_1_bits_addr,
  input  [31:0]  io_acc_write_1_bits_data_0_0,
                 io_acc_write_1_bits_data_1_0,
                 io_acc_write_1_bits_data_2_0,
                 io_acc_write_1_bits_data_3_0,
                 io_acc_write_1_bits_data_4_0,
                 io_acc_write_1_bits_data_5_0,
                 io_acc_write_1_bits_data_6_0,
                 io_acc_write_1_bits_data_7_0,
                 io_acc_write_1_bits_data_8_0,
                 io_acc_write_1_bits_data_9_0,
                 io_acc_write_1_bits_data_10_0,
                 io_acc_write_1_bits_data_11_0,
                 io_acc_write_1_bits_data_12_0,
                 io_acc_write_1_bits_data_13_0,
                 io_acc_write_1_bits_data_14_0,
                 io_acc_write_1_bits_data_15_0,
  input          io_acc_write_1_bits_acc,
                 io_acc_write_1_bits_mask_0,
                 io_acc_write_1_bits_mask_1,
                 io_acc_write_1_bits_mask_2,
                 io_acc_write_1_bits_mask_3,
                 io_acc_write_1_bits_mask_4,
                 io_acc_write_1_bits_mask_5,
                 io_acc_write_1_bits_mask_6,
                 io_acc_write_1_bits_mask_7,
                 io_acc_write_1_bits_mask_8,
                 io_acc_write_1_bits_mask_9,
                 io_acc_write_1_bits_mask_10,
                 io_acc_write_1_bits_mask_11,
                 io_acc_write_1_bits_mask_12,
                 io_acc_write_1_bits_mask_13,
                 io_acc_write_1_bits_mask_14,
                 io_acc_write_1_bits_mask_15,
                 io_acc_write_1_bits_mask_16,
                 io_acc_write_1_bits_mask_17,
                 io_acc_write_1_bits_mask_18,
                 io_acc_write_1_bits_mask_19,
                 io_acc_write_1_bits_mask_20,
                 io_acc_write_1_bits_mask_21,
                 io_acc_write_1_bits_mask_22,
                 io_acc_write_1_bits_mask_23,
                 io_acc_write_1_bits_mask_24,
                 io_acc_write_1_bits_mask_25,
                 io_acc_write_1_bits_mask_26,
                 io_acc_write_1_bits_mask_27,
                 io_acc_write_1_bits_mask_28,
                 io_acc_write_1_bits_mask_29,
                 io_acc_write_1_bits_mask_30,
                 io_acc_write_1_bits_mask_31,
                 io_acc_write_1_bits_mask_32,
                 io_acc_write_1_bits_mask_33,
                 io_acc_write_1_bits_mask_34,
                 io_acc_write_1_bits_mask_35,
                 io_acc_write_1_bits_mask_36,
                 io_acc_write_1_bits_mask_37,
                 io_acc_write_1_bits_mask_38,
                 io_acc_write_1_bits_mask_39,
                 io_acc_write_1_bits_mask_40,
                 io_acc_write_1_bits_mask_41,
                 io_acc_write_1_bits_mask_42,
                 io_acc_write_1_bits_mask_43,
                 io_acc_write_1_bits_mask_44,
                 io_acc_write_1_bits_mask_45,
                 io_acc_write_1_bits_mask_46,
                 io_acc_write_1_bits_mask_47,
                 io_acc_write_1_bits_mask_48,
                 io_acc_write_1_bits_mask_49,
                 io_acc_write_1_bits_mask_50,
                 io_acc_write_1_bits_mask_51,
                 io_acc_write_1_bits_mask_52,
                 io_acc_write_1_bits_mask_53,
                 io_acc_write_1_bits_mask_54,
                 io_acc_write_1_bits_mask_55,
                 io_acc_write_1_bits_mask_56,
                 io_acc_write_1_bits_mask_57,
                 io_acc_write_1_bits_mask_58,
                 io_acc_write_1_bits_mask_59,
                 io_acc_write_1_bits_mask_60,
                 io_acc_write_1_bits_mask_61,
                 io_acc_write_1_bits_mask_62,
                 io_acc_write_1_bits_mask_63,
                 io_tlb_0_resp_miss,
  input  [31:0]  io_tlb_0_resp_paddr,
  input          io_tlb_1_resp_miss,
  input  [31:0]  io_tlb_1_resp_paddr,
  input          io_counter_external_reset,
  output         auto_id_out_a_valid,
  output [2:0]   auto_id_out_a_bits_opcode,
                 auto_id_out_a_bits_param,
  output [3:0]   auto_id_out_a_bits_size,
  output [4:0]   auto_id_out_a_bits_source,
  output [31:0]  auto_id_out_a_bits_address,
  output [15:0]  auto_id_out_a_bits_mask,
  output [127:0] auto_id_out_a_bits_data,
  output         auto_id_out_a_bits_corrupt,
                 auto_id_out_d_ready,
                 io_dma_read_req_ready,
                 io_dma_read_resp_valid,
  output [15:0]  io_dma_read_resp_bits_bytesRead,
  output [7:0]   io_dma_read_resp_bits_cmd_id,
  output         io_dma_write_req_ready,
                 io_dma_write_resp_valid,
  output [7:0]   io_dma_write_resp_bits_cmd_id,
  output         io_srams_read_0_req_ready,
                 io_srams_read_0_resp_valid,
  output [127:0] io_srams_read_0_resp_bits_data,
  output         io_srams_read_0_resp_bits_fromDMA,
                 io_srams_read_1_req_ready,
                 io_srams_read_1_resp_valid,
  output [127:0] io_srams_read_1_resp_bits_data,
  output         io_srams_read_1_resp_bits_fromDMA,
                 io_srams_read_2_req_ready,
                 io_srams_read_2_resp_valid,
  output [127:0] io_srams_read_2_resp_bits_data,
  output         io_srams_read_2_resp_bits_fromDMA,
                 io_srams_read_3_req_ready,
                 io_srams_read_3_resp_valid,
  output [127:0] io_srams_read_3_resp_bits_data,
  output         io_srams_read_3_resp_bits_fromDMA,
                 io_acc_read_req_0_ready,
                 io_acc_read_req_1_ready,
                 io_acc_read_resp_0_valid,
  output [31:0]  io_acc_read_resp_0_bits_data_0_0,
                 io_acc_read_resp_0_bits_data_1_0,
                 io_acc_read_resp_0_bits_data_2_0,
                 io_acc_read_resp_0_bits_data_3_0,
                 io_acc_read_resp_0_bits_data_4_0,
                 io_acc_read_resp_0_bits_data_5_0,
                 io_acc_read_resp_0_bits_data_6_0,
                 io_acc_read_resp_0_bits_data_7_0,
                 io_acc_read_resp_0_bits_data_8_0,
                 io_acc_read_resp_0_bits_data_9_0,
                 io_acc_read_resp_0_bits_data_10_0,
                 io_acc_read_resp_0_bits_data_11_0,
                 io_acc_read_resp_0_bits_data_12_0,
                 io_acc_read_resp_0_bits_data_13_0,
                 io_acc_read_resp_0_bits_data_14_0,
                 io_acc_read_resp_0_bits_data_15_0,
  output         io_acc_read_resp_0_bits_fromDMA,
                 io_acc_read_resp_1_valid,
  output [31:0]  io_acc_read_resp_1_bits_data_0_0,
                 io_acc_read_resp_1_bits_data_1_0,
                 io_acc_read_resp_1_bits_data_2_0,
                 io_acc_read_resp_1_bits_data_3_0,
                 io_acc_read_resp_1_bits_data_4_0,
                 io_acc_read_resp_1_bits_data_5_0,
                 io_acc_read_resp_1_bits_data_6_0,
                 io_acc_read_resp_1_bits_data_7_0,
                 io_acc_read_resp_1_bits_data_8_0,
                 io_acc_read_resp_1_bits_data_9_0,
                 io_acc_read_resp_1_bits_data_10_0,
                 io_acc_read_resp_1_bits_data_11_0,
                 io_acc_read_resp_1_bits_data_12_0,
                 io_acc_read_resp_1_bits_data_13_0,
                 io_acc_read_resp_1_bits_data_14_0,
                 io_acc_read_resp_1_bits_data_15_0,
  output         io_acc_read_resp_1_bits_fromDMA,
                 io_tlb_0_req_valid,
  output [39:0]  io_tlb_0_req_bits_tlb_req_vaddr,
  output         io_tlb_0_req_bits_status_debug,
                 io_tlb_0_req_bits_status_mxr,
                 io_tlb_0_req_bits_status_sum,
                 io_tlb_1_req_valid,
  output [39:0]  io_tlb_1_req_bits_tlb_req_vaddr,
  output         io_tlb_1_req_bits_status_debug,
                 io_tlb_1_req_bits_status_mxr,
                 io_tlb_1_req_bits_status_sum,
                 io_busy,
                 io_counter_event_signal_18,
                 io_counter_event_signal_19,
                 io_counter_event_signal_20,
                 io_counter_event_signal_21,
                 io_counter_event_signal_22,
                 io_counter_event_signal_23,
  output [31:0]  io_counter_external_values_4,
                 io_counter_external_values_5,
                 io_counter_external_values_6,
                 io_counter_external_values_7
);

  wire         _GEN;	// @[Scratchpad.scala:791:24, :795:72, :817:74]
  wire         _GEN_0;	// @[Scratchpad.scala:791:24, :795:72]
  wire         _GEN_1;	// @[Scratchpad.scala:791:24, :795:72]
  wire         _GEN_2;	// @[Scratchpad.scala:674:23, :684:31]
  wire [511:0] fullAccWriteData;	// @[Scratchpad.scala:625:64]
  wire [511:0] writeData_bits;	// @[Scratchpad.scala:504:35, :620:65, :624:23]
  wire         writeData_valid;	// @[Scratchpad.scala:504:35, :620:65, :623:23]
  wire         bank_ios_3_write_en;	// @[Scratchpad.scala:532:44]
  wire         bank_ios_2_write_en;	// @[Scratchpad.scala:532:44]
  wire         bank_ios_1_write_en;	// @[Scratchpad.scala:532:44]
  wire         bank_ios_0_write_en;	// @[Scratchpad.scala:532:44]
  wire         _acc_mems_1_io_read_req_ready;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_1_io_read_resp_valid;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_0_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_1_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_2_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_3_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_4_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_5_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_6_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_7_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_8_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_9_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_10_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_11_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_12_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_13_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_14_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_data_15_0;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_1_io_read_resp_bits_fromDMA;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_scale_bits;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_igelu_qb;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_igelu_qc;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_iexp_qln2;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_read_resp_bits_iexp_qln2_inv;	// @[Scratchpad.scala:640:47]
  wire [2:0]   _acc_mems_1_io_read_resp_bits_act;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_1_io_write_ready;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_1_io_adder_valid;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_0_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_1_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_2_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_3_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_4_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_5_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_6_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_7_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_8_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_9_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_10_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_11_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_12_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_13_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_14_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op1_15_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_0_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_1_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_2_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_3_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_4_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_5_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_6_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_7_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_8_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_9_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_10_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_11_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_12_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_13_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_14_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_1_io_adder_op2_15_0;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_0_io_read_req_ready;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_0_io_read_resp_valid;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_0_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_1_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_2_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_3_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_4_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_5_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_6_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_7_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_8_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_9_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_10_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_11_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_12_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_13_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_14_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_data_15_0;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_0_io_read_resp_bits_fromDMA;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_scale_bits;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_igelu_qb;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_igelu_qc;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_iexp_qln2;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_read_resp_bits_iexp_qln2_inv;	// @[Scratchpad.scala:640:47]
  wire [2:0]   _acc_mems_0_io_read_resp_bits_act;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_0_io_write_ready;	// @[Scratchpad.scala:640:47]
  wire         _acc_mems_0_io_adder_valid;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_0_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_1_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_2_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_3_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_4_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_5_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_6_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_7_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_8_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_9_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_10_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_11_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_12_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_13_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_14_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op1_15_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_0_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_1_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_2_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_3_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_4_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_5_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_6_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_7_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_8_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_9_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_10_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_11_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_12_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_13_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_14_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_mems_0_io_adder_op2_15_0;	// @[Scratchpad.scala:640:47]
  wire [31:0]  _acc_adders_io_out_0_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_1_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_2_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_3_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_4_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_5_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_6_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_7_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_8_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_9_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_10_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_11_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_12_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_13_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_14_0;	// @[Scratchpad.scala:637:28]
  wire [31:0]  _acc_adders_io_out_15_0;	// @[Scratchpad.scala:637:28]
  wire         _acc_scale_unit_io_in_ready;	// @[Scratchpad.scala:587:32]
  wire         _acc_scale_unit_io_out_valid;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_0_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_1_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_2_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_3_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_4_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_5_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_6_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_7_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_8_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_9_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_10_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_11_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_12_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_13_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_14_0;	// @[Scratchpad.scala:587:32]
  wire [31:0]  _acc_scale_unit_io_out_bits_full_data_15_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_0_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_1_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_2_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_3_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_4_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_5_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_6_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_7_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_8_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_9_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_10_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_11_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_12_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_13_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_14_0;	// @[Scratchpad.scala:587:32]
  wire [7:0]   _acc_scale_unit_io_out_bits_data_15_0;	// @[Scratchpad.scala:587:32]
  wire [1:0]   _acc_scale_unit_io_out_bits_acc_bank_id;	// @[Scratchpad.scala:587:32]
  wire         _acc_scale_unit_io_out_bits_fromDMA;	// @[Scratchpad.scala:587:32]
  wire         _norm_unit_passthru_q_io_enq_ready;	// @[Normalizer.scala:621:38]
  wire         _norm_unit_passthru_q_io_deq_valid;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_0_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_1_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_2_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_3_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_4_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_5_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_6_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_7_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_8_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_9_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_10_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_11_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_12_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_13_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_14_0;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_15_0;	// @[Normalizer.scala:621:38]
  wire         _norm_unit_passthru_q_io_deq_bits_acc_read_resp_fromDMA;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_scale_bits;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qb;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qc;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2;	// @[Normalizer.scala:621:38]
  wire [31:0]  _norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2_inv;	// @[Normalizer.scala:621:38]
  wire [2:0]   _norm_unit_passthru_q_io_deq_bits_acc_read_resp_act;	// @[Normalizer.scala:621:38]
  wire [1:0]   _norm_unit_passthru_q_io_deq_bits_acc_read_resp_acc_bank_id;	// @[Normalizer.scala:621:38]
  wire         _ex_read_pipe_p_3_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_3_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_3_io_out_valid;	// @[Pipeline.scala:75:19]
  wire [127:0] _dma_read_pipe_p_3_io_out_bits_data;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_3_io_out_bits_fromDMA;	// @[Pipeline.scala:75:19]
  wire         _ex_read_pipe_p_2_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_2_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_2_io_out_valid;	// @[Pipeline.scala:75:19]
  wire [127:0] _dma_read_pipe_p_2_io_out_bits_data;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_2_io_out_bits_fromDMA;	// @[Pipeline.scala:75:19]
  wire         _ex_read_pipe_p_1_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_1_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_1_io_out_valid;	// @[Pipeline.scala:75:19]
  wire [127:0] _dma_read_pipe_p_1_io_out_bits_data;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_1_io_out_bits_fromDMA;	// @[Pipeline.scala:75:19]
  wire         _ex_read_pipe_p_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_io_in_ready;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_io_out_valid;	// @[Pipeline.scala:75:19]
  wire [127:0] _dma_read_pipe_p_io_out_bits_data;	// @[Pipeline.scala:75:19]
  wire         _dma_read_pipe_p_io_out_bits_fromDMA;	// @[Pipeline.scala:75:19]
  wire         _spad_mems_3_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_3_io_read_resp_valid;	// @[Scratchpad.scala:447:46]
  wire [127:0] _spad_mems_3_io_read_resp_bits_data;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_3_io_read_resp_bits_fromDMA;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_2_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_2_io_read_resp_valid;	// @[Scratchpad.scala:447:46]
  wire [127:0] _spad_mems_2_io_read_resp_bits_data;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_2_io_read_resp_bits_fromDMA;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_1_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_1_io_read_resp_valid;	// @[Scratchpad.scala:447:46]
  wire [127:0] _spad_mems_1_io_read_resp_bits_data;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_1_io_read_resp_bits_fromDMA;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_0_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_0_io_read_resp_valid;	// @[Scratchpad.scala:447:46]
  wire [127:0] _spad_mems_0_io_read_resp_bits_data;	// @[Scratchpad.scala:447:46]
  wire         _spad_mems_0_io_read_resp_bits_fromDMA;	// @[Scratchpad.scala:447:46]
  wire         _mvin_scale_pixel_repeater_io_req_ready;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_valid;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_0;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_1;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_2;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_3;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_4;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_5;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_6;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_7;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_8;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_9;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_10;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_11;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_12;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_13;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_14;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_out_15;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_0;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_1;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_2;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_3;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_4;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_5;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_6;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_7;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_8;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_9;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_10;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_11;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_12;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_13;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_14;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_mask_15;	// @[Scratchpad.scala:387:43]
  wire [13:0]  _mvin_scale_pixel_repeater_io_resp_bits_laddr_data;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_last;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc;	// @[Scratchpad.scala:387:43]
  wire         _mvin_scale_pixel_repeater_io_resp_bits_tag_accumulate;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_tag_bytes_read;	// @[Scratchpad.scala:387:43]
  wire [7:0]   _mvin_scale_pixel_repeater_io_resp_bits_tag_cmd_id;	// @[Scratchpad.scala:387:43]
  wire         _vsm_1_io_req_ready;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_valid;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_0;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_1;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_2;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_3;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_4;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_5;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_6;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_7;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_8;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_9;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_10;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_11;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_12;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_13;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_14;	// @[VectorScalarMultiplier.scala:200:21]
  wire [31:0]  _vsm_1_io_resp_bits_out_15;	// @[VectorScalarMultiplier.scala:200:21]
  wire [15:0]  _vsm_1_io_resp_bits_row;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_last;	// @[VectorScalarMultiplier.scala:200:21]
  wire [13:0]  _vsm_1_io_resp_bits_tag_addr;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_0;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_1;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_2;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_3;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_4;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_5;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_6;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_7;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_8;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_9;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_10;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_11;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_12;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_13;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_14;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_15;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_16;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_17;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_18;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_19;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_20;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_21;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_22;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_23;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_24;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_25;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_26;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_27;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_28;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_29;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_30;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_31;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_32;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_33;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_34;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_35;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_36;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_37;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_38;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_39;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_40;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_41;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_42;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_43;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_44;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_45;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_46;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_47;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_48;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_49;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_50;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_51;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_52;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_53;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_54;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_55;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_56;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_57;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_58;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_59;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_60;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_61;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_62;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_mask_63;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_is_acc;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_1_io_resp_bits_tag_accumulate;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_1_io_resp_bits_tag_bytes_read;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_1_io_resp_bits_tag_cmd_id;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_req_ready;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_valid;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_0;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_1;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_2;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_3;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_4;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_5;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_6;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_7;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_8;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_9;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_10;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_11;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_12;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_13;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_14;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_out_15;	// @[VectorScalarMultiplier.scala:200:21]
  wire [15:0]  _vsm_io_resp_bits_row;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_last;	// @[VectorScalarMultiplier.scala:200:21]
  wire [13:0]  _vsm_io_resp_bits_tag_addr;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_0;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_1;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_2;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_3;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_4;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_5;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_6;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_7;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_8;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_9;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_10;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_11;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_12;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_13;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_14;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_mask_15;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_is_acc;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _vsm_io_resp_bits_tag_accumulate;	// @[VectorScalarMultiplier.scala:200:21]
  wire [15:0]  _vsm_io_resp_bits_tag_pixel_repeats;	// @[VectorScalarMultiplier.scala:200:21]
  wire [15:0]  _vsm_io_resp_bits_tag_len;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_tag_bytes_read;	// @[VectorScalarMultiplier.scala:200:21]
  wire [7:0]   _vsm_io_resp_bits_tag_cmd_id;	// @[VectorScalarMultiplier.scala:200:21]
  wire         _zero_writer_pixel_repeater_io_req_ready;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_valid;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_0;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_1;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_2;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_3;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_4;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_5;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_6;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_7;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_8;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_9;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_10;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_11;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_12;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_13;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_14;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_mask_15;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_laddr_accumulate;	// @[Scratchpad.scala:330:44]
  wire [13:0]  _zero_writer_pixel_repeater_io_resp_bits_laddr_data;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_pixel_repeater_io_resp_bits_last;	// @[Scratchpad.scala:330:44]
  wire [15:0]  _zero_writer_pixel_repeater_io_resp_bits_tag_cols;	// @[Scratchpad.scala:330:44]
  wire [7:0]   _zero_writer_pixel_repeater_io_resp_bits_tag_cmd_id;	// @[Scratchpad.scala:330:44]
  wire         _zero_writer_io_req_ready;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_valid;	// @[Scratchpad.scala:317:29]
  wire [15:0]  _zero_writer_io_resp_bits_tag_cols;	// @[Scratchpad.scala:317:29]
  wire [7:0]   _zero_writer_io_resp_bits_tag_pixel_repeats;	// @[Scratchpad.scala:317:29]
  wire [7:0]   _zero_writer_io_resp_bits_tag_cmd_id;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_laddr_is_acc_addr;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_laddr_accumulate;	// @[Scratchpad.scala:317:29]
  wire [13:0]  _zero_writer_io_resp_bits_laddr_data;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_0;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_1;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_2;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_3;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_4;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_5;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_6;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_7;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_8;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_9;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_10;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_11;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_12;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_13;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_14;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_mask_15;	// @[Scratchpad.scala:317:29]
  wire         _zero_writer_io_resp_bits_last;	// @[Scratchpad.scala:317:29]
  wire         _read_issue_q_io_enq_ready;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_valid;	// @[Scratchpad.scala:255:30]
  wire [39:0]  _read_issue_q_io_deq_bits_vaddr;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_laddr_is_acc_addr;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_laddr_accumulate;	// @[Scratchpad.scala:255:30]
  wire [13:0]  _read_issue_q_io_deq_bits_laddr_data;	// @[Scratchpad.scala:255:30]
  wire [15:0]  _read_issue_q_io_deq_bits_cols;	// @[Scratchpad.scala:255:30]
  wire [15:0]  _read_issue_q_io_deq_bits_repeats;	// @[Scratchpad.scala:255:30]
  wire [31:0]  _read_issue_q_io_deq_bits_scale;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_has_acc_bitwidth;	// @[Scratchpad.scala:255:30]
  wire [15:0]  _read_issue_q_io_deq_bits_block_stride;	// @[Scratchpad.scala:255:30]
  wire [7:0]   _read_issue_q_io_deq_bits_pixel_repeats;	// @[Scratchpad.scala:255:30]
  wire [7:0]   _read_issue_q_io_deq_bits_cmd_id;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_debug;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_cease;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_wfi;	// @[Scratchpad.scala:255:30]
  wire [31:0]  _read_issue_q_io_deq_bits_status_isa;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_dprv;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_dv;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_prv;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_v;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_sd;	// @[Scratchpad.scala:255:30]
  wire [22:0]  _read_issue_q_io_deq_bits_status_zero2;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_mpv;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_gva;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_mbe;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_sbe;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_sxl;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_uxl;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_sd_rv32;	// @[Scratchpad.scala:255:30]
  wire [7:0]   _read_issue_q_io_deq_bits_status_zero1;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_tsr;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_tw;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_tvm;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_mxr;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_sum;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_mprv;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_xs;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_fs;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_mpp;	// @[Scratchpad.scala:255:30]
  wire [1:0]   _read_issue_q_io_deq_bits_status_vs;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_spp;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_mpie;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_ube;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_spie;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_upie;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_mie;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_hie;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_sie;	// @[Scratchpad.scala:255:30]
  wire         _read_issue_q_io_deq_bits_status_uie;	// @[Scratchpad.scala:255:30]
  wire         _write_issue_q_io_enq_ready;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_valid;	// @[Scratchpad.scala:254:31]
  wire [39:0]  _write_issue_q_io_deq_bits_vaddr;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_laddr_is_acc_addr;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_laddr_accumulate;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_laddr_read_full_acc_row;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_laddr_garbage_bit;	// @[Scratchpad.scala:254:31]
  wire [13:0]  _write_issue_q_io_deq_bits_laddr_data;	// @[Scratchpad.scala:254:31]
  wire [15:0]  _write_issue_q_io_deq_bits_len;	// @[Scratchpad.scala:254:31]
  wire [7:0]   _write_issue_q_io_deq_bits_block;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_debug;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_cease;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_wfi;	// @[Scratchpad.scala:254:31]
  wire [31:0]  _write_issue_q_io_deq_bits_status_isa;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_dprv;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_dv;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_prv;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_v;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_sd;	// @[Scratchpad.scala:254:31]
  wire [22:0]  _write_issue_q_io_deq_bits_status_zero2;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_mpv;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_gva;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_mbe;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_sbe;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_sxl;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_uxl;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_sd_rv32;	// @[Scratchpad.scala:254:31]
  wire [7:0]   _write_issue_q_io_deq_bits_status_zero1;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_tsr;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_tw;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_tvm;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_mxr;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_sum;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_mprv;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_xs;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_fs;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_mpp;	// @[Scratchpad.scala:254:31]
  wire [1:0]   _write_issue_q_io_deq_bits_status_vs;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_spp;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_mpie;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_ube;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_spie;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_upie;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_mie;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_hie;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_sie;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_status_uie;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_pool_en;	// @[Scratchpad.scala:254:31]
  wire         _write_issue_q_io_deq_bits_store_en;	// @[Scratchpad.scala:254:31]
  wire         _write_scale_q_io_enq_ready;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_valid;	// @[Scratchpad.scala:253:31]
  wire [39:0]  _write_scale_q_io_deq_bits_vaddr;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_laddr_is_acc_addr;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_laddr_accumulate;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_laddr_read_full_acc_row;	// @[Scratchpad.scala:253:31]
  wire [2:0]   _write_scale_q_io_deq_bits_laddr_norm_cmd;	// @[Scratchpad.scala:253:31]
  wire [10:0]  _write_scale_q_io_deq_bits_laddr_garbage;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_laddr_garbage_bit;	// @[Scratchpad.scala:253:31]
  wire [13:0]  _write_scale_q_io_deq_bits_laddr_data;	// @[Scratchpad.scala:253:31]
  wire [2:0]   _write_scale_q_io_deq_bits_acc_act;	// @[Scratchpad.scala:253:31]
  wire [31:0]  _write_scale_q_io_deq_bits_acc_scale;	// @[Scratchpad.scala:253:31]
  wire [31:0]  _write_scale_q_io_deq_bits_acc_igelu_qb;	// @[Scratchpad.scala:253:31]
  wire [31:0]  _write_scale_q_io_deq_bits_acc_igelu_qc;	// @[Scratchpad.scala:253:31]
  wire [31:0]  _write_scale_q_io_deq_bits_acc_iexp_qln2;	// @[Scratchpad.scala:253:31]
  wire [31:0]  _write_scale_q_io_deq_bits_acc_iexp_qln2_inv;	// @[Scratchpad.scala:253:31]
  wire [7:0]   _write_scale_q_io_deq_bits_acc_norm_stats_id;	// @[Scratchpad.scala:253:31]
  wire [15:0]  _write_scale_q_io_deq_bits_len;	// @[Scratchpad.scala:253:31]
  wire [7:0]   _write_scale_q_io_deq_bits_block;	// @[Scratchpad.scala:253:31]
  wire [7:0]   _write_scale_q_io_deq_bits_cmd_id;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_debug;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_cease;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_wfi;	// @[Scratchpad.scala:253:31]
  wire [31:0]  _write_scale_q_io_deq_bits_status_isa;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_dprv;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_dv;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_prv;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_v;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_sd;	// @[Scratchpad.scala:253:31]
  wire [22:0]  _write_scale_q_io_deq_bits_status_zero2;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_mpv;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_gva;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_mbe;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_sbe;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_sxl;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_uxl;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_sd_rv32;	// @[Scratchpad.scala:253:31]
  wire [7:0]   _write_scale_q_io_deq_bits_status_zero1;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_tsr;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_tw;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_tvm;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_mxr;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_sum;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_mprv;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_xs;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_fs;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_mpp;	// @[Scratchpad.scala:253:31]
  wire [1:0]   _write_scale_q_io_deq_bits_status_vs;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_spp;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_mpie;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_ube;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_spie;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_upie;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_mie;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_hie;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_sie;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_status_uie;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_pool_en;	// @[Scratchpad.scala:253:31]
  wire         _write_scale_q_io_deq_bits_store_en;	// @[Scratchpad.scala:253:31]
  wire         _write_norm_q_io_enq_ready;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_valid;	// @[Scratchpad.scala:252:30]
  wire [39:0]  _write_norm_q_io_deq_bits_vaddr;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_laddr_is_acc_addr;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_laddr_accumulate;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_laddr_read_full_acc_row;	// @[Scratchpad.scala:252:30]
  wire [2:0]   _write_norm_q_io_deq_bits_laddr_norm_cmd;	// @[Scratchpad.scala:252:30]
  wire [10:0]  _write_norm_q_io_deq_bits_laddr_garbage;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_laddr_garbage_bit;	// @[Scratchpad.scala:252:30]
  wire [13:0]  _write_norm_q_io_deq_bits_laddr_data;	// @[Scratchpad.scala:252:30]
  wire [2:0]   _write_norm_q_io_deq_bits_acc_act;	// @[Scratchpad.scala:252:30]
  wire [31:0]  _write_norm_q_io_deq_bits_acc_scale;	// @[Scratchpad.scala:252:30]
  wire [31:0]  _write_norm_q_io_deq_bits_acc_igelu_qb;	// @[Scratchpad.scala:252:30]
  wire [31:0]  _write_norm_q_io_deq_bits_acc_igelu_qc;	// @[Scratchpad.scala:252:30]
  wire [31:0]  _write_norm_q_io_deq_bits_acc_iexp_qln2;	// @[Scratchpad.scala:252:30]
  wire [31:0]  _write_norm_q_io_deq_bits_acc_iexp_qln2_inv;	// @[Scratchpad.scala:252:30]
  wire [7:0]   _write_norm_q_io_deq_bits_acc_norm_stats_id;	// @[Scratchpad.scala:252:30]
  wire [15:0]  _write_norm_q_io_deq_bits_len;	// @[Scratchpad.scala:252:30]
  wire [7:0]   _write_norm_q_io_deq_bits_block;	// @[Scratchpad.scala:252:30]
  wire [7:0]   _write_norm_q_io_deq_bits_cmd_id;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_debug;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_cease;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_wfi;	// @[Scratchpad.scala:252:30]
  wire [31:0]  _write_norm_q_io_deq_bits_status_isa;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_dprv;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_dv;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_prv;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_v;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_sd;	// @[Scratchpad.scala:252:30]
  wire [22:0]  _write_norm_q_io_deq_bits_status_zero2;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_mpv;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_gva;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_mbe;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_sbe;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_sxl;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_uxl;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_sd_rv32;	// @[Scratchpad.scala:252:30]
  wire [7:0]   _write_norm_q_io_deq_bits_status_zero1;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_tsr;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_tw;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_tvm;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_mxr;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_sum;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_mprv;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_xs;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_fs;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_mpp;	// @[Scratchpad.scala:252:30]
  wire [1:0]   _write_norm_q_io_deq_bits_status_vs;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_spp;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_mpie;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_ube;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_spie;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_upie;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_mie;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_hie;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_sie;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_status_uie;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_pool_en;	// @[Scratchpad.scala:252:30]
  wire         _write_norm_q_io_deq_bits_store_en;	// @[Scratchpad.scala:252:30]
  wire         _write_dispatch_q_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [39:0]  _write_dispatch_q_io_deq_bits_vaddr;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_laddr_is_acc_addr;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_laddr_accumulate;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row;	// @[Decoupled.scala:375:21]
  wire [2:0]   _write_dispatch_q_io_deq_bits_laddr_norm_cmd;	// @[Decoupled.scala:375:21]
  wire [10:0]  _write_dispatch_q_io_deq_bits_laddr_garbage;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_laddr_garbage_bit;	// @[Decoupled.scala:375:21]
  wire [13:0]  _write_dispatch_q_io_deq_bits_laddr_data;	// @[Decoupled.scala:375:21]
  wire [2:0]   _write_dispatch_q_io_deq_bits_acc_act;	// @[Decoupled.scala:375:21]
  wire [31:0]  _write_dispatch_q_io_deq_bits_acc_scale;	// @[Decoupled.scala:375:21]
  wire [31:0]  _write_dispatch_q_io_deq_bits_acc_igelu_qb;	// @[Decoupled.scala:375:21]
  wire [31:0]  _write_dispatch_q_io_deq_bits_acc_igelu_qc;	// @[Decoupled.scala:375:21]
  wire [31:0]  _write_dispatch_q_io_deq_bits_acc_iexp_qln2;	// @[Decoupled.scala:375:21]
  wire [31:0]  _write_dispatch_q_io_deq_bits_acc_iexp_qln2_inv;	// @[Decoupled.scala:375:21]
  wire [7:0]   _write_dispatch_q_io_deq_bits_acc_norm_stats_id;	// @[Decoupled.scala:375:21]
  wire [15:0]  _write_dispatch_q_io_deq_bits_len;	// @[Decoupled.scala:375:21]
  wire [7:0]   _write_dispatch_q_io_deq_bits_block;	// @[Decoupled.scala:375:21]
  wire [7:0]   _write_dispatch_q_io_deq_bits_cmd_id;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_debug;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_cease;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_wfi;	// @[Decoupled.scala:375:21]
  wire [31:0]  _write_dispatch_q_io_deq_bits_status_isa;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_dprv;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_dv;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_prv;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_v;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_sd;	// @[Decoupled.scala:375:21]
  wire [22:0]  _write_dispatch_q_io_deq_bits_status_zero2;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_mpv;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_gva;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_mbe;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_sbe;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_sxl;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_uxl;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_sd_rv32;	// @[Decoupled.scala:375:21]
  wire [7:0]   _write_dispatch_q_io_deq_bits_status_zero1;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_tsr;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_tw;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_tvm;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_mxr;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_sum;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_mprv;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_xs;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_fs;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_mpp;	// @[Decoupled.scala:375:21]
  wire [1:0]   _write_dispatch_q_io_deq_bits_status_vs;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_spp;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_mpie;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_ube;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_spie;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_upie;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_mie;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_hie;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_sie;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_status_uie;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_pool_en;	// @[Decoupled.scala:375:21]
  wire         _write_dispatch_q_io_deq_bits_store_en;	// @[Decoupled.scala:375:21]
  wire         _buffer_2_auto_in_a_ready;	// @[Buffer.scala:69:28]
  wire         _buffer_2_auto_in_d_valid;	// @[Buffer.scala:69:28]
  wire [2:0]   _buffer_2_auto_in_d_bits_opcode;	// @[Buffer.scala:69:28]
  wire [1:0]   _buffer_2_auto_in_d_bits_param;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_2_auto_in_d_bits_size;	// @[Buffer.scala:69:28]
  wire [4:0]   _buffer_2_auto_in_d_bits_source;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_2_auto_in_d_bits_sink;	// @[Buffer.scala:69:28]
  wire         _buffer_2_auto_in_d_bits_denied;	// @[Buffer.scala:69:28]
  wire [127:0] _buffer_2_auto_in_d_bits_data;	// @[Buffer.scala:69:28]
  wire         _buffer_2_auto_in_d_bits_corrupt;	// @[Buffer.scala:69:28]
  wire         _buffer_1_auto_in_a_ready;	// @[Buffer.scala:69:28]
  wire         _buffer_1_auto_in_d_valid;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_1_auto_in_d_bits_size;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_1_auto_in_d_bits_source;	// @[Buffer.scala:69:28]
  wire         _buffer_1_auto_out_a_valid;	// @[Buffer.scala:69:28]
  wire [2:0]   _buffer_1_auto_out_a_bits_opcode;	// @[Buffer.scala:69:28]
  wire [2:0]   _buffer_1_auto_out_a_bits_param;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_1_auto_out_a_bits_size;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_1_auto_out_a_bits_source;	// @[Buffer.scala:69:28]
  wire [31:0]  _buffer_1_auto_out_a_bits_address;	// @[Buffer.scala:69:28]
  wire [15:0]  _buffer_1_auto_out_a_bits_mask;	// @[Buffer.scala:69:28]
  wire [127:0] _buffer_1_auto_out_a_bits_data;	// @[Buffer.scala:69:28]
  wire         _buffer_1_auto_out_a_bits_corrupt;	// @[Buffer.scala:69:28]
  wire         _buffer_1_auto_out_d_ready;	// @[Buffer.scala:69:28]
  wire         _buffer_auto_in_a_ready;	// @[Buffer.scala:69:28]
  wire         _buffer_auto_in_d_valid;	// @[Buffer.scala:69:28]
  wire [2:0]   _buffer_auto_in_d_bits_opcode;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_auto_in_d_bits_size;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_auto_in_d_bits_source;	// @[Buffer.scala:69:28]
  wire [127:0] _buffer_auto_in_d_bits_data;	// @[Buffer.scala:69:28]
  wire         _buffer_auto_out_a_valid;	// @[Buffer.scala:69:28]
  wire [2:0]   _buffer_auto_out_a_bits_opcode;	// @[Buffer.scala:69:28]
  wire [2:0]   _buffer_auto_out_a_bits_param;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_auto_out_a_bits_size;	// @[Buffer.scala:69:28]
  wire [3:0]   _buffer_auto_out_a_bits_source;	// @[Buffer.scala:69:28]
  wire [31:0]  _buffer_auto_out_a_bits_address;	// @[Buffer.scala:69:28]
  wire [15:0]  _buffer_auto_out_a_bits_mask;	// @[Buffer.scala:69:28]
  wire [127:0] _buffer_auto_out_a_bits_data;	// @[Buffer.scala:69:28]
  wire         _buffer_auto_out_a_bits_corrupt;	// @[Buffer.scala:69:28]
  wire         _buffer_auto_out_d_ready;	// @[Buffer.scala:69:28]
  wire         _writer_auto_out_a_valid;	// @[Scratchpad.scala:192:26]
  wire [2:0]   _writer_auto_out_a_bits_opcode;	// @[Scratchpad.scala:192:26]
  wire [2:0]   _writer_auto_out_a_bits_param;	// @[Scratchpad.scala:192:26]
  wire [3:0]   _writer_auto_out_a_bits_size;	// @[Scratchpad.scala:192:26]
  wire [3:0]   _writer_auto_out_a_bits_source;	// @[Scratchpad.scala:192:26]
  wire [31:0]  _writer_auto_out_a_bits_address;	// @[Scratchpad.scala:192:26]
  wire [15:0]  _writer_auto_out_a_bits_mask;	// @[Scratchpad.scala:192:26]
  wire [127:0] _writer_auto_out_a_bits_data;	// @[Scratchpad.scala:192:26]
  wire         _writer_auto_out_a_bits_corrupt;	// @[Scratchpad.scala:192:26]
  wire         _writer_auto_out_d_ready;	// @[Scratchpad.scala:192:26]
  wire         _writer_io_req_ready;	// @[Scratchpad.scala:192:26]
  wire         _writer_io_busy;	// @[Scratchpad.scala:192:26]
  wire         _reader_auto_core_out_a_valid;	// @[Scratchpad.scala:189:26]
  wire [2:0]   _reader_auto_core_out_a_bits_opcode;	// @[Scratchpad.scala:189:26]
  wire [2:0]   _reader_auto_core_out_a_bits_param;	// @[Scratchpad.scala:189:26]
  wire [3:0]   _reader_auto_core_out_a_bits_size;	// @[Scratchpad.scala:189:26]
  wire [3:0]   _reader_auto_core_out_a_bits_source;	// @[Scratchpad.scala:189:26]
  wire [31:0]  _reader_auto_core_out_a_bits_address;	// @[Scratchpad.scala:189:26]
  wire [15:0]  _reader_auto_core_out_a_bits_mask;	// @[Scratchpad.scala:189:26]
  wire [127:0] _reader_auto_core_out_a_bits_data;	// @[Scratchpad.scala:189:26]
  wire         _reader_auto_core_out_a_bits_corrupt;	// @[Scratchpad.scala:189:26]
  wire         _reader_auto_core_out_d_ready;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_req_ready;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_valid;	// @[Scratchpad.scala:189:26]
  wire [511:0] _reader_io_resp_bits_data;	// @[Scratchpad.scala:189:26]
  wire [13:0]  _reader_io_resp_bits_addr;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_0;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_1;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_2;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_3;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_4;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_5;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_6;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_7;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_8;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_9;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_10;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_11;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_12;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_13;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_14;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_15;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_16;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_17;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_18;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_19;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_20;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_21;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_22;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_23;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_24;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_25;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_26;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_27;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_28;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_29;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_30;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_31;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_32;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_33;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_34;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_35;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_36;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_37;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_38;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_39;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_40;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_41;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_42;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_43;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_44;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_45;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_46;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_47;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_48;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_49;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_50;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_51;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_52;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_53;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_54;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_55;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_56;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_57;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_58;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_59;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_60;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_61;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_62;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_mask_63;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_is_acc;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_accumulate;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_has_acc_bitwidth;	// @[Scratchpad.scala:189:26]
  wire [31:0]  _reader_io_resp_bits_scale;	// @[Scratchpad.scala:189:26]
  wire [15:0]  _reader_io_resp_bits_repeats;	// @[Scratchpad.scala:189:26]
  wire [15:0]  _reader_io_resp_bits_pixel_repeats;	// @[Scratchpad.scala:189:26]
  wire [15:0]  _reader_io_resp_bits_len;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_resp_bits_last;	// @[Scratchpad.scala:189:26]
  wire [7:0]   _reader_io_resp_bits_bytes_read;	// @[Scratchpad.scala:189:26]
  wire [7:0]   _reader_io_resp_bits_cmd_id;	// @[Scratchpad.scala:189:26]
  wire         _reader_io_busy;	// @[Scratchpad.scala:189:26]
  wire         _xbar_auto_in_1_a_ready;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_in_1_d_valid;	// @[Xbar.scala:145:26]
  wire [2:0]   _xbar_auto_in_1_d_bits_opcode;	// @[Xbar.scala:145:26]
  wire [1:0]   _xbar_auto_in_1_d_bits_param;	// @[Xbar.scala:145:26]
  wire [3:0]   _xbar_auto_in_1_d_bits_size;	// @[Xbar.scala:145:26]
  wire [3:0]   _xbar_auto_in_1_d_bits_source;	// @[Xbar.scala:145:26]
  wire [3:0]   _xbar_auto_in_1_d_bits_sink;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_in_1_d_bits_denied;	// @[Xbar.scala:145:26]
  wire [127:0] _xbar_auto_in_1_d_bits_data;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_in_1_d_bits_corrupt;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_in_0_a_ready;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_in_0_d_valid;	// @[Xbar.scala:145:26]
  wire [2:0]   _xbar_auto_in_0_d_bits_opcode;	// @[Xbar.scala:145:26]
  wire [1:0]   _xbar_auto_in_0_d_bits_param;	// @[Xbar.scala:145:26]
  wire [3:0]   _xbar_auto_in_0_d_bits_size;	// @[Xbar.scala:145:26]
  wire [3:0]   _xbar_auto_in_0_d_bits_source;	// @[Xbar.scala:145:26]
  wire [3:0]   _xbar_auto_in_0_d_bits_sink;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_in_0_d_bits_denied;	// @[Xbar.scala:145:26]
  wire [127:0] _xbar_auto_in_0_d_bits_data;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_in_0_d_bits_corrupt;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_out_a_valid;	// @[Xbar.scala:145:26]
  wire [2:0]   _xbar_auto_out_a_bits_opcode;	// @[Xbar.scala:145:26]
  wire [2:0]   _xbar_auto_out_a_bits_param;	// @[Xbar.scala:145:26]
  wire [3:0]   _xbar_auto_out_a_bits_size;	// @[Xbar.scala:145:26]
  wire [4:0]   _xbar_auto_out_a_bits_source;	// @[Xbar.scala:145:26]
  wire [31:0]  _xbar_auto_out_a_bits_address;	// @[Xbar.scala:145:26]
  wire [15:0]  _xbar_auto_out_a_bits_mask;	// @[Xbar.scala:145:26]
  wire [127:0] _xbar_auto_out_a_bits_data;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_out_a_bits_corrupt;	// @[Xbar.scala:145:26]
  wire         _xbar_auto_out_d_ready;	// @[Xbar.scala:145:26]
  wire         _dmawrite_T_77 = _write_dispatch_q_io_deq_bits_laddr_is_acc_addr & _write_dispatch_q_io_deq_bits_laddr_accumulate;	// @[Decoupled.scala:375:21, LocalAddr.scala:43:48]
  wire         _T_5 = _dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit;	// @[Decoupled.scala:375:21, LocalAddr.scala:43:{48,91,96}]
  wire         _T_147 = _write_norm_q_io_deq_bits_laddr_is_acc_addr & _write_norm_q_io_deq_bits_laddr_accumulate;	// @[LocalAddr.scala:43:48, Scratchpad.scala:252:30]
  wire         _T_13 = _T_147 & _write_norm_q_io_deq_bits_laddr_read_full_acc_row & (&_write_norm_q_io_deq_bits_laddr_data) & _write_norm_q_io_deq_bits_laddr_garbage_bit | ~_write_norm_q_io_deq_bits_laddr_is_acc_addr;	// @[LocalAddr.scala:43:{48,91,96}, Scratchpad.scala:252:30, :276:{55,58}]
  wire         _acc_waiting_to_be_scaled_T = _write_scale_q_io_deq_bits_laddr_is_acc_addr & _write_scale_q_io_deq_bits_laddr_accumulate;	// @[LocalAddr.scala:43:48, Scratchpad.scala:253:31]
  wire         _dma_resp_ready_T_1 = _write_issue_q_io_deq_bits_laddr_is_acc_addr & _write_issue_q_io_deq_bits_laddr_accumulate;	// @[LocalAddr.scala:43:48, Scratchpad.scala:254:31]
  wire         writeData_is_full_width = ~(_dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit) & _write_issue_q_io_deq_bits_laddr_is_acc_addr & _write_issue_q_io_deq_bits_laddr_read_full_acc_row;	// @[LocalAddr.scala:43:{48,91,96}, Scratchpad.scala:254:31, :290:35, :291:51]
  wire         _reader_io_resp_ready_T = _reader_io_resp_bits_is_acc & _reader_io_resp_bits_has_acc_bitwidth;	// @[Scratchpad.scala:189:26, :402:44]
  wire         mvin_scale_finished = _GEN_1 & _mvin_scale_pixel_repeater_io_resp_valid & _mvin_scale_pixel_repeater_io_resp_bits_last;	// @[Scratchpad.scala:387:43, :416:70, :791:24, :795:72]
  wire         mvin_scale_acc_finished = _GEN_0 & _vsm_1_io_resp_valid & _vsm_1_io_resp_bits_last;	// @[Scratchpad.scala:417:59, :791:24, :795:72, VectorScalarMultiplier.scala:200:21]
  wire         _dmawrite_T_76 = _write_dispatch_q_io_deq_valid & _write_norm_q_io_enq_ready;	// @[Decoupled.scala:375:21, Scratchpad.scala:252:30, :463:47]
  wire         dmawrite = _dmawrite_T_76 & ~(_dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit) & ~bank_ios_0_write_en & ~_write_dispatch_q_io_deq_bits_laddr_is_acc_addr & _write_dispatch_q_io_deq_bits_laddr_data[13:12] == 2'h0;	// @[Decoupled.scala:375:21, LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:463:47, :464:11, :465:11, :466:{11,52,93}, :532:44]
  wire         bank_ios_0_read_req_valid = io_srams_read_0_req_valid | dmawrite;	// @[Scratchpad.scala:466:52, :468:38]
  wire         _GEN_3 = ~io_srams_read_0_req_valid & dmawrite & _spad_mems_0_io_read_req_ready & bank_ios_0_read_req_valid;	// @[Scratchpad.scala:271:53, :447:46, :466:52, :468:38, :472:23, :475:31]
  wire         _p_io_out_ready_T_12 = _writer_io_req_ready & ~_write_issue_q_io_deq_bits_laddr_is_acc_addr & _write_issue_q_io_deq_bits_laddr_data[13:12] == 2'h0 & ~(_dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit);	// @[LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:192:26, :254:31, :502:{11,101,109}, :503:11]
  wire         dmawrite_1 = _dmawrite_T_76 & ~(_dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit) & ~bank_ios_1_write_en & ~_write_dispatch_q_io_deq_bits_laddr_is_acc_addr & _write_dispatch_q_io_deq_bits_laddr_data[13:12] == 2'h1;	// @[Decoupled.scala:375:21, LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:463:47, :464:11, :465:11, :466:{11,52,93}, :532:44, :722:59]
  wire         bank_ios_1_read_req_valid = io_srams_read_1_req_valid | dmawrite_1;	// @[Scratchpad.scala:466:52, :468:38]
  wire         _GEN_4 = ~io_srams_read_1_req_valid & dmawrite_1 & _spad_mems_1_io_read_req_ready & bank_ios_1_read_req_valid;	// @[Scratchpad.scala:447:46, :466:52, :468:38, :472:23, :475:31]
  wire         _p_io_out_ready_T_25 = _writer_io_req_ready & ~_write_issue_q_io_deq_bits_laddr_is_acc_addr & _write_issue_q_io_deq_bits_laddr_data[13:12] == 2'h1 & ~(_dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit);	// @[LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:192:26, :254:31, :502:{11,101,109}, :503:11, :722:59]
  wire         _T_113 = _p_io_out_ready_T_25 & _dma_read_pipe_p_1_io_out_valid;	// @[Decoupled.scala:51:35, Pipeline.scala:75:19, Scratchpad.scala:502:109]
  wire         dmawrite_2 = _dmawrite_T_76 & ~(_dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit) & ~bank_ios_2_write_en & ~_write_dispatch_q_io_deq_bits_laddr_is_acc_addr & _write_dispatch_q_io_deq_bits_laddr_data[13:12] == 2'h2;	// @[Decoupled.scala:375:21, LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:463:47, :464:11, :465:11, :466:{11,52,93}, :532:44]
  wire         bank_ios_2_read_req_valid = io_srams_read_2_req_valid | dmawrite_2;	// @[Scratchpad.scala:466:52, :468:38]
  wire         _GEN_5 = ~io_srams_read_2_req_valid & dmawrite_2 & _spad_mems_2_io_read_req_ready & bank_ios_2_read_req_valid;	// @[Scratchpad.scala:447:46, :466:52, :468:38, :472:23, :475:31]
  wire         _p_io_out_ready_T_38 = _writer_io_req_ready & ~_write_issue_q_io_deq_bits_laddr_is_acc_addr & _write_issue_q_io_deq_bits_laddr_data[13:12] == 2'h2 & ~(_dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit);	// @[LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:192:26, :254:31, :466:93, :502:{11,101,109}, :503:11]
  wire         _T_115 = _p_io_out_ready_T_38 & _dma_read_pipe_p_2_io_out_valid;	// @[Decoupled.scala:51:35, Pipeline.scala:75:19, Scratchpad.scala:502:109]
  wire         dmawrite_3 = _dmawrite_T_76 & ~(_dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit) & ~bank_ios_3_write_en & ~_write_dispatch_q_io_deq_bits_laddr_is_acc_addr & (&(_write_dispatch_q_io_deq_bits_laddr_data[13:12]));	// @[Decoupled.scala:375:21, LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:463:47, :464:11, :465:11, :466:{11,52,93}, :532:44]
  wire         bank_ios_3_read_req_valid = io_srams_read_3_req_valid | dmawrite_3;	// @[Scratchpad.scala:466:52, :468:38]
  wire         _GEN_6 = ~io_srams_read_3_req_valid & dmawrite_3 & _spad_mems_3_io_read_req_ready & bank_ios_3_read_req_valid;	// @[Scratchpad.scala:447:46, :466:52, :468:38, :472:23, :475:31]
  wire         _p_io_out_ready_T_51 = _writer_io_req_ready & ~_write_issue_q_io_deq_bits_laddr_is_acc_addr & (&(_write_issue_q_io_deq_bits_laddr_data[13:12])) & ~(_dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit);	// @[LocalAddr.scala:33:79, :43:{48,91,96}, Scratchpad.scala:192:26, :254:31, :502:{11,101,109}, :503:11]
  wire         _T_117 = _p_io_out_ready_T_51 & _dma_read_pipe_p_3_io_out_valid;	// @[Decoupled.scala:51:35, Pipeline.scala:75:19, Scratchpad.scala:502:109]
  wire         dmaread = _mvin_scale_pixel_repeater_io_resp_valid & ~_mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc & _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[13:12] == 2'h0;	// @[LocalAddr.scala:33:79, Scratchpad.scala:387:43, :520:{66,117}, :521:27]
  wire         _zerowrite_T_48 = _mvin_scale_pixel_repeater_io_resp_valid & _mvin_scale_pixel_repeater_io_resp_bits_last;	// @[Scratchpad.scala:387:43, :530:54]
  wire         _zerowrite_T_49 = _vsm_1_io_resp_valid & _vsm_1_io_resp_bits_last;	// @[Scratchpad.scala:530:131, VectorScalarMultiplier.scala:200:21]
  wire         zerowrite = _zero_writer_pixel_repeater_io_resp_valid & ~_zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr & _zero_writer_pixel_repeater_io_resp_bits_laddr_data[13:12] == 2'h0 & ~(_zerowrite_T_48 | _zerowrite_T_49);	// @[LocalAddr.scala:33:79, Scratchpad.scala:330:44, :527:69, :528:{67,75}, :530:{11,54,102,131}]
  assign bank_ios_0_write_en = io_srams_write_0_en | dmaread | zerowrite;	// @[Scratchpad.scala:520:117, :528:75, :532:44]
  wire         dmaread_1 = _mvin_scale_pixel_repeater_io_resp_valid & ~_mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc & _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[13:12] == 2'h1;	// @[LocalAddr.scala:33:79, Scratchpad.scala:387:43, :520:{66,117}, :521:27, :722:59]
  wire         zerowrite_1 = _zero_writer_pixel_repeater_io_resp_valid & ~_zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr & _zero_writer_pixel_repeater_io_resp_bits_laddr_data[13:12] == 2'h1 & ~(_zerowrite_T_48 | _zerowrite_T_49);	// @[LocalAddr.scala:33:79, Scratchpad.scala:330:44, :527:69, :528:{67,75}, :530:{11,54,102,131}, :722:59]
  assign bank_ios_1_write_en = io_srams_write_1_en | dmaread_1 | zerowrite_1;	// @[Scratchpad.scala:520:117, :528:75, :532:44]
  wire         dmaread_2 = _mvin_scale_pixel_repeater_io_resp_valid & ~_mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc & _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[13:12] == 2'h2;	// @[LocalAddr.scala:33:79, Scratchpad.scala:387:43, :466:93, :520:{66,117}, :521:27]
  wire         zerowrite_2 = _zero_writer_pixel_repeater_io_resp_valid & ~_zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr & _zero_writer_pixel_repeater_io_resp_bits_laddr_data[13:12] == 2'h2 & ~(_zerowrite_T_48 | _zerowrite_T_49);	// @[LocalAddr.scala:33:79, Scratchpad.scala:330:44, :466:93, :527:69, :528:{67,75}, :530:{11,54,102,131}]
  assign bank_ios_2_write_en = io_srams_write_2_en | dmaread_2 | zerowrite_2;	// @[Scratchpad.scala:520:117, :528:75, :532:44]
  wire         dmaread_3 = _mvin_scale_pixel_repeater_io_resp_valid & ~_mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc & (&(_mvin_scale_pixel_repeater_io_resp_bits_laddr_data[13:12]));	// @[LocalAddr.scala:33:79, Scratchpad.scala:387:43, :520:{66,117}, :521:27]
  wire         zerowrite_3 = _zero_writer_pixel_repeater_io_resp_valid & ~_zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr & (&(_zero_writer_pixel_repeater_io_resp_bits_laddr_data[13:12])) & ~(_zerowrite_T_48 | _zerowrite_T_49);	// @[LocalAddr.scala:33:79, Scratchpad.scala:330:44, :527:69, :528:{67,75}, :530:{11,54,102,131}]
  assign bank_ios_3_write_en = io_srams_write_3_en | dmaread_3 | zerowrite_3;	// @[Scratchpad.scala:520:117, :528:75, :532:44]
  wire         acc_waiting_to_be_scaled = _write_scale_q_io_deq_valid & ~(_acc_waiting_to_be_scaled_T & _write_scale_q_io_deq_bits_laddr_read_full_acc_row & (&_write_scale_q_io_deq_bits_laddr_data) & _write_scale_q_io_deq_bits_laddr_garbage_bit) & _write_scale_q_io_deq_bits_laddr_is_acc_addr & _write_issue_q_io_enq_ready;	// @[LocalAddr.scala:43:{48,91,96}, Scratchpad.scala:253:31, :254:31, :601:7, :602:51]
  wire         _acc_scale_unit_io_in_valid_T = _norm_unit_passthru_q_io_deq_valid & acc_waiting_to_be_scaled;	// @[Normalizer.scala:621:38, Scratchpad.scala:602:51, :606:59]
  wire         _GEN_7 = _acc_scale_unit_io_in_ready & _acc_scale_unit_io_in_valid_T | _acc_waiting_to_be_scaled_T & _write_scale_q_io_deq_bits_laddr_read_full_acc_row & (&_write_scale_q_io_deq_bits_laddr_data) & _write_scale_q_io_deq_bits_laddr_garbage_bit | ~_write_scale_q_io_deq_bits_laddr_is_acc_addr;	// @[Decoupled.scala:51:35, LocalAddr.scala:43:{48,91,96}, Scratchpad.scala:253:31, :265:32, :281:{59,105}, :282:28, :587:32, :606:59, :609:40, :610:28]
  wire         _T_119 = _acc_scale_unit_io_out_bits_fromDMA & _writer_io_req_ready & _write_issue_q_io_deq_bits_laddr_is_acc_addr & ~(_dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit);	// @[LocalAddr.scala:43:{48,91,96}, Scratchpad.scala:192:26, :254:31, :587:32, :618:9, :620:46]
  assign writeData_valid = _T_119 ? _acc_scale_unit_io_out_valid : _T_117 | _T_115 | _T_113 | _p_io_out_ready_T_12 & _dma_read_pipe_p_io_out_valid | _dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit;	// @[Decoupled.scala:51:35, LocalAddr.scala:43:{48,91,96}, Pipeline.scala:75:19, Scratchpad.scala:254:31, :286:21, :502:109, :504:35, :505:27, :587:32, :620:{46,65}, :623:23]
  assign writeData_bits = {384'h0, _T_119 ? {_acc_scale_unit_io_out_bits_data_15_0, _acc_scale_unit_io_out_bits_data_14_0, _acc_scale_unit_io_out_bits_data_13_0, _acc_scale_unit_io_out_bits_data_12_0, _acc_scale_unit_io_out_bits_data_11_0, _acc_scale_unit_io_out_bits_data_10_0, _acc_scale_unit_io_out_bits_data_9_0, _acc_scale_unit_io_out_bits_data_8_0, _acc_scale_unit_io_out_bits_data_7_0, _acc_scale_unit_io_out_bits_data_6_0, _acc_scale_unit_io_out_bits_data_5_0, _acc_scale_unit_io_out_bits_data_4_0, _acc_scale_unit_io_out_bits_data_3_0, _acc_scale_unit_io_out_bits_data_2_0, _acc_scale_unit_io_out_bits_data_1_0, _acc_scale_unit_io_out_bits_data_0_0} : _T_117 ? _dma_read_pipe_p_3_io_out_bits_data : _T_115 ? _dma_read_pipe_p_2_io_out_bits_data : _T_113 ? _dma_read_pipe_p_1_io_out_bits_data : _dma_read_pipe_p_io_out_bits_data};	// @[Decoupled.scala:51:35, Pipeline.scala:75:19, Scratchpad.scala:504:35, :506:26, :587:32, :620:{46,65}, :624:23]
  assign fullAccWriteData = {_acc_scale_unit_io_out_bits_full_data_15_0, _acc_scale_unit_io_out_bits_full_data_14_0, _acc_scale_unit_io_out_bits_full_data_13_0, _acc_scale_unit_io_out_bits_full_data_12_0, _acc_scale_unit_io_out_bits_full_data_11_0, _acc_scale_unit_io_out_bits_full_data_10_0, _acc_scale_unit_io_out_bits_full_data_9_0, _acc_scale_unit_io_out_bits_full_data_8_0, _acc_scale_unit_io_out_bits_full_data_7_0, _acc_scale_unit_io_out_bits_full_data_6_0, _acc_scale_unit_io_out_bits_full_data_5_0, _acc_scale_unit_io_out_bits_full_data_4_0, _acc_scale_unit_io_out_bits_full_data_3_0, _acc_scale_unit_io_out_bits_full_data_2_0, _acc_scale_unit_io_out_bits_full_data_1_0, _acc_scale_unit_io_out_bits_full_data_0_0};	// @[Scratchpad.scala:587:32, :625:64]
  wire [31:0]  _GEN_8 = {{24{_acc_scale_unit_io_out_bits_data_0_0[7]}}, _acc_scale_unit_io_out_bits_data_0_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_9 = {{24{_acc_scale_unit_io_out_bits_data_1_0[7]}}, _acc_scale_unit_io_out_bits_data_1_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_10 = {{24{_acc_scale_unit_io_out_bits_data_2_0[7]}}, _acc_scale_unit_io_out_bits_data_2_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_11 = {{24{_acc_scale_unit_io_out_bits_data_3_0[7]}}, _acc_scale_unit_io_out_bits_data_3_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_12 = {{24{_acc_scale_unit_io_out_bits_data_4_0[7]}}, _acc_scale_unit_io_out_bits_data_4_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_13 = {{24{_acc_scale_unit_io_out_bits_data_5_0[7]}}, _acc_scale_unit_io_out_bits_data_5_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_14 = {{24{_acc_scale_unit_io_out_bits_data_6_0[7]}}, _acc_scale_unit_io_out_bits_data_6_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_15 = {{24{_acc_scale_unit_io_out_bits_data_7_0[7]}}, _acc_scale_unit_io_out_bits_data_7_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_16 = {{24{_acc_scale_unit_io_out_bits_data_8_0[7]}}, _acc_scale_unit_io_out_bits_data_8_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_17 = {{24{_acc_scale_unit_io_out_bits_data_9_0[7]}}, _acc_scale_unit_io_out_bits_data_9_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_18 = {{24{_acc_scale_unit_io_out_bits_data_10_0[7]}}, _acc_scale_unit_io_out_bits_data_10_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_19 = {{24{_acc_scale_unit_io_out_bits_data_11_0[7]}}, _acc_scale_unit_io_out_bits_data_11_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_20 = {{24{_acc_scale_unit_io_out_bits_data_12_0[7]}}, _acc_scale_unit_io_out_bits_data_12_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_21 = {{24{_acc_scale_unit_io_out_bits_data_13_0[7]}}, _acc_scale_unit_io_out_bits_data_13_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_22 = {{24{_acc_scale_unit_io_out_bits_data_14_0[7]}}, _acc_scale_unit_io_out_bits_data_14_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire [31:0]  _GEN_23 = {{24{_acc_scale_unit_io_out_bits_data_15_0[7]}}, _acc_scale_unit_io_out_bits_data_15_0};	// @[Scratchpad.scala:587:32, :630:33]
  wire         _T_122 = ~_acc_scale_unit_io_out_bits_fromDMA & _acc_scale_unit_io_out_bits_acc_bank_id == 2'h0;	// @[Scratchpad.scala:587:32, :631:{13,49,91}]
  wire         _T_125 = ~_acc_scale_unit_io_out_bits_fromDMA & _acc_scale_unit_io_out_bits_acc_bank_id == 2'h1;	// @[Scratchpad.scala:587:32, :631:{13,49,91}, :722:59]
  wire         dmawrite_4 = _dmawrite_T_76 & ~(_dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit) & _write_dispatch_q_io_deq_bits_laddr_is_acc_addr & ~(_write_dispatch_q_io_deq_bits_laddr_data[9]);	// @[Decoupled.scala:375:21, LocalAddr.scala:35:82, :43:{48,91,96}, Scratchpad.scala:463:47, :667:11, :668:{51,93}]
  wire         bank_ios_1_0_read_req_valid = io_acc_read_req_0_valid | dmawrite_4;	// @[Scratchpad.scala:668:51, :670:38]
  wire         _GEN_24 = ~io_acc_read_req_0_valid & dmawrite_4 & _acc_mems_0_io_read_req_ready & bank_ios_1_0_read_req_valid;	// @[Scratchpad.scala:472:23, :640:47, :668:51, :670:38, :674:23, :684:31]
  wire         _T_143 = _write_norm_q_io_deq_valid & _norm_unit_passthru_q_io_enq_ready;	// @[Normalizer.scala:621:38, Scratchpad.scala:252:30, :706:41]
  wire         bank_ios_1_0_read_resp_ready = _T_143 & _acc_mems_0_io_read_resp_valid & _write_scale_q_io_enq_ready & _write_norm_q_io_deq_bits_laddr_is_acc_addr & ~(_T_147 & _write_norm_q_io_deq_bits_laddr_read_full_acc_row & (&_write_norm_q_io_deq_bits_laddr_data) & _write_norm_q_io_deq_bits_laddr_garbage_bit) & ~(_write_norm_q_io_deq_bits_laddr_data[9]);	// @[LocalAddr.scala:35:82, :43:{48,91,96}, Scratchpad.scala:252:30, :253:31, :640:47, :706:41, :711:{11,56}, :712:53]
  wire         dmawrite_5 = _dmawrite_T_76 & ~(_dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit) & _write_dispatch_q_io_deq_bits_laddr_is_acc_addr & _write_dispatch_q_io_deq_bits_laddr_data[9];	// @[Decoupled.scala:375:21, LocalAddr.scala:35:82, :43:{48,91,96}, Scratchpad.scala:463:47, :667:11, :668:51]
  wire         bank_ios_1_1_read_req_valid = io_acc_read_req_1_valid | dmawrite_5;	// @[Scratchpad.scala:668:51, :670:38]
  wire         _GEN_25 = ~io_acc_read_req_1_valid & dmawrite_5 & _acc_mems_1_io_read_req_ready & bank_ios_1_1_read_req_valid;	// @[Scratchpad.scala:640:47, :668:51, :670:38, :674:23, :684:31]
  assign _GEN_2 = _GEN_25 | _GEN_24 | _GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _T_5 & _write_norm_q_io_enq_ready;	// @[LocalAddr.scala:43:96, Scratchpad.scala:252:30, :257:28, :271:53, :272:27, :472:23, :475:31, :674:23, :684:31]
  wire         bank_ios_1_1_read_resp_ready = _T_143 & _acc_mems_1_io_read_resp_valid & _write_scale_q_io_enq_ready & _write_norm_q_io_deq_bits_laddr_is_acc_addr & ~(_T_147 & _write_norm_q_io_deq_bits_laddr_read_full_acc_row & (&_write_norm_q_io_deq_bits_laddr_data) & _write_norm_q_io_deq_bits_laddr_garbage_bit) & _write_norm_q_io_deq_bits_laddr_data[9];	// @[LocalAddr.scala:35:82, :43:{48,91,96}, Scratchpad.scala:252:30, :253:31, :640:47, :706:41, :711:{11,56}]
  wire         from_mvin_scale = _mvin_scale_pixel_repeater_io_resp_valid & _mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc;	// @[Scratchpad.scala:387:43, :736:71]
  wire         from_mvin_scale_acc = _vsm_1_io_resp_valid & _vsm_1_io_resp_bits_tag_is_acc;	// @[Scratchpad.scala:737:60, VectorScalarMultiplier.scala:200:21]
  wire [9:0]   _GEN_26 = _vsm_1_io_resp_bits_tag_addr[9:0] + _vsm_1_io_resp_bits_row[9:0];	// @[LocalAddr.scala:51:25, VectorScalarMultiplier.scala:200:21]
  wire         spad_last = _zerowrite_T_48 & ~_mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc;	// @[Scratchpad.scala:387:43, :520:66, :530:54, :749:112]
  wire         _bank_ios_0_write_bits_addr_T_1 = from_mvin_scale | from_mvin_scale_acc;	// @[Scratchpad.scala:736:71, :737:60, :751:40]
  wire         _zerowrite_T_44 = _zero_writer_pixel_repeater_io_resp_valid & _zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr;	// @[Scratchpad.scala:330:44, :759:66]
  wire         _T_165 = _bank_ios_0_write_bits_addr_T_1 & ~(from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[9] : _GEN_26[9]) & ~spad_last;	// @[LocalAddr.scala:35:82, :51:25, Scratchpad.scala:387:43, :736:71, :743:31, :749:112, :751:40, :752:24, :795:{29,32}]
  wire         _T_317 = _zerowrite_T_44 & ~(_zero_writer_pixel_repeater_io_resp_bits_laddr_data[9]) & ~(_zerowrite_T_48 | _zerowrite_T_49) & ~spad_last;	// @[LocalAddr.scala:35:82, Scratchpad.scala:330:44, :530:{54,131}, :749:112, :759:66, :760:68, :762:{11,102}, :795:32, :817:31]
  wire         _GEN_27 = io_acc_write_0_valid | _T_165;	// @[Scratchpad.scala:791:24, :792:27, :795:{29,72}, :796:27, :817:74]
  `ifndef SYNTHESIS	// @[Scratchpad.scala:733:15]
    always @(posedge clock) begin	// @[Scratchpad.scala:733:15]
      if (~reset & io_acc_write_0_valid & ~_acc_mems_0_io_write_ready) begin	// @[Scratchpad.scala:640:47, :733:{15,29}]
        if (`ASSERT_VERBOSE_COND_)	// @[Scratchpad.scala:733:15]
          $error("Assertion failed: Execute controller write to AccumulatorMem was skipped\n    at Scratchpad.scala:733 assert(!(exwrite && !bio.write.ready), \"Execute controller write to AccumulatorMem was skipped\")\n");	// @[Scratchpad.scala:733:15]
        if (`STOP_COND_)	// @[Scratchpad.scala:733:15]
          $fatal;	// @[Scratchpad.scala:733:15]
      end
      if (~reset & io_acc_write_1_valid & ~_acc_mems_1_io_write_ready) begin	// @[Scratchpad.scala:640:47, :733:{15,29}]
        if (`ASSERT_VERBOSE_COND_)	// @[Scratchpad.scala:733:15]
          $error("Assertion failed: Execute controller write to AccumulatorMem was skipped\n    at Scratchpad.scala:733 assert(!(exwrite && !bio.write.ready), \"Execute controller write to AccumulatorMem was skipped\")\n");	// @[Scratchpad.scala:733:15]
        if (`STOP_COND_)	// @[Scratchpad.scala:733:15]
          $fatal;	// @[Scratchpad.scala:733:15]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire         spad_last_1 = _zerowrite_T_48 & ~_mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc;	// @[Scratchpad.scala:387:43, :520:66, :530:54, :749:112]
  wire         _bank_ios_1_write_bits_addr_T_1 = from_mvin_scale | from_mvin_scale_acc;	// @[Scratchpad.scala:736:71, :737:60, :751:40]
  wire         _T_343 = _bank_ios_1_write_bits_addr_T_1 & (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[9] : _GEN_26[9]) & ~spad_last_1;	// @[LocalAddr.scala:35:82, :51:25, Scratchpad.scala:387:43, :736:71, :743:31, :749:112, :751:40, :795:{29,32}]
  assign _GEN_1 = io_acc_write_1_valid | ~(_T_343 & from_mvin_scale) ? (io_acc_write_0_valid | ~(_T_165 & from_mvin_scale) ? ~io_srams_write_3_en & dmaread_3 | ~io_srams_write_2_en & dmaread_2 | ~io_srams_write_1_en & dmaread_1 | ~io_srams_write_0_en & dmaread : _acc_mems_0_io_write_ready) : _acc_mems_1_io_write_ready;	// @[Scratchpad.scala:398:45, :520:117, :534:24, :538:30, :640:47, :736:71, :791:24, :795:{29,72}, :812:33, :813:53]
  assign _GEN_0 = io_acc_write_1_valid | ~_T_343 | from_mvin_scale ? ~io_acc_write_0_valid & _T_165 & ~from_mvin_scale & _acc_mems_0_io_write_ready : _acc_mems_1_io_write_ready;	// @[Scratchpad.scala:410:32, :640:47, :736:71, :791:24, :795:{29,72}, :812:33, :815:38]
  wire         _T_495 = _zerowrite_T_44 & _zero_writer_pixel_repeater_io_resp_bits_laddr_data[9] & ~(_zerowrite_T_48 | _zerowrite_T_49) & ~spad_last_1;	// @[LocalAddr.scala:35:82, Scratchpad.scala:330:44, :530:{54,131}, :749:112, :759:66, :762:{11,102}, :795:32, :817:31]
  wire         _GEN_28 = io_acc_write_1_valid | _T_343;	// @[Scratchpad.scala:791:24, :792:27, :795:{29,72}, :796:27, :817:74]
  assign _GEN = _GEN_28 | ~_T_495 ? (_GEN_27 | ~_T_317 ? ~(io_srams_write_3_en | dmaread_3) & zerowrite_3 | ~(io_srams_write_2_en | dmaread_2) & zerowrite_2 | ~(io_srams_write_1_en | dmaread_1) & zerowrite_1 | ~(io_srams_write_0_en | dmaread) & zerowrite : _acc_mems_0_io_write_ready) : _acc_mems_1_io_write_ready;	// @[Scratchpad.scala:346:46, :520:117, :528:75, :534:24, :538:30, :544:32, :640:47, :791:24, :792:27, :795:72, :796:27, :817:{31,74}]
  TLXbar_10 xbar (	// @[Xbar.scala:145:26]
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_1_a_valid        (_buffer_1_auto_out_a_valid),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_opcode  (_buffer_1_auto_out_a_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_param   (_buffer_1_auto_out_a_bits_param),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_size    (_buffer_1_auto_out_a_bits_size),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_source  (_buffer_1_auto_out_a_bits_source),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_address (_buffer_1_auto_out_a_bits_address),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_mask    (_buffer_1_auto_out_a_bits_mask),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_data    (_buffer_1_auto_out_a_bits_data),	// @[Buffer.scala:69:28]
    .auto_in_1_a_bits_corrupt (_buffer_1_auto_out_a_bits_corrupt),	// @[Buffer.scala:69:28]
    .auto_in_1_d_ready        (_buffer_1_auto_out_d_ready),	// @[Buffer.scala:69:28]
    .auto_in_0_a_valid        (_buffer_auto_out_a_valid),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_param   (_buffer_auto_out_a_bits_param),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_size    (_buffer_auto_out_a_bits_size),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_source  (_buffer_auto_out_a_bits_source),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_address (_buffer_auto_out_a_bits_address),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_mask    (_buffer_auto_out_a_bits_mask),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_data    (_buffer_auto_out_a_bits_data),	// @[Buffer.scala:69:28]
    .auto_in_0_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),	// @[Buffer.scala:69:28]
    .auto_in_0_d_ready        (_buffer_auto_out_d_ready),	// @[Buffer.scala:69:28]
    .auto_out_a_ready         (_buffer_2_auto_in_a_ready),	// @[Buffer.scala:69:28]
    .auto_out_d_valid         (_buffer_2_auto_in_d_valid),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_opcode   (_buffer_2_auto_in_d_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_param    (_buffer_2_auto_in_d_bits_param),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_size     (_buffer_2_auto_in_d_bits_size),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_source   (_buffer_2_auto_in_d_bits_source),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_sink     (_buffer_2_auto_in_d_bits_sink),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_denied   (_buffer_2_auto_in_d_bits_denied),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_data     (_buffer_2_auto_in_d_bits_data),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_corrupt  (_buffer_2_auto_in_d_bits_corrupt),	// @[Buffer.scala:69:28]
    .auto_in_1_a_ready        (_xbar_auto_in_1_a_ready),
    .auto_in_1_d_valid        (_xbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode  (_xbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_param   (_xbar_auto_in_1_d_bits_param),
    .auto_in_1_d_bits_size    (_xbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_source  (_xbar_auto_in_1_d_bits_source),
    .auto_in_1_d_bits_sink    (_xbar_auto_in_1_d_bits_sink),
    .auto_in_1_d_bits_denied  (_xbar_auto_in_1_d_bits_denied),
    .auto_in_1_d_bits_data    (_xbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt (_xbar_auto_in_1_d_bits_corrupt),
    .auto_in_0_a_ready        (_xbar_auto_in_0_a_ready),
    .auto_in_0_d_valid        (_xbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode  (_xbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param   (_xbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size    (_xbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source  (_xbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink    (_xbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_denied  (_xbar_auto_in_0_d_bits_denied),
    .auto_in_0_d_bits_data    (_xbar_auto_in_0_d_bits_data),
    .auto_in_0_d_bits_corrupt (_xbar_auto_in_0_d_bits_corrupt),
    .auto_out_a_valid         (_xbar_auto_out_a_valid),
    .auto_out_a_bits_opcode   (_xbar_auto_out_a_bits_opcode),
    .auto_out_a_bits_param    (_xbar_auto_out_a_bits_param),
    .auto_out_a_bits_size     (_xbar_auto_out_a_bits_size),
    .auto_out_a_bits_source   (_xbar_auto_out_a_bits_source),
    .auto_out_a_bits_address  (_xbar_auto_out_a_bits_address),
    .auto_out_a_bits_mask     (_xbar_auto_out_a_bits_mask),
    .auto_out_a_bits_data     (_xbar_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt  (_xbar_auto_out_a_bits_corrupt),
    .auto_out_d_ready         (_xbar_auto_out_d_ready)
  );
  StreamReader reader (	// @[Scratchpad.scala:189:26]
    .clock                         (clock),
    .reset                         (reset),
    .auto_core_out_a_ready         (_buffer_auto_in_a_ready),	// @[Buffer.scala:69:28]
    .auto_core_out_d_valid         (_buffer_auto_in_d_valid),	// @[Buffer.scala:69:28]
    .auto_core_out_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_core_out_d_bits_size     (_buffer_auto_in_d_bits_size),	// @[Buffer.scala:69:28]
    .auto_core_out_d_bits_source   (_buffer_auto_in_d_bits_source),	// @[Buffer.scala:69:28]
    .auto_core_out_d_bits_data     (_buffer_auto_in_d_bits_data),	// @[Buffer.scala:69:28]
    .io_req_valid                  (_read_issue_q_io_deq_valid),	// @[Scratchpad.scala:255:30]
    .io_req_bits_vaddr             (_read_issue_q_io_deq_bits_vaddr),	// @[Scratchpad.scala:255:30]
    .io_req_bits_spaddr            (_read_issue_q_io_deq_bits_laddr_is_acc_addr ? {4'h0, _read_issue_q_io_deq_bits_laddr_data[9:0]} : _read_issue_q_io_deq_bits_laddr_data),	// @[LocalAddr.scala:39:43, Scratchpad.scala:255:30, :351:44]
    .io_req_bits_is_acc            (_read_issue_q_io_deq_bits_laddr_is_acc_addr),	// @[Scratchpad.scala:255:30]
    .io_req_bits_accumulate        (_read_issue_q_io_deq_bits_laddr_accumulate),	// @[Scratchpad.scala:255:30]
    .io_req_bits_has_acc_bitwidth  (_read_issue_q_io_deq_bits_has_acc_bitwidth),	// @[Scratchpad.scala:255:30]
    .io_req_bits_scale             (_read_issue_q_io_deq_bits_scale),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_debug      (_read_issue_q_io_deq_bits_status_debug),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_cease      (_read_issue_q_io_deq_bits_status_cease),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_wfi        (_read_issue_q_io_deq_bits_status_wfi),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_isa        (_read_issue_q_io_deq_bits_status_isa),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_dprv       (_read_issue_q_io_deq_bits_status_dprv),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_dv         (_read_issue_q_io_deq_bits_status_dv),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_prv        (_read_issue_q_io_deq_bits_status_prv),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_v          (_read_issue_q_io_deq_bits_status_v),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_sd         (_read_issue_q_io_deq_bits_status_sd),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_zero2      (_read_issue_q_io_deq_bits_status_zero2),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_mpv        (_read_issue_q_io_deq_bits_status_mpv),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_gva        (_read_issue_q_io_deq_bits_status_gva),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_mbe        (_read_issue_q_io_deq_bits_status_mbe),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_sbe        (_read_issue_q_io_deq_bits_status_sbe),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_sxl        (_read_issue_q_io_deq_bits_status_sxl),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_uxl        (_read_issue_q_io_deq_bits_status_uxl),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_sd_rv32    (_read_issue_q_io_deq_bits_status_sd_rv32),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_zero1      (_read_issue_q_io_deq_bits_status_zero1),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_tsr        (_read_issue_q_io_deq_bits_status_tsr),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_tw         (_read_issue_q_io_deq_bits_status_tw),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_tvm        (_read_issue_q_io_deq_bits_status_tvm),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_mxr        (_read_issue_q_io_deq_bits_status_mxr),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_sum        (_read_issue_q_io_deq_bits_status_sum),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_mprv       (_read_issue_q_io_deq_bits_status_mprv),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_xs         (_read_issue_q_io_deq_bits_status_xs),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_fs         (_read_issue_q_io_deq_bits_status_fs),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_mpp        (_read_issue_q_io_deq_bits_status_mpp),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_vs         (_read_issue_q_io_deq_bits_status_vs),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_spp        (_read_issue_q_io_deq_bits_status_spp),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_mpie       (_read_issue_q_io_deq_bits_status_mpie),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_ube        (_read_issue_q_io_deq_bits_status_ube),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_spie       (_read_issue_q_io_deq_bits_status_spie),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_upie       (_read_issue_q_io_deq_bits_status_upie),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_mie        (_read_issue_q_io_deq_bits_status_mie),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_hie        (_read_issue_q_io_deq_bits_status_hie),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_sie        (_read_issue_q_io_deq_bits_status_sie),	// @[Scratchpad.scala:255:30]
    .io_req_bits_status_uie        (_read_issue_q_io_deq_bits_status_uie),	// @[Scratchpad.scala:255:30]
    .io_req_bits_len               (_read_issue_q_io_deq_bits_cols),	// @[Scratchpad.scala:255:30]
    .io_req_bits_repeats           (_read_issue_q_io_deq_bits_repeats),	// @[Scratchpad.scala:255:30]
    .io_req_bits_pixel_repeats     (_read_issue_q_io_deq_bits_pixel_repeats),	// @[Scratchpad.scala:255:30]
    .io_req_bits_block_stride      (_read_issue_q_io_deq_bits_block_stride),	// @[Scratchpad.scala:255:30]
    .io_req_bits_cmd_id            (_read_issue_q_io_deq_bits_cmd_id),	// @[Scratchpad.scala:255:30]
    .io_resp_ready                 (_reader_io_resp_ready_T ? _vsm_1_io_req_ready : _vsm_io_req_ready),	// @[Scratchpad.scala:402:44, :413:39, VectorScalarMultiplier.scala:200:21]
    .io_tlb_resp_miss              (io_tlb_1_resp_miss),
    .io_tlb_resp_paddr             (io_tlb_1_resp_paddr),
    .io_counter_external_reset     (io_counter_external_reset),
    .auto_core_out_a_valid         (_reader_auto_core_out_a_valid),
    .auto_core_out_a_bits_opcode   (_reader_auto_core_out_a_bits_opcode),
    .auto_core_out_a_bits_param    (_reader_auto_core_out_a_bits_param),
    .auto_core_out_a_bits_size     (_reader_auto_core_out_a_bits_size),
    .auto_core_out_a_bits_source   (_reader_auto_core_out_a_bits_source),
    .auto_core_out_a_bits_address  (_reader_auto_core_out_a_bits_address),
    .auto_core_out_a_bits_mask     (_reader_auto_core_out_a_bits_mask),
    .auto_core_out_a_bits_data     (_reader_auto_core_out_a_bits_data),
    .auto_core_out_a_bits_corrupt  (_reader_auto_core_out_a_bits_corrupt),
    .auto_core_out_d_ready         (_reader_auto_core_out_d_ready),
    .io_req_ready                  (_reader_io_req_ready),
    .io_resp_valid                 (_reader_io_resp_valid),
    .io_resp_bits_data             (_reader_io_resp_bits_data),
    .io_resp_bits_addr             (_reader_io_resp_bits_addr),
    .io_resp_bits_mask_0           (_reader_io_resp_bits_mask_0),
    .io_resp_bits_mask_1           (_reader_io_resp_bits_mask_1),
    .io_resp_bits_mask_2           (_reader_io_resp_bits_mask_2),
    .io_resp_bits_mask_3           (_reader_io_resp_bits_mask_3),
    .io_resp_bits_mask_4           (_reader_io_resp_bits_mask_4),
    .io_resp_bits_mask_5           (_reader_io_resp_bits_mask_5),
    .io_resp_bits_mask_6           (_reader_io_resp_bits_mask_6),
    .io_resp_bits_mask_7           (_reader_io_resp_bits_mask_7),
    .io_resp_bits_mask_8           (_reader_io_resp_bits_mask_8),
    .io_resp_bits_mask_9           (_reader_io_resp_bits_mask_9),
    .io_resp_bits_mask_10          (_reader_io_resp_bits_mask_10),
    .io_resp_bits_mask_11          (_reader_io_resp_bits_mask_11),
    .io_resp_bits_mask_12          (_reader_io_resp_bits_mask_12),
    .io_resp_bits_mask_13          (_reader_io_resp_bits_mask_13),
    .io_resp_bits_mask_14          (_reader_io_resp_bits_mask_14),
    .io_resp_bits_mask_15          (_reader_io_resp_bits_mask_15),
    .io_resp_bits_mask_16          (_reader_io_resp_bits_mask_16),
    .io_resp_bits_mask_17          (_reader_io_resp_bits_mask_17),
    .io_resp_bits_mask_18          (_reader_io_resp_bits_mask_18),
    .io_resp_bits_mask_19          (_reader_io_resp_bits_mask_19),
    .io_resp_bits_mask_20          (_reader_io_resp_bits_mask_20),
    .io_resp_bits_mask_21          (_reader_io_resp_bits_mask_21),
    .io_resp_bits_mask_22          (_reader_io_resp_bits_mask_22),
    .io_resp_bits_mask_23          (_reader_io_resp_bits_mask_23),
    .io_resp_bits_mask_24          (_reader_io_resp_bits_mask_24),
    .io_resp_bits_mask_25          (_reader_io_resp_bits_mask_25),
    .io_resp_bits_mask_26          (_reader_io_resp_bits_mask_26),
    .io_resp_bits_mask_27          (_reader_io_resp_bits_mask_27),
    .io_resp_bits_mask_28          (_reader_io_resp_bits_mask_28),
    .io_resp_bits_mask_29          (_reader_io_resp_bits_mask_29),
    .io_resp_bits_mask_30          (_reader_io_resp_bits_mask_30),
    .io_resp_bits_mask_31          (_reader_io_resp_bits_mask_31),
    .io_resp_bits_mask_32          (_reader_io_resp_bits_mask_32),
    .io_resp_bits_mask_33          (_reader_io_resp_bits_mask_33),
    .io_resp_bits_mask_34          (_reader_io_resp_bits_mask_34),
    .io_resp_bits_mask_35          (_reader_io_resp_bits_mask_35),
    .io_resp_bits_mask_36          (_reader_io_resp_bits_mask_36),
    .io_resp_bits_mask_37          (_reader_io_resp_bits_mask_37),
    .io_resp_bits_mask_38          (_reader_io_resp_bits_mask_38),
    .io_resp_bits_mask_39          (_reader_io_resp_bits_mask_39),
    .io_resp_bits_mask_40          (_reader_io_resp_bits_mask_40),
    .io_resp_bits_mask_41          (_reader_io_resp_bits_mask_41),
    .io_resp_bits_mask_42          (_reader_io_resp_bits_mask_42),
    .io_resp_bits_mask_43          (_reader_io_resp_bits_mask_43),
    .io_resp_bits_mask_44          (_reader_io_resp_bits_mask_44),
    .io_resp_bits_mask_45          (_reader_io_resp_bits_mask_45),
    .io_resp_bits_mask_46          (_reader_io_resp_bits_mask_46),
    .io_resp_bits_mask_47          (_reader_io_resp_bits_mask_47),
    .io_resp_bits_mask_48          (_reader_io_resp_bits_mask_48),
    .io_resp_bits_mask_49          (_reader_io_resp_bits_mask_49),
    .io_resp_bits_mask_50          (_reader_io_resp_bits_mask_50),
    .io_resp_bits_mask_51          (_reader_io_resp_bits_mask_51),
    .io_resp_bits_mask_52          (_reader_io_resp_bits_mask_52),
    .io_resp_bits_mask_53          (_reader_io_resp_bits_mask_53),
    .io_resp_bits_mask_54          (_reader_io_resp_bits_mask_54),
    .io_resp_bits_mask_55          (_reader_io_resp_bits_mask_55),
    .io_resp_bits_mask_56          (_reader_io_resp_bits_mask_56),
    .io_resp_bits_mask_57          (_reader_io_resp_bits_mask_57),
    .io_resp_bits_mask_58          (_reader_io_resp_bits_mask_58),
    .io_resp_bits_mask_59          (_reader_io_resp_bits_mask_59),
    .io_resp_bits_mask_60          (_reader_io_resp_bits_mask_60),
    .io_resp_bits_mask_61          (_reader_io_resp_bits_mask_61),
    .io_resp_bits_mask_62          (_reader_io_resp_bits_mask_62),
    .io_resp_bits_mask_63          (_reader_io_resp_bits_mask_63),
    .io_resp_bits_is_acc           (_reader_io_resp_bits_is_acc),
    .io_resp_bits_accumulate       (_reader_io_resp_bits_accumulate),
    .io_resp_bits_has_acc_bitwidth (_reader_io_resp_bits_has_acc_bitwidth),
    .io_resp_bits_scale            (_reader_io_resp_bits_scale),
    .io_resp_bits_repeats          (_reader_io_resp_bits_repeats),
    .io_resp_bits_pixel_repeats    (_reader_io_resp_bits_pixel_repeats),
    .io_resp_bits_len              (_reader_io_resp_bits_len),
    .io_resp_bits_last             (_reader_io_resp_bits_last),
    .io_resp_bits_bytes_read       (_reader_io_resp_bits_bytes_read),
    .io_resp_bits_cmd_id           (_reader_io_resp_bits_cmd_id),
    .io_tlb_req_valid              (io_tlb_1_req_valid),
    .io_tlb_req_bits_tlb_req_vaddr (io_tlb_1_req_bits_tlb_req_vaddr),
    .io_tlb_req_bits_status_debug  (io_tlb_1_req_bits_status_debug),
    .io_tlb_req_bits_status_mxr    (io_tlb_1_req_bits_status_mxr),
    .io_tlb_req_bits_status_sum    (io_tlb_1_req_bits_status_sum),
    .io_busy                       (_reader_io_busy),
    .io_counter_event_signal_18    (io_counter_event_signal_18),
    .io_counter_event_signal_19    (io_counter_event_signal_19),
    .io_counter_event_signal_20    (io_counter_event_signal_20),
    .io_counter_external_values_4  (io_counter_external_values_4),
    .io_counter_external_values_6  (io_counter_external_values_6)
  );
  StreamWriter writer (	// @[Scratchpad.scala:192:26]
    .clock                         (clock),
    .reset                         (reset),
    .auto_out_a_ready              (_buffer_1_auto_in_a_ready),	// @[Buffer.scala:69:28]
    .auto_out_d_valid              (_buffer_1_auto_in_d_valid),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_size          (_buffer_1_auto_in_d_bits_size),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_source        (_buffer_1_auto_in_d_bits_source),	// @[Buffer.scala:69:28]
    .io_req_valid                  (_write_issue_q_io_deq_valid & writeData_valid),	// @[Scratchpad.scala:254:31, :294:62, :504:35, :620:65, :623:23]
    .io_req_bits_vaddr             (_write_issue_q_io_deq_bits_vaddr),	// @[Scratchpad.scala:254:31]
    .io_req_bits_data              (_dma_resp_ready_T_1 & _write_issue_q_io_deq_bits_laddr_read_full_acc_row & (&_write_issue_q_io_deq_bits_laddr_data) & _write_issue_q_io_deq_bits_laddr_garbage_bit ? 512'h0 : writeData_is_full_width ? fullAccWriteData : writeData_bits),	// @[LocalAddr.scala:43:{48,91,96}, Mux.scala:101:16, Scratchpad.scala:254:31, :291:51, :504:35, :620:65, :624:23, :625:64]
    .io_req_bits_len               (writeData_is_full_width ? {_write_issue_q_io_deq_bits_len[4:0], 2'h0} : _write_issue_q_io_deq_bits_len[6:0]),	// @[Scratchpad.scala:254:31, :291:51, :297:41, :298:37]
    .io_req_bits_block             (_write_issue_q_io_deq_bits_block),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_debug      (_write_issue_q_io_deq_bits_status_debug),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_cease      (_write_issue_q_io_deq_bits_status_cease),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_wfi        (_write_issue_q_io_deq_bits_status_wfi),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_isa        (_write_issue_q_io_deq_bits_status_isa),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_dprv       (_write_issue_q_io_deq_bits_status_dprv),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_dv         (_write_issue_q_io_deq_bits_status_dv),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_prv        (_write_issue_q_io_deq_bits_status_prv),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_v          (_write_issue_q_io_deq_bits_status_v),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_sd         (_write_issue_q_io_deq_bits_status_sd),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_zero2      (_write_issue_q_io_deq_bits_status_zero2),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_mpv        (_write_issue_q_io_deq_bits_status_mpv),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_gva        (_write_issue_q_io_deq_bits_status_gva),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_mbe        (_write_issue_q_io_deq_bits_status_mbe),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_sbe        (_write_issue_q_io_deq_bits_status_sbe),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_sxl        (_write_issue_q_io_deq_bits_status_sxl),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_uxl        (_write_issue_q_io_deq_bits_status_uxl),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_sd_rv32    (_write_issue_q_io_deq_bits_status_sd_rv32),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_zero1      (_write_issue_q_io_deq_bits_status_zero1),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_tsr        (_write_issue_q_io_deq_bits_status_tsr),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_tw         (_write_issue_q_io_deq_bits_status_tw),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_tvm        (_write_issue_q_io_deq_bits_status_tvm),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_mxr        (_write_issue_q_io_deq_bits_status_mxr),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_sum        (_write_issue_q_io_deq_bits_status_sum),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_mprv       (_write_issue_q_io_deq_bits_status_mprv),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_xs         (_write_issue_q_io_deq_bits_status_xs),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_fs         (_write_issue_q_io_deq_bits_status_fs),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_mpp        (_write_issue_q_io_deq_bits_status_mpp),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_vs         (_write_issue_q_io_deq_bits_status_vs),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_spp        (_write_issue_q_io_deq_bits_status_spp),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_mpie       (_write_issue_q_io_deq_bits_status_mpie),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_ube        (_write_issue_q_io_deq_bits_status_ube),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_spie       (_write_issue_q_io_deq_bits_status_spie),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_upie       (_write_issue_q_io_deq_bits_status_upie),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_mie        (_write_issue_q_io_deq_bits_status_mie),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_hie        (_write_issue_q_io_deq_bits_status_hie),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_sie        (_write_issue_q_io_deq_bits_status_sie),	// @[Scratchpad.scala:254:31]
    .io_req_bits_status_uie        (_write_issue_q_io_deq_bits_status_uie),	// @[Scratchpad.scala:254:31]
    .io_req_bits_pool_en           (_write_issue_q_io_deq_bits_pool_en),	// @[Scratchpad.scala:254:31]
    .io_req_bits_store_en          (_write_issue_q_io_deq_bits_store_en),	// @[Scratchpad.scala:254:31]
    .io_tlb_resp_miss              (io_tlb_0_resp_miss),
    .io_tlb_resp_paddr             (io_tlb_0_resp_paddr),
    .io_counter_external_reset     (io_counter_external_reset),
    .auto_out_a_valid              (_writer_auto_out_a_valid),
    .auto_out_a_bits_opcode        (_writer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param         (_writer_auto_out_a_bits_param),
    .auto_out_a_bits_size          (_writer_auto_out_a_bits_size),
    .auto_out_a_bits_source        (_writer_auto_out_a_bits_source),
    .auto_out_a_bits_address       (_writer_auto_out_a_bits_address),
    .auto_out_a_bits_mask          (_writer_auto_out_a_bits_mask),
    .auto_out_a_bits_data          (_writer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt       (_writer_auto_out_a_bits_corrupt),
    .auto_out_d_ready              (_writer_auto_out_d_ready),
    .io_req_ready                  (_writer_io_req_ready),
    .io_tlb_req_valid              (io_tlb_0_req_valid),
    .io_tlb_req_bits_tlb_req_vaddr (io_tlb_0_req_bits_tlb_req_vaddr),
    .io_tlb_req_bits_status_debug  (io_tlb_0_req_bits_status_debug),
    .io_tlb_req_bits_status_mxr    (io_tlb_0_req_bits_status_mxr),
    .io_tlb_req_bits_status_sum    (io_tlb_0_req_bits_status_sum),
    .io_busy                       (_writer_io_busy),
    .io_counter_event_signal_21    (io_counter_event_signal_21),
    .io_counter_event_signal_22    (io_counter_event_signal_22),
    .io_counter_event_signal_23    (io_counter_event_signal_23),
    .io_counter_external_values_5  (io_counter_external_values_5),
    .io_counter_external_values_7  (io_counter_external_values_7)
  );
  TLBuffer_17 buffer (	// @[Buffer.scala:69:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (_reader_auto_core_out_a_valid),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_opcode   (_reader_auto_core_out_a_bits_opcode),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_param    (_reader_auto_core_out_a_bits_param),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_size     (_reader_auto_core_out_a_bits_size),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_source   (_reader_auto_core_out_a_bits_source),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_address  (_reader_auto_core_out_a_bits_address),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_mask     (_reader_auto_core_out_a_bits_mask),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_data     (_reader_auto_core_out_a_bits_data),	// @[Scratchpad.scala:189:26]
    .auto_in_a_bits_corrupt  (_reader_auto_core_out_a_bits_corrupt),	// @[Scratchpad.scala:189:26]
    .auto_in_d_ready         (_reader_auto_core_out_d_ready),	// @[Scratchpad.scala:189:26]
    .auto_out_a_ready        (_xbar_auto_in_0_a_ready),	// @[Xbar.scala:145:26]
    .auto_out_d_valid        (_xbar_auto_in_0_d_valid),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_opcode  (_xbar_auto_in_0_d_bits_opcode),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_param   (_xbar_auto_in_0_d_bits_param),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_size    (_xbar_auto_in_0_d_bits_size),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_source  (_xbar_auto_in_0_d_bits_source),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_sink    (_xbar_auto_in_0_d_bits_sink),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_denied  (_xbar_auto_in_0_d_bits_denied),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_data    (_xbar_auto_in_0_d_bits_data),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_corrupt (_xbar_auto_in_0_d_bits_corrupt),	// @[Xbar.scala:145:26]
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_auto_out_d_ready)
  );
  TLBuffer_18 buffer_1 (	// @[Buffer.scala:69:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (_writer_auto_out_a_valid),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_opcode   (_writer_auto_out_a_bits_opcode),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_param    (_writer_auto_out_a_bits_param),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_size     (_writer_auto_out_a_bits_size),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_source   (_writer_auto_out_a_bits_source),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_address  (_writer_auto_out_a_bits_address),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_mask     (_writer_auto_out_a_bits_mask),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_data     (_writer_auto_out_a_bits_data),	// @[Scratchpad.scala:192:26]
    .auto_in_a_bits_corrupt  (_writer_auto_out_a_bits_corrupt),	// @[Scratchpad.scala:192:26]
    .auto_in_d_ready         (_writer_auto_out_d_ready),	// @[Scratchpad.scala:192:26]
    .auto_out_a_ready        (_xbar_auto_in_1_a_ready),	// @[Xbar.scala:145:26]
    .auto_out_d_valid        (_xbar_auto_in_1_d_valid),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_opcode  (_xbar_auto_in_1_d_bits_opcode),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_param   (_xbar_auto_in_1_d_bits_param),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_size    (_xbar_auto_in_1_d_bits_size),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_source  (_xbar_auto_in_1_d_bits_source),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_sink    (_xbar_auto_in_1_d_bits_sink),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_denied  (_xbar_auto_in_1_d_bits_denied),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_data    (_xbar_auto_in_1_d_bits_data),	// @[Xbar.scala:145:26]
    .auto_out_d_bits_corrupt (_xbar_auto_in_1_d_bits_corrupt),	// @[Xbar.scala:145:26]
    .auto_in_a_ready         (_buffer_1_auto_in_a_ready),
    .auto_in_d_valid         (_buffer_1_auto_in_d_valid),
    .auto_in_d_bits_size     (_buffer_1_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_1_auto_in_d_bits_source),
    .auto_out_a_valid        (_buffer_1_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_1_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_1_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_1_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_1_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_1_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_1_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_1_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_1_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_1_auto_out_d_ready)
  );
  TLBuffer_19 buffer_2 (	// @[Buffer.scala:69:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (_xbar_auto_out_a_valid),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_opcode   (_xbar_auto_out_a_bits_opcode),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_param    (_xbar_auto_out_a_bits_param),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_size     (_xbar_auto_out_a_bits_size),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_source   (_xbar_auto_out_a_bits_source),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_address  (_xbar_auto_out_a_bits_address),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_mask     (_xbar_auto_out_a_bits_mask),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_data     (_xbar_auto_out_a_bits_data),	// @[Xbar.scala:145:26]
    .auto_in_a_bits_corrupt  (_xbar_auto_out_a_bits_corrupt),	// @[Xbar.scala:145:26]
    .auto_in_d_ready         (_xbar_auto_out_d_ready),	// @[Xbar.scala:145:26]
    .auto_out_a_ready        (auto_id_out_a_ready),
    .auto_out_d_valid        (auto_id_out_d_valid),
    .auto_out_d_bits_opcode  (auto_id_out_d_bits_opcode),
    .auto_out_d_bits_param   (auto_id_out_d_bits_param),
    .auto_out_d_bits_size    (auto_id_out_d_bits_size),
    .auto_out_d_bits_source  (auto_id_out_d_bits_source),
    .auto_out_d_bits_sink    (auto_id_out_d_bits_sink),
    .auto_out_d_bits_denied  (auto_id_out_d_bits_denied),
    .auto_out_d_bits_data    (auto_id_out_d_bits_data),
    .auto_out_d_bits_corrupt (auto_id_out_d_bits_corrupt),
    .auto_in_a_ready         (_buffer_2_auto_in_a_ready),
    .auto_in_d_valid         (_buffer_2_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_2_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_2_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_2_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_2_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_2_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_2_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_2_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_2_auto_in_d_bits_corrupt),
    .auto_out_a_valid        (auto_id_out_a_valid),
    .auto_out_a_bits_opcode  (auto_id_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_id_out_a_bits_param),
    .auto_out_a_bits_size    (auto_id_out_a_bits_size),
    .auto_out_a_bits_source  (auto_id_out_a_bits_source),
    .auto_out_a_bits_address (auto_id_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_id_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_id_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_id_out_a_bits_corrupt),
    .auto_out_d_ready        (auto_id_out_d_ready)
  );
  Queue_79 write_dispatch_q (	// @[Decoupled.scala:375:21]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_valid                        (io_dma_write_req_valid),
    .io_enq_bits_vaddr                   (io_dma_write_req_bits_vaddr),
    .io_enq_bits_laddr_is_acc_addr       (io_dma_write_req_bits_laddr_is_acc_addr),
    .io_enq_bits_laddr_accumulate        (io_dma_write_req_bits_laddr_accumulate),
    .io_enq_bits_laddr_read_full_acc_row (io_dma_write_req_bits_laddr_read_full_acc_row),
    .io_enq_bits_laddr_garbage           (io_dma_write_req_bits_laddr_garbage),
    .io_enq_bits_laddr_garbage_bit       (io_dma_write_req_bits_laddr_garbage_bit),
    .io_enq_bits_laddr_data              (io_dma_write_req_bits_laddr_data),
    .io_enq_bits_acc_act                 (io_dma_write_req_bits_acc_act),
    .io_enq_bits_acc_scale               (io_dma_write_req_bits_acc_scale),
    .io_enq_bits_len                     (io_dma_write_req_bits_len),
    .io_enq_bits_block                   (io_dma_write_req_bits_block),
    .io_enq_bits_cmd_id                  (io_dma_write_req_bits_cmd_id),
    .io_enq_bits_status_debug            (io_dma_write_req_bits_status_debug),
    .io_enq_bits_status_cease            (io_dma_write_req_bits_status_cease),
    .io_enq_bits_status_wfi              (io_dma_write_req_bits_status_wfi),
    .io_enq_bits_status_isa              (io_dma_write_req_bits_status_isa),
    .io_enq_bits_status_dprv             (io_dma_write_req_bits_status_dprv),
    .io_enq_bits_status_dv               (io_dma_write_req_bits_status_dv),
    .io_enq_bits_status_prv              (io_dma_write_req_bits_status_prv),
    .io_enq_bits_status_v                (io_dma_write_req_bits_status_v),
    .io_enq_bits_status_sd               (io_dma_write_req_bits_status_sd),
    .io_enq_bits_status_zero2            (io_dma_write_req_bits_status_zero2),
    .io_enq_bits_status_mpv              (io_dma_write_req_bits_status_mpv),
    .io_enq_bits_status_gva              (io_dma_write_req_bits_status_gva),
    .io_enq_bits_status_mbe              (io_dma_write_req_bits_status_mbe),
    .io_enq_bits_status_sbe              (io_dma_write_req_bits_status_sbe),
    .io_enq_bits_status_sxl              (io_dma_write_req_bits_status_sxl),
    .io_enq_bits_status_uxl              (io_dma_write_req_bits_status_uxl),
    .io_enq_bits_status_sd_rv32          (io_dma_write_req_bits_status_sd_rv32),
    .io_enq_bits_status_zero1            (io_dma_write_req_bits_status_zero1),
    .io_enq_bits_status_tsr              (io_dma_write_req_bits_status_tsr),
    .io_enq_bits_status_tw               (io_dma_write_req_bits_status_tw),
    .io_enq_bits_status_tvm              (io_dma_write_req_bits_status_tvm),
    .io_enq_bits_status_mxr              (io_dma_write_req_bits_status_mxr),
    .io_enq_bits_status_sum              (io_dma_write_req_bits_status_sum),
    .io_enq_bits_status_mprv             (io_dma_write_req_bits_status_mprv),
    .io_enq_bits_status_xs               (io_dma_write_req_bits_status_xs),
    .io_enq_bits_status_fs               (io_dma_write_req_bits_status_fs),
    .io_enq_bits_status_mpp              (io_dma_write_req_bits_status_mpp),
    .io_enq_bits_status_vs               (io_dma_write_req_bits_status_vs),
    .io_enq_bits_status_spp              (io_dma_write_req_bits_status_spp),
    .io_enq_bits_status_mpie             (io_dma_write_req_bits_status_mpie),
    .io_enq_bits_status_ube              (io_dma_write_req_bits_status_ube),
    .io_enq_bits_status_spie             (io_dma_write_req_bits_status_spie),
    .io_enq_bits_status_upie             (io_dma_write_req_bits_status_upie),
    .io_enq_bits_status_mie              (io_dma_write_req_bits_status_mie),
    .io_enq_bits_status_hie              (io_dma_write_req_bits_status_hie),
    .io_enq_bits_status_sie              (io_dma_write_req_bits_status_sie),
    .io_enq_bits_status_uie              (io_dma_write_req_bits_status_uie),
    .io_enq_bits_pool_en                 (io_dma_write_req_bits_pool_en),
    .io_enq_bits_store_en                (io_dma_write_req_bits_store_en),
    .io_deq_ready                        (_GEN_2),	// @[Scratchpad.scala:674:23, :684:31]
    .io_enq_ready                        (io_dma_write_req_ready),
    .io_deq_valid                        (_write_dispatch_q_io_deq_valid),
    .io_deq_bits_vaddr                   (_write_dispatch_q_io_deq_bits_vaddr),
    .io_deq_bits_laddr_is_acc_addr       (_write_dispatch_q_io_deq_bits_laddr_is_acc_addr),
    .io_deq_bits_laddr_accumulate        (_write_dispatch_q_io_deq_bits_laddr_accumulate),
    .io_deq_bits_laddr_read_full_acc_row (_write_dispatch_q_io_deq_bits_laddr_read_full_acc_row),
    .io_deq_bits_laddr_norm_cmd          (_write_dispatch_q_io_deq_bits_laddr_norm_cmd),
    .io_deq_bits_laddr_garbage           (_write_dispatch_q_io_deq_bits_laddr_garbage),
    .io_deq_bits_laddr_garbage_bit       (_write_dispatch_q_io_deq_bits_laddr_garbage_bit),
    .io_deq_bits_laddr_data              (_write_dispatch_q_io_deq_bits_laddr_data),
    .io_deq_bits_acc_act                 (_write_dispatch_q_io_deq_bits_acc_act),
    .io_deq_bits_acc_scale               (_write_dispatch_q_io_deq_bits_acc_scale),
    .io_deq_bits_acc_igelu_qb            (_write_dispatch_q_io_deq_bits_acc_igelu_qb),
    .io_deq_bits_acc_igelu_qc            (_write_dispatch_q_io_deq_bits_acc_igelu_qc),
    .io_deq_bits_acc_iexp_qln2           (_write_dispatch_q_io_deq_bits_acc_iexp_qln2),
    .io_deq_bits_acc_iexp_qln2_inv       (_write_dispatch_q_io_deq_bits_acc_iexp_qln2_inv),
    .io_deq_bits_acc_norm_stats_id       (_write_dispatch_q_io_deq_bits_acc_norm_stats_id),
    .io_deq_bits_len                     (_write_dispatch_q_io_deq_bits_len),
    .io_deq_bits_block                   (_write_dispatch_q_io_deq_bits_block),
    .io_deq_bits_cmd_id                  (_write_dispatch_q_io_deq_bits_cmd_id),
    .io_deq_bits_status_debug            (_write_dispatch_q_io_deq_bits_status_debug),
    .io_deq_bits_status_cease            (_write_dispatch_q_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi              (_write_dispatch_q_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa              (_write_dispatch_q_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv             (_write_dispatch_q_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv               (_write_dispatch_q_io_deq_bits_status_dv),
    .io_deq_bits_status_prv              (_write_dispatch_q_io_deq_bits_status_prv),
    .io_deq_bits_status_v                (_write_dispatch_q_io_deq_bits_status_v),
    .io_deq_bits_status_sd               (_write_dispatch_q_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2            (_write_dispatch_q_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv              (_write_dispatch_q_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva              (_write_dispatch_q_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe              (_write_dispatch_q_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe              (_write_dispatch_q_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl              (_write_dispatch_q_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl              (_write_dispatch_q_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32          (_write_dispatch_q_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1            (_write_dispatch_q_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr              (_write_dispatch_q_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw               (_write_dispatch_q_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm              (_write_dispatch_q_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr              (_write_dispatch_q_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum              (_write_dispatch_q_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv             (_write_dispatch_q_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs               (_write_dispatch_q_io_deq_bits_status_xs),
    .io_deq_bits_status_fs               (_write_dispatch_q_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp              (_write_dispatch_q_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs               (_write_dispatch_q_io_deq_bits_status_vs),
    .io_deq_bits_status_spp              (_write_dispatch_q_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie             (_write_dispatch_q_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube              (_write_dispatch_q_io_deq_bits_status_ube),
    .io_deq_bits_status_spie             (_write_dispatch_q_io_deq_bits_status_spie),
    .io_deq_bits_status_upie             (_write_dispatch_q_io_deq_bits_status_upie),
    .io_deq_bits_status_mie              (_write_dispatch_q_io_deq_bits_status_mie),
    .io_deq_bits_status_hie              (_write_dispatch_q_io_deq_bits_status_hie),
    .io_deq_bits_status_sie              (_write_dispatch_q_io_deq_bits_status_sie),
    .io_deq_bits_status_uie              (_write_dispatch_q_io_deq_bits_status_uie),
    .io_deq_bits_pool_en                 (_write_dispatch_q_io_deq_bits_pool_en),
    .io_deq_bits_store_en                (_write_dispatch_q_io_deq_bits_store_en)
  );
  Queue_80 write_norm_q (	// @[Scratchpad.scala:252:30]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_valid                        (_GEN_25 | _GEN_24 | _GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _T_5 & _write_dispatch_q_io_deq_valid),	// @[Decoupled.scala:375:21, LocalAddr.scala:43:96, Scratchpad.scala:259:31, :271:53, :272:27, :472:23, :475:31, :674:23, :684:31]
    .io_enq_bits_vaddr                   (_write_dispatch_q_io_deq_bits_vaddr),	// @[Decoupled.scala:375:21]
    .io_enq_bits_laddr_is_acc_addr       (_write_dispatch_q_io_deq_bits_laddr_is_acc_addr),	// @[Decoupled.scala:375:21]
    .io_enq_bits_laddr_accumulate        (_write_dispatch_q_io_deq_bits_laddr_accumulate),	// @[Decoupled.scala:375:21]
    .io_enq_bits_laddr_read_full_acc_row (_write_dispatch_q_io_deq_bits_laddr_read_full_acc_row),	// @[Decoupled.scala:375:21]
    .io_enq_bits_laddr_norm_cmd          (_write_dispatch_q_io_deq_bits_laddr_norm_cmd),	// @[Decoupled.scala:375:21]
    .io_enq_bits_laddr_garbage           (_write_dispatch_q_io_deq_bits_laddr_garbage),	// @[Decoupled.scala:375:21]
    .io_enq_bits_laddr_garbage_bit       (_write_dispatch_q_io_deq_bits_laddr_garbage_bit),	// @[Decoupled.scala:375:21]
    .io_enq_bits_laddr_data              (_write_dispatch_q_io_deq_bits_laddr_data),	// @[Decoupled.scala:375:21]
    .io_enq_bits_acc_act                 (_write_dispatch_q_io_deq_bits_acc_act),	// @[Decoupled.scala:375:21]
    .io_enq_bits_acc_scale               (_write_dispatch_q_io_deq_bits_acc_scale),	// @[Decoupled.scala:375:21]
    .io_enq_bits_acc_igelu_qb            (_write_dispatch_q_io_deq_bits_acc_igelu_qb),	// @[Decoupled.scala:375:21]
    .io_enq_bits_acc_igelu_qc            (_write_dispatch_q_io_deq_bits_acc_igelu_qc),	// @[Decoupled.scala:375:21]
    .io_enq_bits_acc_iexp_qln2           (_write_dispatch_q_io_deq_bits_acc_iexp_qln2),	// @[Decoupled.scala:375:21]
    .io_enq_bits_acc_iexp_qln2_inv       (_write_dispatch_q_io_deq_bits_acc_iexp_qln2_inv),	// @[Decoupled.scala:375:21]
    .io_enq_bits_acc_norm_stats_id       (_write_dispatch_q_io_deq_bits_acc_norm_stats_id),	// @[Decoupled.scala:375:21]
    .io_enq_bits_len                     (_write_dispatch_q_io_deq_bits_len),	// @[Decoupled.scala:375:21]
    .io_enq_bits_block                   (_write_dispatch_q_io_deq_bits_block),	// @[Decoupled.scala:375:21]
    .io_enq_bits_cmd_id                  (_write_dispatch_q_io_deq_bits_cmd_id),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_debug            (_write_dispatch_q_io_deq_bits_status_debug),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_cease            (_write_dispatch_q_io_deq_bits_status_cease),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_wfi              (_write_dispatch_q_io_deq_bits_status_wfi),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_isa              (_write_dispatch_q_io_deq_bits_status_isa),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_dprv             (_write_dispatch_q_io_deq_bits_status_dprv),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_dv               (_write_dispatch_q_io_deq_bits_status_dv),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_prv              (_write_dispatch_q_io_deq_bits_status_prv),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_v                (_write_dispatch_q_io_deq_bits_status_v),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_sd               (_write_dispatch_q_io_deq_bits_status_sd),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_zero2            (_write_dispatch_q_io_deq_bits_status_zero2),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_mpv              (_write_dispatch_q_io_deq_bits_status_mpv),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_gva              (_write_dispatch_q_io_deq_bits_status_gva),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_mbe              (_write_dispatch_q_io_deq_bits_status_mbe),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_sbe              (_write_dispatch_q_io_deq_bits_status_sbe),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_sxl              (_write_dispatch_q_io_deq_bits_status_sxl),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_uxl              (_write_dispatch_q_io_deq_bits_status_uxl),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_sd_rv32          (_write_dispatch_q_io_deq_bits_status_sd_rv32),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_zero1            (_write_dispatch_q_io_deq_bits_status_zero1),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_tsr              (_write_dispatch_q_io_deq_bits_status_tsr),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_tw               (_write_dispatch_q_io_deq_bits_status_tw),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_tvm              (_write_dispatch_q_io_deq_bits_status_tvm),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_mxr              (_write_dispatch_q_io_deq_bits_status_mxr),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_sum              (_write_dispatch_q_io_deq_bits_status_sum),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_mprv             (_write_dispatch_q_io_deq_bits_status_mprv),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_xs               (_write_dispatch_q_io_deq_bits_status_xs),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_fs               (_write_dispatch_q_io_deq_bits_status_fs),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_mpp              (_write_dispatch_q_io_deq_bits_status_mpp),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_vs               (_write_dispatch_q_io_deq_bits_status_vs),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_spp              (_write_dispatch_q_io_deq_bits_status_spp),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_mpie             (_write_dispatch_q_io_deq_bits_status_mpie),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_ube              (_write_dispatch_q_io_deq_bits_status_ube),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_spie             (_write_dispatch_q_io_deq_bits_status_spie),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_upie             (_write_dispatch_q_io_deq_bits_status_upie),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_mie              (_write_dispatch_q_io_deq_bits_status_mie),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_hie              (_write_dispatch_q_io_deq_bits_status_hie),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_sie              (_write_dispatch_q_io_deq_bits_status_sie),	// @[Decoupled.scala:375:21]
    .io_enq_bits_status_uie              (_write_dispatch_q_io_deq_bits_status_uie),	// @[Decoupled.scala:375:21]
    .io_enq_bits_pool_en                 (_write_dispatch_q_io_deq_bits_pool_en),	// @[Decoupled.scala:375:21]
    .io_enq_bits_store_en                (_write_dispatch_q_io_deq_bits_store_en),	// @[Decoupled.scala:375:21]
    .io_deq_ready                        (bank_ios_1_1_read_resp_ready | bank_ios_1_0_read_resp_ready | _T_13 & _write_scale_q_io_enq_ready),	// @[Scratchpad.scala:253:31, :261:31, :276:{55,103}, :277:28, :711:56, :713:9, :714:37]
    .io_enq_ready                        (_write_norm_q_io_enq_ready),
    .io_deq_valid                        (_write_norm_q_io_deq_valid),
    .io_deq_bits_vaddr                   (_write_norm_q_io_deq_bits_vaddr),
    .io_deq_bits_laddr_is_acc_addr       (_write_norm_q_io_deq_bits_laddr_is_acc_addr),
    .io_deq_bits_laddr_accumulate        (_write_norm_q_io_deq_bits_laddr_accumulate),
    .io_deq_bits_laddr_read_full_acc_row (_write_norm_q_io_deq_bits_laddr_read_full_acc_row),
    .io_deq_bits_laddr_norm_cmd          (_write_norm_q_io_deq_bits_laddr_norm_cmd),
    .io_deq_bits_laddr_garbage           (_write_norm_q_io_deq_bits_laddr_garbage),
    .io_deq_bits_laddr_garbage_bit       (_write_norm_q_io_deq_bits_laddr_garbage_bit),
    .io_deq_bits_laddr_data              (_write_norm_q_io_deq_bits_laddr_data),
    .io_deq_bits_acc_act                 (_write_norm_q_io_deq_bits_acc_act),
    .io_deq_bits_acc_scale               (_write_norm_q_io_deq_bits_acc_scale),
    .io_deq_bits_acc_igelu_qb            (_write_norm_q_io_deq_bits_acc_igelu_qb),
    .io_deq_bits_acc_igelu_qc            (_write_norm_q_io_deq_bits_acc_igelu_qc),
    .io_deq_bits_acc_iexp_qln2           (_write_norm_q_io_deq_bits_acc_iexp_qln2),
    .io_deq_bits_acc_iexp_qln2_inv       (_write_norm_q_io_deq_bits_acc_iexp_qln2_inv),
    .io_deq_bits_acc_norm_stats_id       (_write_norm_q_io_deq_bits_acc_norm_stats_id),
    .io_deq_bits_len                     (_write_norm_q_io_deq_bits_len),
    .io_deq_bits_block                   (_write_norm_q_io_deq_bits_block),
    .io_deq_bits_cmd_id                  (_write_norm_q_io_deq_bits_cmd_id),
    .io_deq_bits_status_debug            (_write_norm_q_io_deq_bits_status_debug),
    .io_deq_bits_status_cease            (_write_norm_q_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi              (_write_norm_q_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa              (_write_norm_q_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv             (_write_norm_q_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv               (_write_norm_q_io_deq_bits_status_dv),
    .io_deq_bits_status_prv              (_write_norm_q_io_deq_bits_status_prv),
    .io_deq_bits_status_v                (_write_norm_q_io_deq_bits_status_v),
    .io_deq_bits_status_sd               (_write_norm_q_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2            (_write_norm_q_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv              (_write_norm_q_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva              (_write_norm_q_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe              (_write_norm_q_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe              (_write_norm_q_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl              (_write_norm_q_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl              (_write_norm_q_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32          (_write_norm_q_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1            (_write_norm_q_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr              (_write_norm_q_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw               (_write_norm_q_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm              (_write_norm_q_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr              (_write_norm_q_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum              (_write_norm_q_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv             (_write_norm_q_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs               (_write_norm_q_io_deq_bits_status_xs),
    .io_deq_bits_status_fs               (_write_norm_q_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp              (_write_norm_q_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs               (_write_norm_q_io_deq_bits_status_vs),
    .io_deq_bits_status_spp              (_write_norm_q_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie             (_write_norm_q_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube              (_write_norm_q_io_deq_bits_status_ube),
    .io_deq_bits_status_spie             (_write_norm_q_io_deq_bits_status_spie),
    .io_deq_bits_status_upie             (_write_norm_q_io_deq_bits_status_upie),
    .io_deq_bits_status_mie              (_write_norm_q_io_deq_bits_status_mie),
    .io_deq_bits_status_hie              (_write_norm_q_io_deq_bits_status_hie),
    .io_deq_bits_status_sie              (_write_norm_q_io_deq_bits_status_sie),
    .io_deq_bits_status_uie              (_write_norm_q_io_deq_bits_status_uie),
    .io_deq_bits_pool_en                 (_write_norm_q_io_deq_bits_pool_en),
    .io_deq_bits_store_en                (_write_norm_q_io_deq_bits_store_en)
  );
  Queue_80 write_scale_q (	// @[Scratchpad.scala:253:31]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_valid                        (bank_ios_1_1_read_resp_ready ? ~(|_write_norm_q_io_deq_bits_laddr_norm_cmd) : bank_ios_1_0_read_resp_ready ? ~(|_write_norm_q_io_deq_bits_laddr_norm_cmd) : _T_13 & _write_norm_q_io_deq_valid),	// @[NormCmd.scala:12:9, Scratchpad.scala:252:30, :263:32, :276:{55,103}, :277:28, :711:56, :713:9, :719:38]
    .io_enq_bits_vaddr                   (_write_norm_q_io_deq_bits_vaddr),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_laddr_is_acc_addr       (_write_norm_q_io_deq_bits_laddr_is_acc_addr),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_laddr_accumulate        (_write_norm_q_io_deq_bits_laddr_accumulate),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_laddr_read_full_acc_row (_write_norm_q_io_deq_bits_laddr_read_full_acc_row),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_laddr_norm_cmd          (_write_norm_q_io_deq_bits_laddr_norm_cmd),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_laddr_garbage           (_write_norm_q_io_deq_bits_laddr_garbage),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_laddr_garbage_bit       (_write_norm_q_io_deq_bits_laddr_garbage_bit),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_laddr_data              (_write_norm_q_io_deq_bits_laddr_data),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_acc_act                 (_write_norm_q_io_deq_bits_acc_act),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_acc_scale               (_write_norm_q_io_deq_bits_acc_scale),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_acc_igelu_qb            (_write_norm_q_io_deq_bits_acc_igelu_qb),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_acc_igelu_qc            (_write_norm_q_io_deq_bits_acc_igelu_qc),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_acc_iexp_qln2           (_write_norm_q_io_deq_bits_acc_iexp_qln2),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_acc_iexp_qln2_inv       (_write_norm_q_io_deq_bits_acc_iexp_qln2_inv),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_acc_norm_stats_id       (_write_norm_q_io_deq_bits_acc_norm_stats_id),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_len                     (_write_norm_q_io_deq_bits_len),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_block                   (_write_norm_q_io_deq_bits_block),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_cmd_id                  (_write_norm_q_io_deq_bits_cmd_id),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_debug            (_write_norm_q_io_deq_bits_status_debug),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_cease            (_write_norm_q_io_deq_bits_status_cease),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_wfi              (_write_norm_q_io_deq_bits_status_wfi),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_isa              (_write_norm_q_io_deq_bits_status_isa),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_dprv             (_write_norm_q_io_deq_bits_status_dprv),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_dv               (_write_norm_q_io_deq_bits_status_dv),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_prv              (_write_norm_q_io_deq_bits_status_prv),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_v                (_write_norm_q_io_deq_bits_status_v),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_sd               (_write_norm_q_io_deq_bits_status_sd),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_zero2            (_write_norm_q_io_deq_bits_status_zero2),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_mpv              (_write_norm_q_io_deq_bits_status_mpv),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_gva              (_write_norm_q_io_deq_bits_status_gva),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_mbe              (_write_norm_q_io_deq_bits_status_mbe),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_sbe              (_write_norm_q_io_deq_bits_status_sbe),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_sxl              (_write_norm_q_io_deq_bits_status_sxl),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_uxl              (_write_norm_q_io_deq_bits_status_uxl),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_sd_rv32          (_write_norm_q_io_deq_bits_status_sd_rv32),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_zero1            (_write_norm_q_io_deq_bits_status_zero1),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_tsr              (_write_norm_q_io_deq_bits_status_tsr),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_tw               (_write_norm_q_io_deq_bits_status_tw),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_tvm              (_write_norm_q_io_deq_bits_status_tvm),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_mxr              (_write_norm_q_io_deq_bits_status_mxr),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_sum              (_write_norm_q_io_deq_bits_status_sum),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_mprv             (_write_norm_q_io_deq_bits_status_mprv),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_xs               (_write_norm_q_io_deq_bits_status_xs),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_fs               (_write_norm_q_io_deq_bits_status_fs),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_mpp              (_write_norm_q_io_deq_bits_status_mpp),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_vs               (_write_norm_q_io_deq_bits_status_vs),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_spp              (_write_norm_q_io_deq_bits_status_spp),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_mpie             (_write_norm_q_io_deq_bits_status_mpie),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_ube              (_write_norm_q_io_deq_bits_status_ube),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_spie             (_write_norm_q_io_deq_bits_status_spie),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_upie             (_write_norm_q_io_deq_bits_status_upie),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_mie              (_write_norm_q_io_deq_bits_status_mie),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_hie              (_write_norm_q_io_deq_bits_status_hie),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_sie              (_write_norm_q_io_deq_bits_status_sie),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_status_uie              (_write_norm_q_io_deq_bits_status_uie),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_pool_en                 (_write_norm_q_io_deq_bits_pool_en),	// @[Scratchpad.scala:252:30]
    .io_enq_bits_store_en                (_write_norm_q_io_deq_bits_store_en),	// @[Scratchpad.scala:252:30]
    .io_deq_ready                        (_GEN_7 & _write_issue_q_io_enq_ready),	// @[Scratchpad.scala:254:31, :265:32, :281:105, :282:28, :609:40, :610:28]
    .io_enq_ready                        (_write_scale_q_io_enq_ready),
    .io_deq_valid                        (_write_scale_q_io_deq_valid),
    .io_deq_bits_vaddr                   (_write_scale_q_io_deq_bits_vaddr),
    .io_deq_bits_laddr_is_acc_addr       (_write_scale_q_io_deq_bits_laddr_is_acc_addr),
    .io_deq_bits_laddr_accumulate        (_write_scale_q_io_deq_bits_laddr_accumulate),
    .io_deq_bits_laddr_read_full_acc_row (_write_scale_q_io_deq_bits_laddr_read_full_acc_row),
    .io_deq_bits_laddr_norm_cmd          (_write_scale_q_io_deq_bits_laddr_norm_cmd),
    .io_deq_bits_laddr_garbage           (_write_scale_q_io_deq_bits_laddr_garbage),
    .io_deq_bits_laddr_garbage_bit       (_write_scale_q_io_deq_bits_laddr_garbage_bit),
    .io_deq_bits_laddr_data              (_write_scale_q_io_deq_bits_laddr_data),
    .io_deq_bits_acc_act                 (_write_scale_q_io_deq_bits_acc_act),
    .io_deq_bits_acc_scale               (_write_scale_q_io_deq_bits_acc_scale),
    .io_deq_bits_acc_igelu_qb            (_write_scale_q_io_deq_bits_acc_igelu_qb),
    .io_deq_bits_acc_igelu_qc            (_write_scale_q_io_deq_bits_acc_igelu_qc),
    .io_deq_bits_acc_iexp_qln2           (_write_scale_q_io_deq_bits_acc_iexp_qln2),
    .io_deq_bits_acc_iexp_qln2_inv       (_write_scale_q_io_deq_bits_acc_iexp_qln2_inv),
    .io_deq_bits_acc_norm_stats_id       (_write_scale_q_io_deq_bits_acc_norm_stats_id),
    .io_deq_bits_len                     (_write_scale_q_io_deq_bits_len),
    .io_deq_bits_block                   (_write_scale_q_io_deq_bits_block),
    .io_deq_bits_cmd_id                  (_write_scale_q_io_deq_bits_cmd_id),
    .io_deq_bits_status_debug            (_write_scale_q_io_deq_bits_status_debug),
    .io_deq_bits_status_cease            (_write_scale_q_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi              (_write_scale_q_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa              (_write_scale_q_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv             (_write_scale_q_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv               (_write_scale_q_io_deq_bits_status_dv),
    .io_deq_bits_status_prv              (_write_scale_q_io_deq_bits_status_prv),
    .io_deq_bits_status_v                (_write_scale_q_io_deq_bits_status_v),
    .io_deq_bits_status_sd               (_write_scale_q_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2            (_write_scale_q_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv              (_write_scale_q_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva              (_write_scale_q_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe              (_write_scale_q_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe              (_write_scale_q_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl              (_write_scale_q_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl              (_write_scale_q_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32          (_write_scale_q_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1            (_write_scale_q_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr              (_write_scale_q_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw               (_write_scale_q_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm              (_write_scale_q_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr              (_write_scale_q_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum              (_write_scale_q_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv             (_write_scale_q_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs               (_write_scale_q_io_deq_bits_status_xs),
    .io_deq_bits_status_fs               (_write_scale_q_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp              (_write_scale_q_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs               (_write_scale_q_io_deq_bits_status_vs),
    .io_deq_bits_status_spp              (_write_scale_q_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie             (_write_scale_q_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube              (_write_scale_q_io_deq_bits_status_ube),
    .io_deq_bits_status_spie             (_write_scale_q_io_deq_bits_status_spie),
    .io_deq_bits_status_upie             (_write_scale_q_io_deq_bits_status_upie),
    .io_deq_bits_status_mie              (_write_scale_q_io_deq_bits_status_mie),
    .io_deq_bits_status_hie              (_write_scale_q_io_deq_bits_status_hie),
    .io_deq_bits_status_sie              (_write_scale_q_io_deq_bits_status_sie),
    .io_deq_bits_status_uie              (_write_scale_q_io_deq_bits_status_uie),
    .io_deq_bits_pool_en                 (_write_scale_q_io_deq_bits_pool_en),
    .io_deq_bits_store_en                (_write_scale_q_io_deq_bits_store_en)
  );
  Queue_82 write_issue_q (	// @[Scratchpad.scala:254:31]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_valid                        (_GEN_7 & _write_scale_q_io_deq_valid),	// @[Scratchpad.scala:253:31, :265:32, :267:32, :281:105, :282:28, :609:40, :610:28]
    .io_enq_bits_vaddr                   (_write_scale_q_io_deq_bits_vaddr),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_laddr_is_acc_addr       (_write_scale_q_io_deq_bits_laddr_is_acc_addr),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_laddr_accumulate        (_write_scale_q_io_deq_bits_laddr_accumulate),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_laddr_read_full_acc_row (_write_scale_q_io_deq_bits_laddr_read_full_acc_row),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_laddr_norm_cmd          (_write_scale_q_io_deq_bits_laddr_norm_cmd),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_laddr_garbage           (_write_scale_q_io_deq_bits_laddr_garbage),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_laddr_garbage_bit       (_write_scale_q_io_deq_bits_laddr_garbage_bit),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_laddr_data              (_write_scale_q_io_deq_bits_laddr_data),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_acc_act                 (_write_scale_q_io_deq_bits_acc_act),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_acc_scale               (_write_scale_q_io_deq_bits_acc_scale),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_acc_igelu_qb            (_write_scale_q_io_deq_bits_acc_igelu_qb),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_acc_igelu_qc            (_write_scale_q_io_deq_bits_acc_igelu_qc),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_acc_iexp_qln2           (_write_scale_q_io_deq_bits_acc_iexp_qln2),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_acc_iexp_qln2_inv       (_write_scale_q_io_deq_bits_acc_iexp_qln2_inv),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_acc_norm_stats_id       (_write_scale_q_io_deq_bits_acc_norm_stats_id),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_len                     (_write_scale_q_io_deq_bits_len),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_block                   (_write_scale_q_io_deq_bits_block),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_cmd_id                  (_write_scale_q_io_deq_bits_cmd_id),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_debug            (_write_scale_q_io_deq_bits_status_debug),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_cease            (_write_scale_q_io_deq_bits_status_cease),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_wfi              (_write_scale_q_io_deq_bits_status_wfi),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_isa              (_write_scale_q_io_deq_bits_status_isa),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_dprv             (_write_scale_q_io_deq_bits_status_dprv),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_dv               (_write_scale_q_io_deq_bits_status_dv),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_prv              (_write_scale_q_io_deq_bits_status_prv),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_v                (_write_scale_q_io_deq_bits_status_v),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_sd               (_write_scale_q_io_deq_bits_status_sd),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_zero2            (_write_scale_q_io_deq_bits_status_zero2),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_mpv              (_write_scale_q_io_deq_bits_status_mpv),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_gva              (_write_scale_q_io_deq_bits_status_gva),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_mbe              (_write_scale_q_io_deq_bits_status_mbe),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_sbe              (_write_scale_q_io_deq_bits_status_sbe),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_sxl              (_write_scale_q_io_deq_bits_status_sxl),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_uxl              (_write_scale_q_io_deq_bits_status_uxl),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_sd_rv32          (_write_scale_q_io_deq_bits_status_sd_rv32),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_zero1            (_write_scale_q_io_deq_bits_status_zero1),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_tsr              (_write_scale_q_io_deq_bits_status_tsr),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_tw               (_write_scale_q_io_deq_bits_status_tw),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_tvm              (_write_scale_q_io_deq_bits_status_tvm),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_mxr              (_write_scale_q_io_deq_bits_status_mxr),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_sum              (_write_scale_q_io_deq_bits_status_sum),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_mprv             (_write_scale_q_io_deq_bits_status_mprv),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_xs               (_write_scale_q_io_deq_bits_status_xs),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_fs               (_write_scale_q_io_deq_bits_status_fs),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_mpp              (_write_scale_q_io_deq_bits_status_mpp),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_vs               (_write_scale_q_io_deq_bits_status_vs),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_spp              (_write_scale_q_io_deq_bits_status_spp),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_mpie             (_write_scale_q_io_deq_bits_status_mpie),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_ube              (_write_scale_q_io_deq_bits_status_ube),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_spie             (_write_scale_q_io_deq_bits_status_spie),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_upie             (_write_scale_q_io_deq_bits_status_upie),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_mie              (_write_scale_q_io_deq_bits_status_mie),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_hie              (_write_scale_q_io_deq_bits_status_hie),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_sie              (_write_scale_q_io_deq_bits_status_sie),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_status_uie              (_write_scale_q_io_deq_bits_status_uie),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_pool_en                 (_write_scale_q_io_deq_bits_pool_en),	// @[Scratchpad.scala:253:31]
    .io_enq_bits_store_en                (_write_scale_q_io_deq_bits_store_en),	// @[Scratchpad.scala:253:31]
    .io_deq_ready                        (_writer_io_req_ready & writeData_valid),	// @[Scratchpad.scala:192:26, :295:62, :504:35, :620:65, :623:23]
    .io_enq_ready                        (_write_issue_q_io_enq_ready),
    .io_deq_valid                        (_write_issue_q_io_deq_valid),
    .io_deq_bits_vaddr                   (_write_issue_q_io_deq_bits_vaddr),
    .io_deq_bits_laddr_is_acc_addr       (_write_issue_q_io_deq_bits_laddr_is_acc_addr),
    .io_deq_bits_laddr_accumulate        (_write_issue_q_io_deq_bits_laddr_accumulate),
    .io_deq_bits_laddr_read_full_acc_row (_write_issue_q_io_deq_bits_laddr_read_full_acc_row),
    .io_deq_bits_laddr_garbage_bit       (_write_issue_q_io_deq_bits_laddr_garbage_bit),
    .io_deq_bits_laddr_data              (_write_issue_q_io_deq_bits_laddr_data),
    .io_deq_bits_len                     (_write_issue_q_io_deq_bits_len),
    .io_deq_bits_block                   (_write_issue_q_io_deq_bits_block),
    .io_deq_bits_status_debug            (_write_issue_q_io_deq_bits_status_debug),
    .io_deq_bits_status_cease            (_write_issue_q_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi              (_write_issue_q_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa              (_write_issue_q_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv             (_write_issue_q_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv               (_write_issue_q_io_deq_bits_status_dv),
    .io_deq_bits_status_prv              (_write_issue_q_io_deq_bits_status_prv),
    .io_deq_bits_status_v                (_write_issue_q_io_deq_bits_status_v),
    .io_deq_bits_status_sd               (_write_issue_q_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2            (_write_issue_q_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv              (_write_issue_q_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva              (_write_issue_q_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe              (_write_issue_q_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe              (_write_issue_q_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl              (_write_issue_q_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl              (_write_issue_q_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32          (_write_issue_q_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1            (_write_issue_q_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr              (_write_issue_q_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw               (_write_issue_q_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm              (_write_issue_q_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr              (_write_issue_q_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum              (_write_issue_q_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv             (_write_issue_q_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs               (_write_issue_q_io_deq_bits_status_xs),
    .io_deq_bits_status_fs               (_write_issue_q_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp              (_write_issue_q_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs               (_write_issue_q_io_deq_bits_status_vs),
    .io_deq_bits_status_spp              (_write_issue_q_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie             (_write_issue_q_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube              (_write_issue_q_io_deq_bits_status_ube),
    .io_deq_bits_status_spie             (_write_issue_q_io_deq_bits_status_spie),
    .io_deq_bits_status_upie             (_write_issue_q_io_deq_bits_status_upie),
    .io_deq_bits_status_mie              (_write_issue_q_io_deq_bits_status_mie),
    .io_deq_bits_status_hie              (_write_issue_q_io_deq_bits_status_hie),
    .io_deq_bits_status_sie              (_write_issue_q_io_deq_bits_status_sie),
    .io_deq_bits_status_uie              (_write_issue_q_io_deq_bits_status_uie),
    .io_deq_bits_pool_en                 (_write_issue_q_io_deq_bits_pool_en),
    .io_deq_bits_store_en                (_write_issue_q_io_deq_bits_store_en)
  );
  Queue_83 read_issue_q (	// @[Scratchpad.scala:255:30]
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_valid                        (~io_dma_read_req_bits_all_zeros & io_dma_read_req_valid),	// @[Scratchpad.scala:315:25, :319:43, :320:33]
    .io_enq_bits_vaddr                   (io_dma_read_req_bits_vaddr),
    .io_enq_bits_laddr_is_acc_addr       (io_dma_read_req_bits_laddr_is_acc_addr),
    .io_enq_bits_laddr_accumulate        (io_dma_read_req_bits_laddr_accumulate),
    .io_enq_bits_laddr_read_full_acc_row (io_dma_read_req_bits_laddr_read_full_acc_row),
    .io_enq_bits_laddr_norm_cmd          (io_dma_read_req_bits_laddr_norm_cmd),
    .io_enq_bits_laddr_garbage           (io_dma_read_req_bits_laddr_garbage),
    .io_enq_bits_laddr_garbage_bit       (io_dma_read_req_bits_laddr_garbage_bit),
    .io_enq_bits_laddr_data              (io_dma_read_req_bits_laddr_data),
    .io_enq_bits_cols                    (io_dma_read_req_bits_cols),
    .io_enq_bits_repeats                 (io_dma_read_req_bits_repeats),
    .io_enq_bits_scale                   (io_dma_read_req_bits_scale),
    .io_enq_bits_has_acc_bitwidth        (io_dma_read_req_bits_has_acc_bitwidth),
    .io_enq_bits_all_zeros               (io_dma_read_req_bits_all_zeros),
    .io_enq_bits_block_stride            (io_dma_read_req_bits_block_stride),
    .io_enq_bits_pixel_repeats           (io_dma_read_req_bits_pixel_repeats),
    .io_enq_bits_cmd_id                  (io_dma_read_req_bits_cmd_id),
    .io_enq_bits_status_debug            (io_dma_read_req_bits_status_debug),
    .io_enq_bits_status_cease            (io_dma_read_req_bits_status_cease),
    .io_enq_bits_status_wfi              (io_dma_read_req_bits_status_wfi),
    .io_enq_bits_status_isa              (io_dma_read_req_bits_status_isa),
    .io_enq_bits_status_dprv             (io_dma_read_req_bits_status_dprv),
    .io_enq_bits_status_dv               (io_dma_read_req_bits_status_dv),
    .io_enq_bits_status_prv              (io_dma_read_req_bits_status_prv),
    .io_enq_bits_status_v                (io_dma_read_req_bits_status_v),
    .io_enq_bits_status_sd               (io_dma_read_req_bits_status_sd),
    .io_enq_bits_status_zero2            (io_dma_read_req_bits_status_zero2),
    .io_enq_bits_status_mpv              (io_dma_read_req_bits_status_mpv),
    .io_enq_bits_status_gva              (io_dma_read_req_bits_status_gva),
    .io_enq_bits_status_mbe              (io_dma_read_req_bits_status_mbe),
    .io_enq_bits_status_sbe              (io_dma_read_req_bits_status_sbe),
    .io_enq_bits_status_sxl              (io_dma_read_req_bits_status_sxl),
    .io_enq_bits_status_uxl              (io_dma_read_req_bits_status_uxl),
    .io_enq_bits_status_sd_rv32          (io_dma_read_req_bits_status_sd_rv32),
    .io_enq_bits_status_zero1            (io_dma_read_req_bits_status_zero1),
    .io_enq_bits_status_tsr              (io_dma_read_req_bits_status_tsr),
    .io_enq_bits_status_tw               (io_dma_read_req_bits_status_tw),
    .io_enq_bits_status_tvm              (io_dma_read_req_bits_status_tvm),
    .io_enq_bits_status_mxr              (io_dma_read_req_bits_status_mxr),
    .io_enq_bits_status_sum              (io_dma_read_req_bits_status_sum),
    .io_enq_bits_status_mprv             (io_dma_read_req_bits_status_mprv),
    .io_enq_bits_status_xs               (io_dma_read_req_bits_status_xs),
    .io_enq_bits_status_fs               (io_dma_read_req_bits_status_fs),
    .io_enq_bits_status_mpp              (io_dma_read_req_bits_status_mpp),
    .io_enq_bits_status_vs               (io_dma_read_req_bits_status_vs),
    .io_enq_bits_status_spp              (io_dma_read_req_bits_status_spp),
    .io_enq_bits_status_mpie             (io_dma_read_req_bits_status_mpie),
    .io_enq_bits_status_ube              (io_dma_read_req_bits_status_ube),
    .io_enq_bits_status_spie             (io_dma_read_req_bits_status_spie),
    .io_enq_bits_status_upie             (io_dma_read_req_bits_status_upie),
    .io_enq_bits_status_mie              (io_dma_read_req_bits_status_mie),
    .io_enq_bits_status_hie              (io_dma_read_req_bits_status_hie),
    .io_enq_bits_status_sie              (io_dma_read_req_bits_status_sie),
    .io_enq_bits_status_uie              (io_dma_read_req_bits_status_uie),
    .io_deq_ready                        (_reader_io_req_ready),	// @[Scratchpad.scala:189:26]
    .io_enq_ready                        (_read_issue_q_io_enq_ready),
    .io_deq_valid                        (_read_issue_q_io_deq_valid),
    .io_deq_bits_vaddr                   (_read_issue_q_io_deq_bits_vaddr),
    .io_deq_bits_laddr_is_acc_addr       (_read_issue_q_io_deq_bits_laddr_is_acc_addr),
    .io_deq_bits_laddr_accumulate        (_read_issue_q_io_deq_bits_laddr_accumulate),
    .io_deq_bits_laddr_data              (_read_issue_q_io_deq_bits_laddr_data),
    .io_deq_bits_cols                    (_read_issue_q_io_deq_bits_cols),
    .io_deq_bits_repeats                 (_read_issue_q_io_deq_bits_repeats),
    .io_deq_bits_scale                   (_read_issue_q_io_deq_bits_scale),
    .io_deq_bits_has_acc_bitwidth        (_read_issue_q_io_deq_bits_has_acc_bitwidth),
    .io_deq_bits_block_stride            (_read_issue_q_io_deq_bits_block_stride),
    .io_deq_bits_pixel_repeats           (_read_issue_q_io_deq_bits_pixel_repeats),
    .io_deq_bits_cmd_id                  (_read_issue_q_io_deq_bits_cmd_id),
    .io_deq_bits_status_debug            (_read_issue_q_io_deq_bits_status_debug),
    .io_deq_bits_status_cease            (_read_issue_q_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi              (_read_issue_q_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa              (_read_issue_q_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv             (_read_issue_q_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv               (_read_issue_q_io_deq_bits_status_dv),
    .io_deq_bits_status_prv              (_read_issue_q_io_deq_bits_status_prv),
    .io_deq_bits_status_v                (_read_issue_q_io_deq_bits_status_v),
    .io_deq_bits_status_sd               (_read_issue_q_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2            (_read_issue_q_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv              (_read_issue_q_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva              (_read_issue_q_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe              (_read_issue_q_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe              (_read_issue_q_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl              (_read_issue_q_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl              (_read_issue_q_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32          (_read_issue_q_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1            (_read_issue_q_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr              (_read_issue_q_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw               (_read_issue_q_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm              (_read_issue_q_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr              (_read_issue_q_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum              (_read_issue_q_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv             (_read_issue_q_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs               (_read_issue_q_io_deq_bits_status_xs),
    .io_deq_bits_status_fs               (_read_issue_q_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp              (_read_issue_q_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs               (_read_issue_q_io_deq_bits_status_vs),
    .io_deq_bits_status_spp              (_read_issue_q_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie             (_read_issue_q_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube              (_read_issue_q_io_deq_bits_status_ube),
    .io_deq_bits_status_spie             (_read_issue_q_io_deq_bits_status_spie),
    .io_deq_bits_status_upie             (_read_issue_q_io_deq_bits_status_upie),
    .io_deq_bits_status_mie              (_read_issue_q_io_deq_bits_status_mie),
    .io_deq_bits_status_hie              (_read_issue_q_io_deq_bits_status_hie),
    .io_deq_bits_status_sie              (_read_issue_q_io_deq_bits_status_sie),
    .io_deq_bits_status_uie              (_read_issue_q_io_deq_bits_status_uie)
  );
  ZeroWriter zero_writer (	// @[Scratchpad.scala:317:29]
    .clock                          (clock),
    .reset                          (reset),
    .io_req_valid                   (io_dma_read_req_valid & io_dma_read_req_bits_all_zeros),	// @[Scratchpad.scala:324:55]
    .io_req_bits_laddr_is_acc_addr  (io_dma_read_req_bits_laddr_is_acc_addr),
    .io_req_bits_laddr_accumulate   (io_dma_read_req_bits_laddr_accumulate),
    .io_req_bits_laddr_data         (io_dma_read_req_bits_laddr_data),
    .io_req_bits_tag_cols           (io_dma_read_req_bits_cols),
    .io_req_bits_tag_pixel_repeats  (io_dma_read_req_bits_pixel_repeats),
    .io_req_bits_tag_cmd_id         (io_dma_read_req_bits_cmd_id),
    .io_req_bits_cols               (io_dma_read_req_bits_cols[6:0]),	// @[Scratchpad.scala:326:34]
    .io_req_bits_block_stride       (io_dma_read_req_bits_block_stride),
    .io_resp_ready                  (_zero_writer_pixel_repeater_io_req_ready),	// @[Scratchpad.scala:330:44]
    .io_req_ready                   (_zero_writer_io_req_ready),
    .io_resp_valid                  (_zero_writer_io_resp_valid),
    .io_resp_bits_tag_cols          (_zero_writer_io_resp_bits_tag_cols),
    .io_resp_bits_tag_pixel_repeats (_zero_writer_io_resp_bits_tag_pixel_repeats),
    .io_resp_bits_tag_cmd_id        (_zero_writer_io_resp_bits_tag_cmd_id),
    .io_resp_bits_laddr_is_acc_addr (_zero_writer_io_resp_bits_laddr_is_acc_addr),
    .io_resp_bits_laddr_accumulate  (_zero_writer_io_resp_bits_laddr_accumulate),
    .io_resp_bits_laddr_data        (_zero_writer_io_resp_bits_laddr_data),
    .io_resp_bits_mask_0            (_zero_writer_io_resp_bits_mask_0),
    .io_resp_bits_mask_1            (_zero_writer_io_resp_bits_mask_1),
    .io_resp_bits_mask_2            (_zero_writer_io_resp_bits_mask_2),
    .io_resp_bits_mask_3            (_zero_writer_io_resp_bits_mask_3),
    .io_resp_bits_mask_4            (_zero_writer_io_resp_bits_mask_4),
    .io_resp_bits_mask_5            (_zero_writer_io_resp_bits_mask_5),
    .io_resp_bits_mask_6            (_zero_writer_io_resp_bits_mask_6),
    .io_resp_bits_mask_7            (_zero_writer_io_resp_bits_mask_7),
    .io_resp_bits_mask_8            (_zero_writer_io_resp_bits_mask_8),
    .io_resp_bits_mask_9            (_zero_writer_io_resp_bits_mask_9),
    .io_resp_bits_mask_10           (_zero_writer_io_resp_bits_mask_10),
    .io_resp_bits_mask_11           (_zero_writer_io_resp_bits_mask_11),
    .io_resp_bits_mask_12           (_zero_writer_io_resp_bits_mask_12),
    .io_resp_bits_mask_13           (_zero_writer_io_resp_bits_mask_13),
    .io_resp_bits_mask_14           (_zero_writer_io_resp_bits_mask_14),
    .io_resp_bits_mask_15           (_zero_writer_io_resp_bits_mask_15),
    .io_resp_bits_last              (_zero_writer_io_resp_bits_last)
  );
  PixelRepeater zero_writer_pixel_repeater (	// @[Scratchpad.scala:330:44]
    .clock                          (clock),
    .reset                          (reset),
    .io_req_valid                   (_zero_writer_io_resp_valid),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_0             (_zero_writer_io_resp_bits_mask_0),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_1             (_zero_writer_io_resp_bits_mask_1),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_2             (_zero_writer_io_resp_bits_mask_2),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_3             (_zero_writer_io_resp_bits_mask_3),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_4             (_zero_writer_io_resp_bits_mask_4),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_5             (_zero_writer_io_resp_bits_mask_5),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_6             (_zero_writer_io_resp_bits_mask_6),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_7             (_zero_writer_io_resp_bits_mask_7),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_8             (_zero_writer_io_resp_bits_mask_8),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_9             (_zero_writer_io_resp_bits_mask_9),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_10            (_zero_writer_io_resp_bits_mask_10),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_11            (_zero_writer_io_resp_bits_mask_11),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_12            (_zero_writer_io_resp_bits_mask_12),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_13            (_zero_writer_io_resp_bits_mask_13),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_14            (_zero_writer_io_resp_bits_mask_14),	// @[Scratchpad.scala:317:29]
    .io_req_bits_mask_15            (_zero_writer_io_resp_bits_mask_15),	// @[Scratchpad.scala:317:29]
    .io_req_bits_laddr_is_acc_addr  (_zero_writer_io_resp_bits_laddr_is_acc_addr),	// @[Scratchpad.scala:317:29]
    .io_req_bits_laddr_accumulate   (_zero_writer_io_resp_bits_laddr_accumulate),	// @[Scratchpad.scala:317:29]
    .io_req_bits_laddr_data         (_zero_writer_io_resp_bits_laddr_data),	// @[Scratchpad.scala:317:29]
    .io_req_bits_len                (_zero_writer_io_resp_bits_tag_cols[4:0]),	// @[Scratchpad.scala:317:29, :334:48]
    .io_req_bits_pixel_repeats      (_zero_writer_io_resp_bits_tag_pixel_repeats),	// @[Scratchpad.scala:317:29]
    .io_req_bits_last               (_zero_writer_io_resp_bits_last),	// @[Scratchpad.scala:317:29]
    .io_req_bits_tag_cols           (_zero_writer_io_resp_bits_tag_cols),	// @[Scratchpad.scala:317:29]
    .io_req_bits_tag_cmd_id         (_zero_writer_io_resp_bits_tag_cmd_id),	// @[Scratchpad.scala:317:29]
    .io_resp_ready                  (_GEN),	// @[Scratchpad.scala:791:24, :795:72, :817:74]
    .io_req_ready                   (_zero_writer_pixel_repeater_io_req_ready),
    .io_resp_valid                  (_zero_writer_pixel_repeater_io_resp_valid),
    .io_resp_bits_mask_0            (_zero_writer_pixel_repeater_io_resp_bits_mask_0),
    .io_resp_bits_mask_1            (_zero_writer_pixel_repeater_io_resp_bits_mask_1),
    .io_resp_bits_mask_2            (_zero_writer_pixel_repeater_io_resp_bits_mask_2),
    .io_resp_bits_mask_3            (_zero_writer_pixel_repeater_io_resp_bits_mask_3),
    .io_resp_bits_mask_4            (_zero_writer_pixel_repeater_io_resp_bits_mask_4),
    .io_resp_bits_mask_5            (_zero_writer_pixel_repeater_io_resp_bits_mask_5),
    .io_resp_bits_mask_6            (_zero_writer_pixel_repeater_io_resp_bits_mask_6),
    .io_resp_bits_mask_7            (_zero_writer_pixel_repeater_io_resp_bits_mask_7),
    .io_resp_bits_mask_8            (_zero_writer_pixel_repeater_io_resp_bits_mask_8),
    .io_resp_bits_mask_9            (_zero_writer_pixel_repeater_io_resp_bits_mask_9),
    .io_resp_bits_mask_10           (_zero_writer_pixel_repeater_io_resp_bits_mask_10),
    .io_resp_bits_mask_11           (_zero_writer_pixel_repeater_io_resp_bits_mask_11),
    .io_resp_bits_mask_12           (_zero_writer_pixel_repeater_io_resp_bits_mask_12),
    .io_resp_bits_mask_13           (_zero_writer_pixel_repeater_io_resp_bits_mask_13),
    .io_resp_bits_mask_14           (_zero_writer_pixel_repeater_io_resp_bits_mask_14),
    .io_resp_bits_mask_15           (_zero_writer_pixel_repeater_io_resp_bits_mask_15),
    .io_resp_bits_laddr_is_acc_addr (_zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr),
    .io_resp_bits_laddr_accumulate  (_zero_writer_pixel_repeater_io_resp_bits_laddr_accumulate),
    .io_resp_bits_laddr_data        (_zero_writer_pixel_repeater_io_resp_bits_laddr_data),
    .io_resp_bits_last              (_zero_writer_pixel_repeater_io_resp_bits_last),
    .io_resp_bits_tag_cols          (_zero_writer_pixel_repeater_io_resp_bits_tag_cols),
    .io_resp_bits_tag_cmd_id        (_zero_writer_pixel_repeater_io_resp_bits_tag_cmd_id)
  );
  VectorScalarMultiplier vsm (	// @[VectorScalarMultiplier.scala:200:21]
    .clock                          (clock),
    .reset                          (reset),
    .io_req_valid                   (_reader_io_resp_valid & (~_reader_io_resp_bits_is_acc | _reader_io_resp_bits_is_acc & ~_reader_io_resp_bits_has_acc_bitwidth)),	// @[Scratchpad.scala:189:26, :377:{56,83,118}, :378:{42,45}]
    .io_req_bits_in_0               (_reader_io_resp_bits_data[7:0]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_1               (_reader_io_resp_bits_data[15:8]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_2               (_reader_io_resp_bits_data[23:16]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_3               (_reader_io_resp_bits_data[31:24]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_4               (_reader_io_resp_bits_data[39:32]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_5               (_reader_io_resp_bits_data[47:40]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_6               (_reader_io_resp_bits_data[55:48]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_7               (_reader_io_resp_bits_data[63:56]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_8               (_reader_io_resp_bits_data[71:64]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_9               (_reader_io_resp_bits_data[79:72]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_10              (_reader_io_resp_bits_data[87:80]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_11              (_reader_io_resp_bits_data[95:88]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_12              (_reader_io_resp_bits_data[103:96]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_13              (_reader_io_resp_bits_data[111:104]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_14              (_reader_io_resp_bits_data[119:112]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_in_15              (_reader_io_resp_bits_data[127:120]),	// @[Scratchpad.scala:189:26, :380:70]
    .io_req_bits_scale_bits         (_reader_io_resp_bits_scale),	// @[Scratchpad.scala:189:26]
    .io_req_bits_repeats            (_reader_io_resp_bits_repeats),	// @[Scratchpad.scala:189:26]
    .io_req_bits_last               (_reader_io_resp_bits_last),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_addr           (_reader_io_resp_bits_addr),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_0         (_reader_io_resp_bits_mask_0),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_1         (_reader_io_resp_bits_mask_1),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_2         (_reader_io_resp_bits_mask_2),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_3         (_reader_io_resp_bits_mask_3),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_4         (_reader_io_resp_bits_mask_4),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_5         (_reader_io_resp_bits_mask_5),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_6         (_reader_io_resp_bits_mask_6),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_7         (_reader_io_resp_bits_mask_7),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_8         (_reader_io_resp_bits_mask_8),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_9         (_reader_io_resp_bits_mask_9),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_10        (_reader_io_resp_bits_mask_10),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_11        (_reader_io_resp_bits_mask_11),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_12        (_reader_io_resp_bits_mask_12),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_13        (_reader_io_resp_bits_mask_13),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_14        (_reader_io_resp_bits_mask_14),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_15        (_reader_io_resp_bits_mask_15),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_is_acc         (_reader_io_resp_bits_is_acc),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_accumulate     (_reader_io_resp_bits_accumulate),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_pixel_repeats  (_reader_io_resp_bits_pixel_repeats),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_len            (_reader_io_resp_bits_len),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_bytes_read     (_reader_io_resp_bits_bytes_read),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_cmd_id         (_reader_io_resp_bits_cmd_id),	// @[Scratchpad.scala:189:26]
    .io_resp_ready                  (_mvin_scale_pixel_repeater_io_req_ready),	// @[Scratchpad.scala:387:43]
    .io_req_ready                   (_vsm_io_req_ready),
    .io_resp_valid                  (_vsm_io_resp_valid),
    .io_resp_bits_out_0             (_vsm_io_resp_bits_out_0),
    .io_resp_bits_out_1             (_vsm_io_resp_bits_out_1),
    .io_resp_bits_out_2             (_vsm_io_resp_bits_out_2),
    .io_resp_bits_out_3             (_vsm_io_resp_bits_out_3),
    .io_resp_bits_out_4             (_vsm_io_resp_bits_out_4),
    .io_resp_bits_out_5             (_vsm_io_resp_bits_out_5),
    .io_resp_bits_out_6             (_vsm_io_resp_bits_out_6),
    .io_resp_bits_out_7             (_vsm_io_resp_bits_out_7),
    .io_resp_bits_out_8             (_vsm_io_resp_bits_out_8),
    .io_resp_bits_out_9             (_vsm_io_resp_bits_out_9),
    .io_resp_bits_out_10            (_vsm_io_resp_bits_out_10),
    .io_resp_bits_out_11            (_vsm_io_resp_bits_out_11),
    .io_resp_bits_out_12            (_vsm_io_resp_bits_out_12),
    .io_resp_bits_out_13            (_vsm_io_resp_bits_out_13),
    .io_resp_bits_out_14            (_vsm_io_resp_bits_out_14),
    .io_resp_bits_out_15            (_vsm_io_resp_bits_out_15),
    .io_resp_bits_row               (_vsm_io_resp_bits_row),
    .io_resp_bits_last              (_vsm_io_resp_bits_last),
    .io_resp_bits_tag_addr          (_vsm_io_resp_bits_tag_addr),
    .io_resp_bits_tag_mask_0        (_vsm_io_resp_bits_tag_mask_0),
    .io_resp_bits_tag_mask_1        (_vsm_io_resp_bits_tag_mask_1),
    .io_resp_bits_tag_mask_2        (_vsm_io_resp_bits_tag_mask_2),
    .io_resp_bits_tag_mask_3        (_vsm_io_resp_bits_tag_mask_3),
    .io_resp_bits_tag_mask_4        (_vsm_io_resp_bits_tag_mask_4),
    .io_resp_bits_tag_mask_5        (_vsm_io_resp_bits_tag_mask_5),
    .io_resp_bits_tag_mask_6        (_vsm_io_resp_bits_tag_mask_6),
    .io_resp_bits_tag_mask_7        (_vsm_io_resp_bits_tag_mask_7),
    .io_resp_bits_tag_mask_8        (_vsm_io_resp_bits_tag_mask_8),
    .io_resp_bits_tag_mask_9        (_vsm_io_resp_bits_tag_mask_9),
    .io_resp_bits_tag_mask_10       (_vsm_io_resp_bits_tag_mask_10),
    .io_resp_bits_tag_mask_11       (_vsm_io_resp_bits_tag_mask_11),
    .io_resp_bits_tag_mask_12       (_vsm_io_resp_bits_tag_mask_12),
    .io_resp_bits_tag_mask_13       (_vsm_io_resp_bits_tag_mask_13),
    .io_resp_bits_tag_mask_14       (_vsm_io_resp_bits_tag_mask_14),
    .io_resp_bits_tag_mask_15       (_vsm_io_resp_bits_tag_mask_15),
    .io_resp_bits_tag_is_acc        (_vsm_io_resp_bits_tag_is_acc),
    .io_resp_bits_tag_accumulate    (_vsm_io_resp_bits_tag_accumulate),
    .io_resp_bits_tag_pixel_repeats (_vsm_io_resp_bits_tag_pixel_repeats),
    .io_resp_bits_tag_len           (_vsm_io_resp_bits_tag_len),
    .io_resp_bits_tag_bytes_read    (_vsm_io_resp_bits_tag_bytes_read),
    .io_resp_bits_tag_cmd_id        (_vsm_io_resp_bits_tag_cmd_id)
  );
  VectorScalarMultiplier_1 vsm_1 (	// @[VectorScalarMultiplier.scala:200:21]
    .clock                       (clock),
    .reset                       (reset),
    .io_req_valid                (_reader_io_resp_valid & _reader_io_resp_ready_T),	// @[Scratchpad.scala:189:26, :401:62, :402:44]
    .io_req_bits_in_0            (_reader_io_resp_bits_data[31:0]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_1            (_reader_io_resp_bits_data[63:32]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_2            (_reader_io_resp_bits_data[95:64]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_3            (_reader_io_resp_bits_data[127:96]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_4            (_reader_io_resp_bits_data[159:128]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_5            (_reader_io_resp_bits_data[191:160]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_6            (_reader_io_resp_bits_data[223:192]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_7            (_reader_io_resp_bits_data[255:224]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_8            (_reader_io_resp_bits_data[287:256]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_9            (_reader_io_resp_bits_data[319:288]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_10           (_reader_io_resp_bits_data[351:320]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_11           (_reader_io_resp_bits_data[383:352]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_12           (_reader_io_resp_bits_data[415:384]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_13           (_reader_io_resp_bits_data[447:416]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_14           (_reader_io_resp_bits_data[479:448]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_in_15           (_reader_io_resp_bits_data[511:480]),	// @[Scratchpad.scala:189:26, :403:76]
    .io_req_bits_repeats         (_reader_io_resp_bits_repeats),	// @[Scratchpad.scala:189:26]
    .io_req_bits_last            (_reader_io_resp_bits_last),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_addr        (_reader_io_resp_bits_addr),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_0      (_reader_io_resp_bits_mask_0),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_1      (_reader_io_resp_bits_mask_1),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_2      (_reader_io_resp_bits_mask_2),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_3      (_reader_io_resp_bits_mask_3),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_4      (_reader_io_resp_bits_mask_4),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_5      (_reader_io_resp_bits_mask_5),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_6      (_reader_io_resp_bits_mask_6),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_7      (_reader_io_resp_bits_mask_7),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_8      (_reader_io_resp_bits_mask_8),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_9      (_reader_io_resp_bits_mask_9),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_10     (_reader_io_resp_bits_mask_10),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_11     (_reader_io_resp_bits_mask_11),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_12     (_reader_io_resp_bits_mask_12),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_13     (_reader_io_resp_bits_mask_13),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_14     (_reader_io_resp_bits_mask_14),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_15     (_reader_io_resp_bits_mask_15),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_16     (_reader_io_resp_bits_mask_16),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_17     (_reader_io_resp_bits_mask_17),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_18     (_reader_io_resp_bits_mask_18),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_19     (_reader_io_resp_bits_mask_19),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_20     (_reader_io_resp_bits_mask_20),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_21     (_reader_io_resp_bits_mask_21),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_22     (_reader_io_resp_bits_mask_22),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_23     (_reader_io_resp_bits_mask_23),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_24     (_reader_io_resp_bits_mask_24),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_25     (_reader_io_resp_bits_mask_25),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_26     (_reader_io_resp_bits_mask_26),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_27     (_reader_io_resp_bits_mask_27),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_28     (_reader_io_resp_bits_mask_28),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_29     (_reader_io_resp_bits_mask_29),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_30     (_reader_io_resp_bits_mask_30),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_31     (_reader_io_resp_bits_mask_31),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_32     (_reader_io_resp_bits_mask_32),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_33     (_reader_io_resp_bits_mask_33),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_34     (_reader_io_resp_bits_mask_34),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_35     (_reader_io_resp_bits_mask_35),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_36     (_reader_io_resp_bits_mask_36),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_37     (_reader_io_resp_bits_mask_37),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_38     (_reader_io_resp_bits_mask_38),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_39     (_reader_io_resp_bits_mask_39),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_40     (_reader_io_resp_bits_mask_40),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_41     (_reader_io_resp_bits_mask_41),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_42     (_reader_io_resp_bits_mask_42),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_43     (_reader_io_resp_bits_mask_43),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_44     (_reader_io_resp_bits_mask_44),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_45     (_reader_io_resp_bits_mask_45),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_46     (_reader_io_resp_bits_mask_46),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_47     (_reader_io_resp_bits_mask_47),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_48     (_reader_io_resp_bits_mask_48),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_49     (_reader_io_resp_bits_mask_49),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_50     (_reader_io_resp_bits_mask_50),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_51     (_reader_io_resp_bits_mask_51),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_52     (_reader_io_resp_bits_mask_52),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_53     (_reader_io_resp_bits_mask_53),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_54     (_reader_io_resp_bits_mask_54),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_55     (_reader_io_resp_bits_mask_55),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_56     (_reader_io_resp_bits_mask_56),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_57     (_reader_io_resp_bits_mask_57),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_58     (_reader_io_resp_bits_mask_58),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_59     (_reader_io_resp_bits_mask_59),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_60     (_reader_io_resp_bits_mask_60),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_61     (_reader_io_resp_bits_mask_61),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_62     (_reader_io_resp_bits_mask_62),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_mask_63     (_reader_io_resp_bits_mask_63),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_is_acc      (_reader_io_resp_bits_is_acc),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_accumulate  (_reader_io_resp_bits_accumulate),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_bytes_read  (_reader_io_resp_bits_bytes_read),	// @[Scratchpad.scala:189:26]
    .io_req_bits_tag_cmd_id      (_reader_io_resp_bits_cmd_id),	// @[Scratchpad.scala:189:26]
    .io_resp_ready               (_GEN_0),	// @[Scratchpad.scala:791:24, :795:72]
    .io_req_ready                (_vsm_1_io_req_ready),
    .io_resp_valid               (_vsm_1_io_resp_valid),
    .io_resp_bits_out_0          (_vsm_1_io_resp_bits_out_0),
    .io_resp_bits_out_1          (_vsm_1_io_resp_bits_out_1),
    .io_resp_bits_out_2          (_vsm_1_io_resp_bits_out_2),
    .io_resp_bits_out_3          (_vsm_1_io_resp_bits_out_3),
    .io_resp_bits_out_4          (_vsm_1_io_resp_bits_out_4),
    .io_resp_bits_out_5          (_vsm_1_io_resp_bits_out_5),
    .io_resp_bits_out_6          (_vsm_1_io_resp_bits_out_6),
    .io_resp_bits_out_7          (_vsm_1_io_resp_bits_out_7),
    .io_resp_bits_out_8          (_vsm_1_io_resp_bits_out_8),
    .io_resp_bits_out_9          (_vsm_1_io_resp_bits_out_9),
    .io_resp_bits_out_10         (_vsm_1_io_resp_bits_out_10),
    .io_resp_bits_out_11         (_vsm_1_io_resp_bits_out_11),
    .io_resp_bits_out_12         (_vsm_1_io_resp_bits_out_12),
    .io_resp_bits_out_13         (_vsm_1_io_resp_bits_out_13),
    .io_resp_bits_out_14         (_vsm_1_io_resp_bits_out_14),
    .io_resp_bits_out_15         (_vsm_1_io_resp_bits_out_15),
    .io_resp_bits_row            (_vsm_1_io_resp_bits_row),
    .io_resp_bits_last           (_vsm_1_io_resp_bits_last),
    .io_resp_bits_tag_addr       (_vsm_1_io_resp_bits_tag_addr),
    .io_resp_bits_tag_mask_0     (_vsm_1_io_resp_bits_tag_mask_0),
    .io_resp_bits_tag_mask_1     (_vsm_1_io_resp_bits_tag_mask_1),
    .io_resp_bits_tag_mask_2     (_vsm_1_io_resp_bits_tag_mask_2),
    .io_resp_bits_tag_mask_3     (_vsm_1_io_resp_bits_tag_mask_3),
    .io_resp_bits_tag_mask_4     (_vsm_1_io_resp_bits_tag_mask_4),
    .io_resp_bits_tag_mask_5     (_vsm_1_io_resp_bits_tag_mask_5),
    .io_resp_bits_tag_mask_6     (_vsm_1_io_resp_bits_tag_mask_6),
    .io_resp_bits_tag_mask_7     (_vsm_1_io_resp_bits_tag_mask_7),
    .io_resp_bits_tag_mask_8     (_vsm_1_io_resp_bits_tag_mask_8),
    .io_resp_bits_tag_mask_9     (_vsm_1_io_resp_bits_tag_mask_9),
    .io_resp_bits_tag_mask_10    (_vsm_1_io_resp_bits_tag_mask_10),
    .io_resp_bits_tag_mask_11    (_vsm_1_io_resp_bits_tag_mask_11),
    .io_resp_bits_tag_mask_12    (_vsm_1_io_resp_bits_tag_mask_12),
    .io_resp_bits_tag_mask_13    (_vsm_1_io_resp_bits_tag_mask_13),
    .io_resp_bits_tag_mask_14    (_vsm_1_io_resp_bits_tag_mask_14),
    .io_resp_bits_tag_mask_15    (_vsm_1_io_resp_bits_tag_mask_15),
    .io_resp_bits_tag_mask_16    (_vsm_1_io_resp_bits_tag_mask_16),
    .io_resp_bits_tag_mask_17    (_vsm_1_io_resp_bits_tag_mask_17),
    .io_resp_bits_tag_mask_18    (_vsm_1_io_resp_bits_tag_mask_18),
    .io_resp_bits_tag_mask_19    (_vsm_1_io_resp_bits_tag_mask_19),
    .io_resp_bits_tag_mask_20    (_vsm_1_io_resp_bits_tag_mask_20),
    .io_resp_bits_tag_mask_21    (_vsm_1_io_resp_bits_tag_mask_21),
    .io_resp_bits_tag_mask_22    (_vsm_1_io_resp_bits_tag_mask_22),
    .io_resp_bits_tag_mask_23    (_vsm_1_io_resp_bits_tag_mask_23),
    .io_resp_bits_tag_mask_24    (_vsm_1_io_resp_bits_tag_mask_24),
    .io_resp_bits_tag_mask_25    (_vsm_1_io_resp_bits_tag_mask_25),
    .io_resp_bits_tag_mask_26    (_vsm_1_io_resp_bits_tag_mask_26),
    .io_resp_bits_tag_mask_27    (_vsm_1_io_resp_bits_tag_mask_27),
    .io_resp_bits_tag_mask_28    (_vsm_1_io_resp_bits_tag_mask_28),
    .io_resp_bits_tag_mask_29    (_vsm_1_io_resp_bits_tag_mask_29),
    .io_resp_bits_tag_mask_30    (_vsm_1_io_resp_bits_tag_mask_30),
    .io_resp_bits_tag_mask_31    (_vsm_1_io_resp_bits_tag_mask_31),
    .io_resp_bits_tag_mask_32    (_vsm_1_io_resp_bits_tag_mask_32),
    .io_resp_bits_tag_mask_33    (_vsm_1_io_resp_bits_tag_mask_33),
    .io_resp_bits_tag_mask_34    (_vsm_1_io_resp_bits_tag_mask_34),
    .io_resp_bits_tag_mask_35    (_vsm_1_io_resp_bits_tag_mask_35),
    .io_resp_bits_tag_mask_36    (_vsm_1_io_resp_bits_tag_mask_36),
    .io_resp_bits_tag_mask_37    (_vsm_1_io_resp_bits_tag_mask_37),
    .io_resp_bits_tag_mask_38    (_vsm_1_io_resp_bits_tag_mask_38),
    .io_resp_bits_tag_mask_39    (_vsm_1_io_resp_bits_tag_mask_39),
    .io_resp_bits_tag_mask_40    (_vsm_1_io_resp_bits_tag_mask_40),
    .io_resp_bits_tag_mask_41    (_vsm_1_io_resp_bits_tag_mask_41),
    .io_resp_bits_tag_mask_42    (_vsm_1_io_resp_bits_tag_mask_42),
    .io_resp_bits_tag_mask_43    (_vsm_1_io_resp_bits_tag_mask_43),
    .io_resp_bits_tag_mask_44    (_vsm_1_io_resp_bits_tag_mask_44),
    .io_resp_bits_tag_mask_45    (_vsm_1_io_resp_bits_tag_mask_45),
    .io_resp_bits_tag_mask_46    (_vsm_1_io_resp_bits_tag_mask_46),
    .io_resp_bits_tag_mask_47    (_vsm_1_io_resp_bits_tag_mask_47),
    .io_resp_bits_tag_mask_48    (_vsm_1_io_resp_bits_tag_mask_48),
    .io_resp_bits_tag_mask_49    (_vsm_1_io_resp_bits_tag_mask_49),
    .io_resp_bits_tag_mask_50    (_vsm_1_io_resp_bits_tag_mask_50),
    .io_resp_bits_tag_mask_51    (_vsm_1_io_resp_bits_tag_mask_51),
    .io_resp_bits_tag_mask_52    (_vsm_1_io_resp_bits_tag_mask_52),
    .io_resp_bits_tag_mask_53    (_vsm_1_io_resp_bits_tag_mask_53),
    .io_resp_bits_tag_mask_54    (_vsm_1_io_resp_bits_tag_mask_54),
    .io_resp_bits_tag_mask_55    (_vsm_1_io_resp_bits_tag_mask_55),
    .io_resp_bits_tag_mask_56    (_vsm_1_io_resp_bits_tag_mask_56),
    .io_resp_bits_tag_mask_57    (_vsm_1_io_resp_bits_tag_mask_57),
    .io_resp_bits_tag_mask_58    (_vsm_1_io_resp_bits_tag_mask_58),
    .io_resp_bits_tag_mask_59    (_vsm_1_io_resp_bits_tag_mask_59),
    .io_resp_bits_tag_mask_60    (_vsm_1_io_resp_bits_tag_mask_60),
    .io_resp_bits_tag_mask_61    (_vsm_1_io_resp_bits_tag_mask_61),
    .io_resp_bits_tag_mask_62    (_vsm_1_io_resp_bits_tag_mask_62),
    .io_resp_bits_tag_mask_63    (_vsm_1_io_resp_bits_tag_mask_63),
    .io_resp_bits_tag_is_acc     (_vsm_1_io_resp_bits_tag_is_acc),
    .io_resp_bits_tag_accumulate (_vsm_1_io_resp_bits_tag_accumulate),
    .io_resp_bits_tag_bytes_read (_vsm_1_io_resp_bits_tag_bytes_read),
    .io_resp_bits_tag_cmd_id     (_vsm_1_io_resp_bits_tag_cmd_id)
  );
  PixelRepeater_1 mvin_scale_pixel_repeater (	// @[Scratchpad.scala:387:43]
    .clock                         (clock),
    .reset                         (reset),
    .io_req_valid                  (_vsm_io_resp_valid),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_0              (_vsm_io_resp_bits_out_0),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_1              (_vsm_io_resp_bits_out_1),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_2              (_vsm_io_resp_bits_out_2),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_3              (_vsm_io_resp_bits_out_3),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_4              (_vsm_io_resp_bits_out_4),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_5              (_vsm_io_resp_bits_out_5),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_6              (_vsm_io_resp_bits_out_6),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_7              (_vsm_io_resp_bits_out_7),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_8              (_vsm_io_resp_bits_out_8),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_9              (_vsm_io_resp_bits_out_9),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_10             (_vsm_io_resp_bits_out_10),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_11             (_vsm_io_resp_bits_out_11),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_12             (_vsm_io_resp_bits_out_12),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_13             (_vsm_io_resp_bits_out_13),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_14             (_vsm_io_resp_bits_out_14),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_in_15             (_vsm_io_resp_bits_out_15),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_0            (_vsm_io_resp_bits_tag_mask_0),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_1            (_vsm_io_resp_bits_tag_mask_1),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_2            (_vsm_io_resp_bits_tag_mask_2),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_3            (_vsm_io_resp_bits_tag_mask_3),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_4            (_vsm_io_resp_bits_tag_mask_4),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_5            (_vsm_io_resp_bits_tag_mask_5),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_6            (_vsm_io_resp_bits_tag_mask_6),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_7            (_vsm_io_resp_bits_tag_mask_7),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_8            (_vsm_io_resp_bits_tag_mask_8),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_9            (_vsm_io_resp_bits_tag_mask_9),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_10           (_vsm_io_resp_bits_tag_mask_10),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_11           (_vsm_io_resp_bits_tag_mask_11),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_12           (_vsm_io_resp_bits_tag_mask_12),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_13           (_vsm_io_resp_bits_tag_mask_13),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_14           (_vsm_io_resp_bits_tag_mask_14),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_mask_15           (_vsm_io_resp_bits_tag_mask_15),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_laddr_is_acc_addr (1'h0),
    .io_req_bits_laddr_data        (_vsm_io_resp_bits_tag_addr + _vsm_io_resp_bits_row[13:0]),	// @[LocalAddr.scala:51:25, VectorScalarMultiplier.scala:200:21]
    .io_req_bits_len               (_vsm_io_resp_bits_tag_len[4:0]),	// @[Scratchpad.scala:392:47, VectorScalarMultiplier.scala:200:21]
    .io_req_bits_pixel_repeats     (_vsm_io_resp_bits_tag_pixel_repeats[7:0]),	// @[Scratchpad.scala:393:57, VectorScalarMultiplier.scala:200:21]
    .io_req_bits_last              (_vsm_io_resp_bits_last),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_tag_is_acc        (_vsm_io_resp_bits_tag_is_acc),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_tag_accumulate    (_vsm_io_resp_bits_tag_accumulate),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_tag_bytes_read    (_vsm_io_resp_bits_tag_bytes_read),	// @[VectorScalarMultiplier.scala:200:21]
    .io_req_bits_tag_cmd_id        (_vsm_io_resp_bits_tag_cmd_id),	// @[VectorScalarMultiplier.scala:200:21]
    .io_resp_ready                 (_GEN_1),	// @[Scratchpad.scala:791:24, :795:72]
    .io_req_ready                  (_mvin_scale_pixel_repeater_io_req_ready),
    .io_resp_valid                 (_mvin_scale_pixel_repeater_io_resp_valid),
    .io_resp_bits_out_0            (_mvin_scale_pixel_repeater_io_resp_bits_out_0),
    .io_resp_bits_out_1            (_mvin_scale_pixel_repeater_io_resp_bits_out_1),
    .io_resp_bits_out_2            (_mvin_scale_pixel_repeater_io_resp_bits_out_2),
    .io_resp_bits_out_3            (_mvin_scale_pixel_repeater_io_resp_bits_out_3),
    .io_resp_bits_out_4            (_mvin_scale_pixel_repeater_io_resp_bits_out_4),
    .io_resp_bits_out_5            (_mvin_scale_pixel_repeater_io_resp_bits_out_5),
    .io_resp_bits_out_6            (_mvin_scale_pixel_repeater_io_resp_bits_out_6),
    .io_resp_bits_out_7            (_mvin_scale_pixel_repeater_io_resp_bits_out_7),
    .io_resp_bits_out_8            (_mvin_scale_pixel_repeater_io_resp_bits_out_8),
    .io_resp_bits_out_9            (_mvin_scale_pixel_repeater_io_resp_bits_out_9),
    .io_resp_bits_out_10           (_mvin_scale_pixel_repeater_io_resp_bits_out_10),
    .io_resp_bits_out_11           (_mvin_scale_pixel_repeater_io_resp_bits_out_11),
    .io_resp_bits_out_12           (_mvin_scale_pixel_repeater_io_resp_bits_out_12),
    .io_resp_bits_out_13           (_mvin_scale_pixel_repeater_io_resp_bits_out_13),
    .io_resp_bits_out_14           (_mvin_scale_pixel_repeater_io_resp_bits_out_14),
    .io_resp_bits_out_15           (_mvin_scale_pixel_repeater_io_resp_bits_out_15),
    .io_resp_bits_mask_0           (_mvin_scale_pixel_repeater_io_resp_bits_mask_0),
    .io_resp_bits_mask_1           (_mvin_scale_pixel_repeater_io_resp_bits_mask_1),
    .io_resp_bits_mask_2           (_mvin_scale_pixel_repeater_io_resp_bits_mask_2),
    .io_resp_bits_mask_3           (_mvin_scale_pixel_repeater_io_resp_bits_mask_3),
    .io_resp_bits_mask_4           (_mvin_scale_pixel_repeater_io_resp_bits_mask_4),
    .io_resp_bits_mask_5           (_mvin_scale_pixel_repeater_io_resp_bits_mask_5),
    .io_resp_bits_mask_6           (_mvin_scale_pixel_repeater_io_resp_bits_mask_6),
    .io_resp_bits_mask_7           (_mvin_scale_pixel_repeater_io_resp_bits_mask_7),
    .io_resp_bits_mask_8           (_mvin_scale_pixel_repeater_io_resp_bits_mask_8),
    .io_resp_bits_mask_9           (_mvin_scale_pixel_repeater_io_resp_bits_mask_9),
    .io_resp_bits_mask_10          (_mvin_scale_pixel_repeater_io_resp_bits_mask_10),
    .io_resp_bits_mask_11          (_mvin_scale_pixel_repeater_io_resp_bits_mask_11),
    .io_resp_bits_mask_12          (_mvin_scale_pixel_repeater_io_resp_bits_mask_12),
    .io_resp_bits_mask_13          (_mvin_scale_pixel_repeater_io_resp_bits_mask_13),
    .io_resp_bits_mask_14          (_mvin_scale_pixel_repeater_io_resp_bits_mask_14),
    .io_resp_bits_mask_15          (_mvin_scale_pixel_repeater_io_resp_bits_mask_15),
    .io_resp_bits_laddr_data       (_mvin_scale_pixel_repeater_io_resp_bits_laddr_data),
    .io_resp_bits_last             (_mvin_scale_pixel_repeater_io_resp_bits_last),
    .io_resp_bits_tag_is_acc       (_mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc),
    .io_resp_bits_tag_accumulate   (_mvin_scale_pixel_repeater_io_resp_bits_tag_accumulate),
    .io_resp_bits_tag_bytes_read   (_mvin_scale_pixel_repeater_io_resp_bits_tag_bytes_read),
    .io_resp_bits_tag_cmd_id       (_mvin_scale_pixel_repeater_io_resp_bits_tag_cmd_id)
  );
  ScratchpadBank spad_mems_0 (	// @[Scratchpad.scala:447:46]
    .clock                     (clock),
    .reset                     (reset),
    .io_read_req_valid         (bank_ios_0_read_req_valid),	// @[Scratchpad.scala:468:38]
    .io_read_req_bits_addr     (io_srams_read_0_req_valid ? io_srams_read_0_req_bits_addr : _write_dispatch_q_io_deq_bits_laddr_data[11:0]),	// @[Decoupled.scala:375:21, LocalAddr.scala:34:36, Scratchpad.scala:472:23, :473:34, :475:31]
    .io_read_req_bits_fromDMA  (~io_srams_read_0_req_valid),	// @[Scratchpad.scala:271:53, :472:23, :475:31]
    .io_read_resp_ready        (_spad_mems_0_io_read_resp_bits_fromDMA ? _dma_read_pipe_p_io_in_ready : _ex_read_pipe_p_io_in_ready),	// @[Pipeline.scala:75:19, Scratchpad.scala:447:46, :499:35]
    .io_write_en               (bank_ios_0_write_en),	// @[Scratchpad.scala:532:44]
    .io_write_addr             (io_srams_write_0_en ? io_srams_write_0_addr : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[11:0] : _zero_writer_pixel_repeater_io_resp_bits_laddr_data[11:0]),	// @[LocalAddr.scala:34:36, Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :535:26, :538:30, :539:26, :544:32]
    .io_write_mask_0           (io_srams_write_0_en ? io_srams_write_0_mask_0 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_1           (io_srams_write_0_en ? io_srams_write_0_mask_1 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_2           (io_srams_write_0_en ? io_srams_write_0_mask_2 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_3           (io_srams_write_0_en ? io_srams_write_0_mask_3 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_4           (io_srams_write_0_en ? io_srams_write_0_mask_4 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_5           (io_srams_write_0_en ? io_srams_write_0_mask_5 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_6           (io_srams_write_0_en ? io_srams_write_0_mask_6 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_7           (io_srams_write_0_en ? io_srams_write_0_mask_7 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_8           (io_srams_write_0_en ? io_srams_write_0_mask_8 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_9           (io_srams_write_0_en ? io_srams_write_0_mask_9 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_10          (io_srams_write_0_en ? io_srams_write_0_mask_10 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_11          (io_srams_write_0_en ? io_srams_write_0_mask_11 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_12          (io_srams_write_0_en ? io_srams_write_0_mask_12 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_13          (io_srams_write_0_en ? io_srams_write_0_mask_13 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_14          (io_srams_write_0_en ? io_srams_write_0_mask_14 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_15          (io_srams_write_0_en ? io_srams_write_0_mask_15 : dmaread ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_data             (io_srams_write_0_en ? io_srams_write_0_data : dmaread ? {_mvin_scale_pixel_repeater_io_resp_bits_out_15, _mvin_scale_pixel_repeater_io_resp_bits_out_14, _mvin_scale_pixel_repeater_io_resp_bits_out_13, _mvin_scale_pixel_repeater_io_resp_bits_out_12, _mvin_scale_pixel_repeater_io_resp_bits_out_11, _mvin_scale_pixel_repeater_io_resp_bits_out_10, _mvin_scale_pixel_repeater_io_resp_bits_out_9, _mvin_scale_pixel_repeater_io_resp_bits_out_8, _mvin_scale_pixel_repeater_io_resp_bits_out_7, _mvin_scale_pixel_repeater_io_resp_bits_out_6, _mvin_scale_pixel_repeater_io_resp_bits_out_5, _mvin_scale_pixel_repeater_io_resp_bits_out_4, _mvin_scale_pixel_repeater_io_resp_bits_out_3, _mvin_scale_pixel_repeater_io_resp_bits_out_2, _mvin_scale_pixel_repeater_io_resp_bits_out_1, _mvin_scale_pixel_repeater_io_resp_bits_out_0} : 128'h0),	// @[Bundles.scala:259:74, Scratchpad.scala:387:43, :520:117, :534:24, :536:26, :538:30, :540:{26,72}, :544:32]
    .io_read_req_ready         (_spad_mems_0_io_read_req_ready),
    .io_read_resp_valid        (_spad_mems_0_io_read_resp_valid),
    .io_read_resp_bits_data    (_spad_mems_0_io_read_resp_bits_data),
    .io_read_resp_bits_fromDMA (_spad_mems_0_io_read_resp_bits_fromDMA)
  );
  ScratchpadBank spad_mems_1 (	// @[Scratchpad.scala:447:46]
    .clock                     (clock),
    .reset                     (reset),
    .io_read_req_valid         (bank_ios_1_read_req_valid),	// @[Scratchpad.scala:468:38]
    .io_read_req_bits_addr     (io_srams_read_1_req_valid ? io_srams_read_1_req_bits_addr : _write_dispatch_q_io_deq_bits_laddr_data[11:0]),	// @[Decoupled.scala:375:21, LocalAddr.scala:34:36, Scratchpad.scala:472:23, :473:34, :475:31]
    .io_read_req_bits_fromDMA  (~io_srams_read_1_req_valid),	// @[Scratchpad.scala:472:23, :475:31]
    .io_read_resp_ready        (_spad_mems_1_io_read_resp_bits_fromDMA ? _dma_read_pipe_p_1_io_in_ready : _ex_read_pipe_p_1_io_in_ready),	// @[Pipeline.scala:75:19, Scratchpad.scala:447:46, :499:35]
    .io_write_en               (bank_ios_1_write_en),	// @[Scratchpad.scala:532:44]
    .io_write_addr             (io_srams_write_1_en ? io_srams_write_1_addr : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[11:0] : _zero_writer_pixel_repeater_io_resp_bits_laddr_data[11:0]),	// @[LocalAddr.scala:34:36, Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :535:26, :538:30, :539:26, :544:32]
    .io_write_mask_0           (io_srams_write_1_en ? io_srams_write_1_mask_0 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_1           (io_srams_write_1_en ? io_srams_write_1_mask_1 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_2           (io_srams_write_1_en ? io_srams_write_1_mask_2 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_3           (io_srams_write_1_en ? io_srams_write_1_mask_3 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_4           (io_srams_write_1_en ? io_srams_write_1_mask_4 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_5           (io_srams_write_1_en ? io_srams_write_1_mask_5 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_6           (io_srams_write_1_en ? io_srams_write_1_mask_6 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_7           (io_srams_write_1_en ? io_srams_write_1_mask_7 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_8           (io_srams_write_1_en ? io_srams_write_1_mask_8 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_9           (io_srams_write_1_en ? io_srams_write_1_mask_9 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_10          (io_srams_write_1_en ? io_srams_write_1_mask_10 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_11          (io_srams_write_1_en ? io_srams_write_1_mask_11 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_12          (io_srams_write_1_en ? io_srams_write_1_mask_12 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_13          (io_srams_write_1_en ? io_srams_write_1_mask_13 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_14          (io_srams_write_1_en ? io_srams_write_1_mask_14 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_15          (io_srams_write_1_en ? io_srams_write_1_mask_15 : dmaread_1 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_data             (io_srams_write_1_en ? io_srams_write_1_data : dmaread_1 ? {_mvin_scale_pixel_repeater_io_resp_bits_out_15, _mvin_scale_pixel_repeater_io_resp_bits_out_14, _mvin_scale_pixel_repeater_io_resp_bits_out_13, _mvin_scale_pixel_repeater_io_resp_bits_out_12, _mvin_scale_pixel_repeater_io_resp_bits_out_11, _mvin_scale_pixel_repeater_io_resp_bits_out_10, _mvin_scale_pixel_repeater_io_resp_bits_out_9, _mvin_scale_pixel_repeater_io_resp_bits_out_8, _mvin_scale_pixel_repeater_io_resp_bits_out_7, _mvin_scale_pixel_repeater_io_resp_bits_out_6, _mvin_scale_pixel_repeater_io_resp_bits_out_5, _mvin_scale_pixel_repeater_io_resp_bits_out_4, _mvin_scale_pixel_repeater_io_resp_bits_out_3, _mvin_scale_pixel_repeater_io_resp_bits_out_2, _mvin_scale_pixel_repeater_io_resp_bits_out_1, _mvin_scale_pixel_repeater_io_resp_bits_out_0} : 128'h0),	// @[Bundles.scala:259:74, Scratchpad.scala:387:43, :520:117, :534:24, :536:26, :538:30, :540:{26,72}, :544:32]
    .io_read_req_ready         (_spad_mems_1_io_read_req_ready),
    .io_read_resp_valid        (_spad_mems_1_io_read_resp_valid),
    .io_read_resp_bits_data    (_spad_mems_1_io_read_resp_bits_data),
    .io_read_resp_bits_fromDMA (_spad_mems_1_io_read_resp_bits_fromDMA)
  );
  ScratchpadBank spad_mems_2 (	// @[Scratchpad.scala:447:46]
    .clock                     (clock),
    .reset                     (reset),
    .io_read_req_valid         (bank_ios_2_read_req_valid),	// @[Scratchpad.scala:468:38]
    .io_read_req_bits_addr     (io_srams_read_2_req_valid ? io_srams_read_2_req_bits_addr : _write_dispatch_q_io_deq_bits_laddr_data[11:0]),	// @[Decoupled.scala:375:21, LocalAddr.scala:34:36, Scratchpad.scala:472:23, :473:34, :475:31]
    .io_read_req_bits_fromDMA  (~io_srams_read_2_req_valid),	// @[Scratchpad.scala:472:23, :475:31]
    .io_read_resp_ready        (_spad_mems_2_io_read_resp_bits_fromDMA ? _dma_read_pipe_p_2_io_in_ready : _ex_read_pipe_p_2_io_in_ready),	// @[Pipeline.scala:75:19, Scratchpad.scala:447:46, :499:35]
    .io_write_en               (bank_ios_2_write_en),	// @[Scratchpad.scala:532:44]
    .io_write_addr             (io_srams_write_2_en ? io_srams_write_2_addr : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[11:0] : _zero_writer_pixel_repeater_io_resp_bits_laddr_data[11:0]),	// @[LocalAddr.scala:34:36, Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :535:26, :538:30, :539:26, :544:32]
    .io_write_mask_0           (io_srams_write_2_en ? io_srams_write_2_mask_0 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_1           (io_srams_write_2_en ? io_srams_write_2_mask_1 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_2           (io_srams_write_2_en ? io_srams_write_2_mask_2 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_3           (io_srams_write_2_en ? io_srams_write_2_mask_3 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_4           (io_srams_write_2_en ? io_srams_write_2_mask_4 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_5           (io_srams_write_2_en ? io_srams_write_2_mask_5 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_6           (io_srams_write_2_en ? io_srams_write_2_mask_6 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_7           (io_srams_write_2_en ? io_srams_write_2_mask_7 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_8           (io_srams_write_2_en ? io_srams_write_2_mask_8 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_9           (io_srams_write_2_en ? io_srams_write_2_mask_9 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_10          (io_srams_write_2_en ? io_srams_write_2_mask_10 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_11          (io_srams_write_2_en ? io_srams_write_2_mask_11 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_12          (io_srams_write_2_en ? io_srams_write_2_mask_12 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_13          (io_srams_write_2_en ? io_srams_write_2_mask_13 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_14          (io_srams_write_2_en ? io_srams_write_2_mask_14 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_15          (io_srams_write_2_en ? io_srams_write_2_mask_15 : dmaread_2 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_data             (io_srams_write_2_en ? io_srams_write_2_data : dmaread_2 ? {_mvin_scale_pixel_repeater_io_resp_bits_out_15, _mvin_scale_pixel_repeater_io_resp_bits_out_14, _mvin_scale_pixel_repeater_io_resp_bits_out_13, _mvin_scale_pixel_repeater_io_resp_bits_out_12, _mvin_scale_pixel_repeater_io_resp_bits_out_11, _mvin_scale_pixel_repeater_io_resp_bits_out_10, _mvin_scale_pixel_repeater_io_resp_bits_out_9, _mvin_scale_pixel_repeater_io_resp_bits_out_8, _mvin_scale_pixel_repeater_io_resp_bits_out_7, _mvin_scale_pixel_repeater_io_resp_bits_out_6, _mvin_scale_pixel_repeater_io_resp_bits_out_5, _mvin_scale_pixel_repeater_io_resp_bits_out_4, _mvin_scale_pixel_repeater_io_resp_bits_out_3, _mvin_scale_pixel_repeater_io_resp_bits_out_2, _mvin_scale_pixel_repeater_io_resp_bits_out_1, _mvin_scale_pixel_repeater_io_resp_bits_out_0} : 128'h0),	// @[Bundles.scala:259:74, Scratchpad.scala:387:43, :520:117, :534:24, :536:26, :538:30, :540:{26,72}, :544:32]
    .io_read_req_ready         (_spad_mems_2_io_read_req_ready),
    .io_read_resp_valid        (_spad_mems_2_io_read_resp_valid),
    .io_read_resp_bits_data    (_spad_mems_2_io_read_resp_bits_data),
    .io_read_resp_bits_fromDMA (_spad_mems_2_io_read_resp_bits_fromDMA)
  );
  ScratchpadBank spad_mems_3 (	// @[Scratchpad.scala:447:46]
    .clock                     (clock),
    .reset                     (reset),
    .io_read_req_valid         (bank_ios_3_read_req_valid),	// @[Scratchpad.scala:468:38]
    .io_read_req_bits_addr     (io_srams_read_3_req_valid ? io_srams_read_3_req_bits_addr : _write_dispatch_q_io_deq_bits_laddr_data[11:0]),	// @[Decoupled.scala:375:21, LocalAddr.scala:34:36, Scratchpad.scala:472:23, :473:34, :475:31]
    .io_read_req_bits_fromDMA  (~io_srams_read_3_req_valid),	// @[Scratchpad.scala:472:23, :475:31]
    .io_read_resp_ready        (_spad_mems_3_io_read_resp_bits_fromDMA ? _dma_read_pipe_p_3_io_in_ready : _ex_read_pipe_p_3_io_in_ready),	// @[Pipeline.scala:75:19, Scratchpad.scala:447:46, :499:35]
    .io_write_en               (bank_ios_3_write_en),	// @[Scratchpad.scala:532:44]
    .io_write_addr             (io_srams_write_3_en ? io_srams_write_3_addr : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[11:0] : _zero_writer_pixel_repeater_io_resp_bits_laddr_data[11:0]),	// @[LocalAddr.scala:34:36, Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :535:26, :538:30, :539:26, :544:32]
    .io_write_mask_0           (io_srams_write_3_en ? io_srams_write_3_mask_0 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_1           (io_srams_write_3_en ? io_srams_write_3_mask_1 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_2           (io_srams_write_3_en ? io_srams_write_3_mask_2 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_3           (io_srams_write_3_en ? io_srams_write_3_mask_3 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_4           (io_srams_write_3_en ? io_srams_write_3_mask_4 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_5           (io_srams_write_3_en ? io_srams_write_3_mask_5 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_6           (io_srams_write_3_en ? io_srams_write_3_mask_6 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_7           (io_srams_write_3_en ? io_srams_write_3_mask_7 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_8           (io_srams_write_3_en ? io_srams_write_3_mask_8 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_9           (io_srams_write_3_en ? io_srams_write_3_mask_9 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_10          (io_srams_write_3_en ? io_srams_write_3_mask_10 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_11          (io_srams_write_3_en ? io_srams_write_3_mask_11 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_12          (io_srams_write_3_en ? io_srams_write_3_mask_12 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_13          (io_srams_write_3_en ? io_srams_write_3_mask_13 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_14          (io_srams_write_3_en ? io_srams_write_3_mask_14 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_mask_15          (io_srams_write_3_en ? io_srams_write_3_mask_15 : dmaread_3 ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :520:117, :534:24, :537:26, :538:30, :541:26, :544:32]
    .io_write_data             (io_srams_write_3_en ? io_srams_write_3_data : dmaread_3 ? {_mvin_scale_pixel_repeater_io_resp_bits_out_15, _mvin_scale_pixel_repeater_io_resp_bits_out_14, _mvin_scale_pixel_repeater_io_resp_bits_out_13, _mvin_scale_pixel_repeater_io_resp_bits_out_12, _mvin_scale_pixel_repeater_io_resp_bits_out_11, _mvin_scale_pixel_repeater_io_resp_bits_out_10, _mvin_scale_pixel_repeater_io_resp_bits_out_9, _mvin_scale_pixel_repeater_io_resp_bits_out_8, _mvin_scale_pixel_repeater_io_resp_bits_out_7, _mvin_scale_pixel_repeater_io_resp_bits_out_6, _mvin_scale_pixel_repeater_io_resp_bits_out_5, _mvin_scale_pixel_repeater_io_resp_bits_out_4, _mvin_scale_pixel_repeater_io_resp_bits_out_3, _mvin_scale_pixel_repeater_io_resp_bits_out_2, _mvin_scale_pixel_repeater_io_resp_bits_out_1, _mvin_scale_pixel_repeater_io_resp_bits_out_0} : 128'h0),	// @[Bundles.scala:259:74, Scratchpad.scala:387:43, :520:117, :534:24, :536:26, :538:30, :540:{26,72}, :544:32]
    .io_read_req_ready         (_spad_mems_3_io_read_req_ready),
    .io_read_resp_valid        (_spad_mems_3_io_read_resp_valid),
    .io_read_resp_bits_data    (_spad_mems_3_io_read_resp_bits_data),
    .io_read_resp_bits_fromDMA (_spad_mems_3_io_read_resp_bits_fromDMA)
  );
  Pipeline_1 dma_read_pipe_p (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_0_io_read_resp_valid & _spad_mems_0_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :490:52]
    .io_in_bits_data     (_spad_mems_0_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_0_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (_p_io_out_ready_T_12),	// @[Scratchpad.scala:502:109]
    .io_in_ready         (_dma_read_pipe_p_io_in_ready),
    .io_out_valid        (_dma_read_pipe_p_io_out_valid),
    .io_out_bits_data    (_dma_read_pipe_p_io_out_bits_data),
    .io_out_bits_fromDMA (_dma_read_pipe_p_io_out_bits_fromDMA)
  );
  Pipeline_1 ex_read_pipe_p (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_0_io_read_resp_valid & ~_spad_mems_0_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :493:{51,54}]
    .io_in_bits_data     (_spad_mems_0_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_0_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (io_srams_read_0_resp_ready),
    .io_in_ready         (_ex_read_pipe_p_io_in_ready),
    .io_out_valid        (io_srams_read_0_resp_valid),
    .io_out_bits_data    (io_srams_read_0_resp_bits_data),
    .io_out_bits_fromDMA (io_srams_read_0_resp_bits_fromDMA)
  );
  Pipeline_1 dma_read_pipe_p_1 (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_1_io_read_resp_valid & _spad_mems_1_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :490:52]
    .io_in_bits_data     (_spad_mems_1_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_1_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (_p_io_out_ready_T_25),	// @[Scratchpad.scala:502:109]
    .io_in_ready         (_dma_read_pipe_p_1_io_in_ready),
    .io_out_valid        (_dma_read_pipe_p_1_io_out_valid),
    .io_out_bits_data    (_dma_read_pipe_p_1_io_out_bits_data),
    .io_out_bits_fromDMA (_dma_read_pipe_p_1_io_out_bits_fromDMA)
  );
  Pipeline_1 ex_read_pipe_p_1 (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_1_io_read_resp_valid & ~_spad_mems_1_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :493:{51,54}]
    .io_in_bits_data     (_spad_mems_1_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_1_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (io_srams_read_1_resp_ready),
    .io_in_ready         (_ex_read_pipe_p_1_io_in_ready),
    .io_out_valid        (io_srams_read_1_resp_valid),
    .io_out_bits_data    (io_srams_read_1_resp_bits_data),
    .io_out_bits_fromDMA (io_srams_read_1_resp_bits_fromDMA)
  );
  Pipeline_1 dma_read_pipe_p_2 (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_2_io_read_resp_valid & _spad_mems_2_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :490:52]
    .io_in_bits_data     (_spad_mems_2_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_2_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (_p_io_out_ready_T_38),	// @[Scratchpad.scala:502:109]
    .io_in_ready         (_dma_read_pipe_p_2_io_in_ready),
    .io_out_valid        (_dma_read_pipe_p_2_io_out_valid),
    .io_out_bits_data    (_dma_read_pipe_p_2_io_out_bits_data),
    .io_out_bits_fromDMA (_dma_read_pipe_p_2_io_out_bits_fromDMA)
  );
  Pipeline_1 ex_read_pipe_p_2 (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_2_io_read_resp_valid & ~_spad_mems_2_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :493:{51,54}]
    .io_in_bits_data     (_spad_mems_2_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_2_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (io_srams_read_2_resp_ready),
    .io_in_ready         (_ex_read_pipe_p_2_io_in_ready),
    .io_out_valid        (io_srams_read_2_resp_valid),
    .io_out_bits_data    (io_srams_read_2_resp_bits_data),
    .io_out_bits_fromDMA (io_srams_read_2_resp_bits_fromDMA)
  );
  Pipeline_1 dma_read_pipe_p_3 (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_3_io_read_resp_valid & _spad_mems_3_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :490:52]
    .io_in_bits_data     (_spad_mems_3_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_3_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (_p_io_out_ready_T_51),	// @[Scratchpad.scala:502:109]
    .io_in_ready         (_dma_read_pipe_p_3_io_in_ready),
    .io_out_valid        (_dma_read_pipe_p_3_io_out_valid),
    .io_out_bits_data    (_dma_read_pipe_p_3_io_out_bits_data),
    .io_out_bits_fromDMA (_dma_read_pipe_p_3_io_out_bits_fromDMA)
  );
  Pipeline_1 ex_read_pipe_p_3 (	// @[Pipeline.scala:75:19]
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (_spad_mems_3_io_read_resp_valid & ~_spad_mems_3_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46, :493:{51,54}]
    .io_in_bits_data     (_spad_mems_3_io_read_resp_bits_data),	// @[Scratchpad.scala:447:46]
    .io_in_bits_fromDMA  (_spad_mems_3_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:447:46]
    .io_out_ready        (io_srams_read_3_resp_ready),
    .io_in_ready         (_ex_read_pipe_p_3_io_in_ready),
    .io_out_valid        (io_srams_read_3_resp_valid),
    .io_out_bits_data    (io_srams_read_3_resp_bits_data),
    .io_out_bits_fromDMA (io_srams_read_3_resp_bits_fromDMA)
  );
  Queue_88 norm_unit_passthru_q (	// @[Normalizer.scala:621:38]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_valid                            (bank_ios_1_1_read_resp_ready | bank_ios_1_0_read_resp_ready),	// @[Scratchpad.scala:711:56, :713:9, :715:34]
    .io_enq_bits_acc_read_resp_data_0_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_0_0 : _acc_mems_0_io_read_resp_bits_data_0_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_1_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_1_0 : _acc_mems_0_io_read_resp_bits_data_1_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_2_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_2_0 : _acc_mems_0_io_read_resp_bits_data_2_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_3_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_3_0 : _acc_mems_0_io_read_resp_bits_data_3_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_4_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_4_0 : _acc_mems_0_io_read_resp_bits_data_4_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_5_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_5_0 : _acc_mems_0_io_read_resp_bits_data_5_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_6_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_6_0 : _acc_mems_0_io_read_resp_bits_data_6_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_7_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_7_0 : _acc_mems_0_io_read_resp_bits_data_7_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_8_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_8_0 : _acc_mems_0_io_read_resp_bits_data_8_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_9_0      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_9_0 : _acc_mems_0_io_read_resp_bits_data_9_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_10_0     (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_10_0 : _acc_mems_0_io_read_resp_bits_data_10_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_11_0     (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_11_0 : _acc_mems_0_io_read_resp_bits_data_11_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_12_0     (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_12_0 : _acc_mems_0_io_read_resp_bits_data_12_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_13_0     (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_13_0 : _acc_mems_0_io_read_resp_bits_data_13_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_14_0     (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_14_0 : _acc_mems_0_io_read_resp_bits_data_14_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_data_15_0     (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_data_15_0 : _acc_mems_0_io_read_resp_bits_data_15_0),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_fromDMA       (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_fromDMA : _acc_mems_0_io_read_resp_bits_fromDMA),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_scale_bits    (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_scale_bits : _acc_mems_0_io_read_resp_bits_scale_bits),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_igelu_qb      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_igelu_qb : _acc_mems_0_io_read_resp_bits_igelu_qb),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_igelu_qc      (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_igelu_qc : _acc_mems_0_io_read_resp_bits_igelu_qc),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_iexp_qln2     (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_iexp_qln2 : _acc_mems_0_io_read_resp_bits_iexp_qln2),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_iexp_qln2_inv (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_iexp_qln2_inv : _acc_mems_0_io_read_resp_bits_iexp_qln2_inv),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_act           (bank_ios_1_1_read_resp_ready ? _acc_mems_1_io_read_resp_bits_act : _acc_mems_0_io_read_resp_bits_act),	// @[Scratchpad.scala:640:47, :711:56, :713:9, :721:47]
    .io_enq_bits_acc_read_resp_acc_bank_id   ({1'h0, bank_ios_1_1_read_resp_ready}),	// @[Scratchpad.scala:711:56, :713:9, :722:59]
    .io_enq_bits_len                         (_write_norm_q_io_deq_bits_len[4:0]),	// @[Scratchpad.scala:252:30, :582:31]
    .io_enq_bits_stats_id                    (_write_norm_q_io_deq_bits_acc_norm_stats_id[1:0]),	// @[Scratchpad.scala:252:30, :583:36]
    .io_enq_bits_cmd                         (_write_norm_q_io_deq_bits_laddr_norm_cmd),	// @[Scratchpad.scala:252:30]
    .io_deq_ready                            (_acc_scale_unit_io_in_ready & acc_waiting_to_be_scaled),	// @[Scratchpad.scala:587:32, :602:51, :605:59]
    .io_enq_ready                            (_norm_unit_passthru_q_io_enq_ready),
    .io_deq_valid                            (_norm_unit_passthru_q_io_deq_valid),
    .io_deq_bits_acc_read_resp_data_0_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_0_0),
    .io_deq_bits_acc_read_resp_data_1_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_1_0),
    .io_deq_bits_acc_read_resp_data_2_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_2_0),
    .io_deq_bits_acc_read_resp_data_3_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_3_0),
    .io_deq_bits_acc_read_resp_data_4_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_4_0),
    .io_deq_bits_acc_read_resp_data_5_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_5_0),
    .io_deq_bits_acc_read_resp_data_6_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_6_0),
    .io_deq_bits_acc_read_resp_data_7_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_7_0),
    .io_deq_bits_acc_read_resp_data_8_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_8_0),
    .io_deq_bits_acc_read_resp_data_9_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_9_0),
    .io_deq_bits_acc_read_resp_data_10_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_10_0),
    .io_deq_bits_acc_read_resp_data_11_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_11_0),
    .io_deq_bits_acc_read_resp_data_12_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_12_0),
    .io_deq_bits_acc_read_resp_data_13_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_13_0),
    .io_deq_bits_acc_read_resp_data_14_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_14_0),
    .io_deq_bits_acc_read_resp_data_15_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_15_0),
    .io_deq_bits_acc_read_resp_fromDMA       (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_fromDMA),
    .io_deq_bits_acc_read_resp_scale_bits    (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_scale_bits),
    .io_deq_bits_acc_read_resp_igelu_qb      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qb),
    .io_deq_bits_acc_read_resp_igelu_qc      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qc),
    .io_deq_bits_acc_read_resp_iexp_qln2     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2),
    .io_deq_bits_acc_read_resp_iexp_qln2_inv (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2_inv),
    .io_deq_bits_acc_read_resp_act           (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_act),
    .io_deq_bits_acc_read_resp_acc_bank_id   (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_acc_bank_id)
  );
  AccumulatorScale acc_scale_unit (	// @[Scratchpad.scala:587:32]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_in_valid                            (_acc_scale_unit_io_in_valid_T),	// @[Scratchpad.scala:606:59]
    .io_in_bits_acc_read_resp_data_0_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_0_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_1_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_1_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_2_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_2_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_3_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_3_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_4_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_4_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_5_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_5_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_6_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_6_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_7_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_7_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_8_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_8_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_9_0      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_9_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_10_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_10_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_11_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_11_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_12_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_12_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_13_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_13_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_14_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_14_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_data_15_0     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_15_0),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_fromDMA       (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_fromDMA),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_scale_bits    (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_scale_bits),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_igelu_qb      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qb),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_igelu_qc      (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qc),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_iexp_qln2     (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_iexp_qln2_inv (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2_inv),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_act           (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_act),	// @[Normalizer.scala:621:38]
    .io_in_bits_acc_read_resp_acc_bank_id   (_norm_unit_passthru_q_io_deq_bits_acc_read_resp_acc_bank_id),	// @[Normalizer.scala:621:38]
    .io_out_ready                           (_T_125 ? io_acc_read_resp_1_ready : _T_122 ? io_acc_read_resp_0_ready : _T_119),	// @[Scratchpad.scala:620:{46,65}, :631:{49,100}, :632:37]
    .io_in_ready                            (_acc_scale_unit_io_in_ready),
    .io_out_valid                           (_acc_scale_unit_io_out_valid),
    .io_out_bits_full_data_0_0              (_acc_scale_unit_io_out_bits_full_data_0_0),
    .io_out_bits_full_data_1_0              (_acc_scale_unit_io_out_bits_full_data_1_0),
    .io_out_bits_full_data_2_0              (_acc_scale_unit_io_out_bits_full_data_2_0),
    .io_out_bits_full_data_3_0              (_acc_scale_unit_io_out_bits_full_data_3_0),
    .io_out_bits_full_data_4_0              (_acc_scale_unit_io_out_bits_full_data_4_0),
    .io_out_bits_full_data_5_0              (_acc_scale_unit_io_out_bits_full_data_5_0),
    .io_out_bits_full_data_6_0              (_acc_scale_unit_io_out_bits_full_data_6_0),
    .io_out_bits_full_data_7_0              (_acc_scale_unit_io_out_bits_full_data_7_0),
    .io_out_bits_full_data_8_0              (_acc_scale_unit_io_out_bits_full_data_8_0),
    .io_out_bits_full_data_9_0              (_acc_scale_unit_io_out_bits_full_data_9_0),
    .io_out_bits_full_data_10_0             (_acc_scale_unit_io_out_bits_full_data_10_0),
    .io_out_bits_full_data_11_0             (_acc_scale_unit_io_out_bits_full_data_11_0),
    .io_out_bits_full_data_12_0             (_acc_scale_unit_io_out_bits_full_data_12_0),
    .io_out_bits_full_data_13_0             (_acc_scale_unit_io_out_bits_full_data_13_0),
    .io_out_bits_full_data_14_0             (_acc_scale_unit_io_out_bits_full_data_14_0),
    .io_out_bits_full_data_15_0             (_acc_scale_unit_io_out_bits_full_data_15_0),
    .io_out_bits_data_0_0                   (_acc_scale_unit_io_out_bits_data_0_0),
    .io_out_bits_data_1_0                   (_acc_scale_unit_io_out_bits_data_1_0),
    .io_out_bits_data_2_0                   (_acc_scale_unit_io_out_bits_data_2_0),
    .io_out_bits_data_3_0                   (_acc_scale_unit_io_out_bits_data_3_0),
    .io_out_bits_data_4_0                   (_acc_scale_unit_io_out_bits_data_4_0),
    .io_out_bits_data_5_0                   (_acc_scale_unit_io_out_bits_data_5_0),
    .io_out_bits_data_6_0                   (_acc_scale_unit_io_out_bits_data_6_0),
    .io_out_bits_data_7_0                   (_acc_scale_unit_io_out_bits_data_7_0),
    .io_out_bits_data_8_0                   (_acc_scale_unit_io_out_bits_data_8_0),
    .io_out_bits_data_9_0                   (_acc_scale_unit_io_out_bits_data_9_0),
    .io_out_bits_data_10_0                  (_acc_scale_unit_io_out_bits_data_10_0),
    .io_out_bits_data_11_0                  (_acc_scale_unit_io_out_bits_data_11_0),
    .io_out_bits_data_12_0                  (_acc_scale_unit_io_out_bits_data_12_0),
    .io_out_bits_data_13_0                  (_acc_scale_unit_io_out_bits_data_13_0),
    .io_out_bits_data_14_0                  (_acc_scale_unit_io_out_bits_data_14_0),
    .io_out_bits_data_15_0                  (_acc_scale_unit_io_out_bits_data_15_0),
    .io_out_bits_acc_bank_id                (_acc_scale_unit_io_out_bits_acc_bank_id),
    .io_out_bits_fromDMA                    (_acc_scale_unit_io_out_bits_fromDMA)
  );
  AccPipeShared acc_adders (	// @[Scratchpad.scala:637:28]
    .clock         (clock),
    .io_in_sel_0   (_acc_mems_0_io_adder_valid),	// @[Scratchpad.scala:640:47]
    .io_in_sel_1   (_acc_mems_1_io_adder_valid),	// @[Scratchpad.scala:640:47]
    .io_ina_0_0_0  (_acc_mems_0_io_adder_op1_0_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_1_0  (_acc_mems_0_io_adder_op1_1_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_2_0  (_acc_mems_0_io_adder_op1_2_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_3_0  (_acc_mems_0_io_adder_op1_3_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_4_0  (_acc_mems_0_io_adder_op1_4_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_5_0  (_acc_mems_0_io_adder_op1_5_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_6_0  (_acc_mems_0_io_adder_op1_6_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_7_0  (_acc_mems_0_io_adder_op1_7_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_8_0  (_acc_mems_0_io_adder_op1_8_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_9_0  (_acc_mems_0_io_adder_op1_9_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_10_0 (_acc_mems_0_io_adder_op1_10_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_11_0 (_acc_mems_0_io_adder_op1_11_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_12_0 (_acc_mems_0_io_adder_op1_12_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_13_0 (_acc_mems_0_io_adder_op1_13_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_14_0 (_acc_mems_0_io_adder_op1_14_0),	// @[Scratchpad.scala:640:47]
    .io_ina_0_15_0 (_acc_mems_0_io_adder_op1_15_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_0_0  (_acc_mems_1_io_adder_op1_0_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_1_0  (_acc_mems_1_io_adder_op1_1_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_2_0  (_acc_mems_1_io_adder_op1_2_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_3_0  (_acc_mems_1_io_adder_op1_3_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_4_0  (_acc_mems_1_io_adder_op1_4_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_5_0  (_acc_mems_1_io_adder_op1_5_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_6_0  (_acc_mems_1_io_adder_op1_6_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_7_0  (_acc_mems_1_io_adder_op1_7_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_8_0  (_acc_mems_1_io_adder_op1_8_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_9_0  (_acc_mems_1_io_adder_op1_9_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_10_0 (_acc_mems_1_io_adder_op1_10_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_11_0 (_acc_mems_1_io_adder_op1_11_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_12_0 (_acc_mems_1_io_adder_op1_12_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_13_0 (_acc_mems_1_io_adder_op1_13_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_14_0 (_acc_mems_1_io_adder_op1_14_0),	// @[Scratchpad.scala:640:47]
    .io_ina_1_15_0 (_acc_mems_1_io_adder_op1_15_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_0_0  (_acc_mems_0_io_adder_op2_0_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_1_0  (_acc_mems_0_io_adder_op2_1_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_2_0  (_acc_mems_0_io_adder_op2_2_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_3_0  (_acc_mems_0_io_adder_op2_3_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_4_0  (_acc_mems_0_io_adder_op2_4_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_5_0  (_acc_mems_0_io_adder_op2_5_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_6_0  (_acc_mems_0_io_adder_op2_6_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_7_0  (_acc_mems_0_io_adder_op2_7_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_8_0  (_acc_mems_0_io_adder_op2_8_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_9_0  (_acc_mems_0_io_adder_op2_9_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_10_0 (_acc_mems_0_io_adder_op2_10_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_11_0 (_acc_mems_0_io_adder_op2_11_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_12_0 (_acc_mems_0_io_adder_op2_12_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_13_0 (_acc_mems_0_io_adder_op2_13_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_14_0 (_acc_mems_0_io_adder_op2_14_0),	// @[Scratchpad.scala:640:47]
    .io_inb_0_15_0 (_acc_mems_0_io_adder_op2_15_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_0_0  (_acc_mems_1_io_adder_op2_0_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_1_0  (_acc_mems_1_io_adder_op2_1_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_2_0  (_acc_mems_1_io_adder_op2_2_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_3_0  (_acc_mems_1_io_adder_op2_3_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_4_0  (_acc_mems_1_io_adder_op2_4_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_5_0  (_acc_mems_1_io_adder_op2_5_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_6_0  (_acc_mems_1_io_adder_op2_6_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_7_0  (_acc_mems_1_io_adder_op2_7_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_8_0  (_acc_mems_1_io_adder_op2_8_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_9_0  (_acc_mems_1_io_adder_op2_9_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_10_0 (_acc_mems_1_io_adder_op2_10_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_11_0 (_acc_mems_1_io_adder_op2_11_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_12_0 (_acc_mems_1_io_adder_op2_12_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_13_0 (_acc_mems_1_io_adder_op2_13_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_14_0 (_acc_mems_1_io_adder_op2_14_0),	// @[Scratchpad.scala:640:47]
    .io_inb_1_15_0 (_acc_mems_1_io_adder_op2_15_0),	// @[Scratchpad.scala:640:47]
    .io_out_0_0    (_acc_adders_io_out_0_0),
    .io_out_1_0    (_acc_adders_io_out_1_0),
    .io_out_2_0    (_acc_adders_io_out_2_0),
    .io_out_3_0    (_acc_adders_io_out_3_0),
    .io_out_4_0    (_acc_adders_io_out_4_0),
    .io_out_5_0    (_acc_adders_io_out_5_0),
    .io_out_6_0    (_acc_adders_io_out_6_0),
    .io_out_7_0    (_acc_adders_io_out_7_0),
    .io_out_8_0    (_acc_adders_io_out_8_0),
    .io_out_9_0    (_acc_adders_io_out_9_0),
    .io_out_10_0   (_acc_adders_io_out_10_0),
    .io_out_11_0   (_acc_adders_io_out_11_0),
    .io_out_12_0   (_acc_adders_io_out_12_0),
    .io_out_13_0   (_acc_adders_io_out_13_0),
    .io_out_14_0   (_acc_adders_io_out_14_0),
    .io_out_15_0   (_acc_adders_io_out_15_0)
  );
  AccumulatorMem acc_mems_0 (	// @[Scratchpad.scala:640:47]
    .clock                           (clock),
    .reset                           (reset),
    .io_read_req_valid               (bank_ios_1_0_read_req_valid),	// @[Scratchpad.scala:670:38]
    .io_read_req_bits_scale_bits     (io_acc_read_req_0_valid ? io_acc_read_req_0_bits_scale_bits : _write_dispatch_q_io_deq_bits_acc_scale),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :681:35, :684:31]
    .io_read_req_bits_addr           (io_acc_read_req_0_valid ? io_acc_read_req_0_bits_addr : _write_dispatch_q_io_deq_bits_laddr_data[8:0]),	// @[Decoupled.scala:375:21, LocalAddr.scala:36:37, Scratchpad.scala:674:23, :675:34, :684:31]
    .io_read_req_bits_igelu_qb       (io_acc_read_req_0_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_igelu_qb),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :677:38, :684:31]
    .io_read_req_bits_igelu_qc       (io_acc_read_req_0_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_igelu_qc),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :678:38, :684:31]
    .io_read_req_bits_iexp_qln2      (io_acc_read_req_0_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_iexp_qln2),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :679:39, :684:31]
    .io_read_req_bits_iexp_qln2_inv  (io_acc_read_req_0_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_iexp_qln2_inv),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :680:43, :684:31]
    .io_read_req_bits_act            (io_acc_read_req_0_valid ? io_acc_read_req_0_bits_act : _write_dispatch_q_io_deq_bits_acc_act),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :676:33, :684:31]
    .io_read_req_bits_fromDMA        (~io_acc_read_req_0_valid),	// @[Scratchpad.scala:472:23, :674:23, :684:31]
    .io_read_resp_ready              (bank_ios_1_0_read_resp_ready),	// @[Scratchpad.scala:711:56]
    .io_write_valid                  (_GEN_27 | _T_317),	// @[Scratchpad.scala:791:24, :792:27, :795:72, :796:27, :817:{31,74}]
    .io_write_bits_addr              (io_acc_write_0_valid ? io_acc_write_0_bits_addr : _bank_ios_0_write_bits_addr_T_1 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[8:0] : _GEN_26[8:0]) : _zero_writer_pixel_repeater_io_resp_bits_laddr_data[8:0]),	// @[LocalAddr.scala:36:37, :51:25, Mux.scala:101:16, Scratchpad.scala:330:44, :387:43, :736:71, :745:30, :751:40]
    .io_write_bits_data_0_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_0_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_0[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_0} : _vsm_1_io_resp_bits_out_0) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_1_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_1_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_1[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_1} : _vsm_1_io_resp_bits_out_1) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_2_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_2_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_2[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_2} : _vsm_1_io_resp_bits_out_2) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_3_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_3_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_3[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_3} : _vsm_1_io_resp_bits_out_3) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_4_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_4_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_4[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_4} : _vsm_1_io_resp_bits_out_4) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_5_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_5_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_5[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_5} : _vsm_1_io_resp_bits_out_5) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_6_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_6_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_6[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_6} : _vsm_1_io_resp_bits_out_6) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_7_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_7_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_7[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_7} : _vsm_1_io_resp_bits_out_7) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_8_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_8_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_8[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_8} : _vsm_1_io_resp_bits_out_8) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_9_0          (io_acc_write_0_valid ? io_acc_write_0_bits_data_9_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_9[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_9} : _vsm_1_io_resp_bits_out_9) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_10_0         (io_acc_write_0_valid ? io_acc_write_0_bits_data_10_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_10[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_10} : _vsm_1_io_resp_bits_out_10) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_11_0         (io_acc_write_0_valid ? io_acc_write_0_bits_data_11_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_11[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_11} : _vsm_1_io_resp_bits_out_11) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_12_0         (io_acc_write_0_valid ? io_acc_write_0_bits_data_12_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_12[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_12} : _vsm_1_io_resp_bits_out_12) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_13_0         (io_acc_write_0_valid ? io_acc_write_0_bits_data_13_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_13[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_13} : _vsm_1_io_resp_bits_out_13) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_14_0         (io_acc_write_0_valid ? io_acc_write_0_bits_data_14_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_14[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_14} : _vsm_1_io_resp_bits_out_14) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_15_0         (io_acc_write_0_valid ? io_acc_write_0_bits_data_15_0 : _T_165 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_15[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_15} : _vsm_1_io_resp_bits_out_15) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_acc               (io_acc_write_0_valid ? io_acc_write_0_bits_acc : from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_tag_accumulate : from_mvin_scale_acc ? _vsm_1_io_resp_bits_tag_accumulate : _zero_writer_pixel_repeater_io_resp_bits_laddr_accumulate),	// @[Mux.scala:101:16, Scratchpad.scala:330:44, :387:43, :736:71, :737:60, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_0            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_0 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_0) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_1            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_1 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_1) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_2            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_2 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_2) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_3            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_3 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_3) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_4            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_4 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_4) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_5            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_5 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_5) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_6            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_6 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_6) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_7            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_7 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_7) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_8            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_8 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_8) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_9            (io_acc_write_0_valid ? io_acc_write_0_bits_mask_9 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_9) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_10           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_10 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_10) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_11           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_11 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_11) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_12           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_12 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_12) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_13           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_13 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_13) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_14           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_14 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_14) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_15           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_15 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_15) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_16           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_16 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_16) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_17           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_17 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_17) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_18           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_18 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_18) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_19           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_19 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_19) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_20           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_20 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_20) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_21           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_21 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_21) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_22           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_22 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_22) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_23           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_23 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_23) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_24           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_24 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_24) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_25           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_25 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_25) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_26           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_26 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_26) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_27           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_27 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_27) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_28           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_28 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_28) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_29           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_29 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_29) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_30           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_30 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_30) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_31           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_31 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_31) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_32           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_32 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_32) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_33           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_33 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_33) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_34           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_34 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_34) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_35           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_35 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_35) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_36           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_36 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_36) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_37           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_37 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_37) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_38           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_38 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_38) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_39           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_39 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_39) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_40           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_40 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_40) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_41           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_41 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_41) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_42           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_42 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_42) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_43           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_43 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_43) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_44           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_44 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_44) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_45           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_45 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_45) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_46           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_46 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_46) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_47           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_47 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_47) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_48           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_48 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_48) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_49           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_49 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_49) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_50           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_50 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_50) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_51           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_51 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_51) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_52           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_52 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_52) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_53           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_53 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_53) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_54           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_54 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_54) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_55           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_55 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_55) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_56           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_56 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_56) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_57           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_57 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_57) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_58           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_58 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_58) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_59           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_59 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_59) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_60           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_60 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_60) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_61           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_61 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_61) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_62           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_62 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_62) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_63           (io_acc_write_0_valid ? io_acc_write_0_bits_mask_63 : _T_165 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_63) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_adder_sum_0_0                (_acc_adders_io_out_0_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_1_0                (_acc_adders_io_out_1_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_2_0                (_acc_adders_io_out_2_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_3_0                (_acc_adders_io_out_3_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_4_0                (_acc_adders_io_out_4_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_5_0                (_acc_adders_io_out_5_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_6_0                (_acc_adders_io_out_6_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_7_0                (_acc_adders_io_out_7_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_8_0                (_acc_adders_io_out_8_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_9_0                (_acc_adders_io_out_9_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_10_0               (_acc_adders_io_out_10_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_11_0               (_acc_adders_io_out_11_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_12_0               (_acc_adders_io_out_12_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_13_0               (_acc_adders_io_out_13_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_14_0               (_acc_adders_io_out_14_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_15_0               (_acc_adders_io_out_15_0),	// @[Scratchpad.scala:637:28]
    .io_read_req_ready               (_acc_mems_0_io_read_req_ready),
    .io_read_resp_valid              (_acc_mems_0_io_read_resp_valid),
    .io_read_resp_bits_data_0_0      (_acc_mems_0_io_read_resp_bits_data_0_0),
    .io_read_resp_bits_data_1_0      (_acc_mems_0_io_read_resp_bits_data_1_0),
    .io_read_resp_bits_data_2_0      (_acc_mems_0_io_read_resp_bits_data_2_0),
    .io_read_resp_bits_data_3_0      (_acc_mems_0_io_read_resp_bits_data_3_0),
    .io_read_resp_bits_data_4_0      (_acc_mems_0_io_read_resp_bits_data_4_0),
    .io_read_resp_bits_data_5_0      (_acc_mems_0_io_read_resp_bits_data_5_0),
    .io_read_resp_bits_data_6_0      (_acc_mems_0_io_read_resp_bits_data_6_0),
    .io_read_resp_bits_data_7_0      (_acc_mems_0_io_read_resp_bits_data_7_0),
    .io_read_resp_bits_data_8_0      (_acc_mems_0_io_read_resp_bits_data_8_0),
    .io_read_resp_bits_data_9_0      (_acc_mems_0_io_read_resp_bits_data_9_0),
    .io_read_resp_bits_data_10_0     (_acc_mems_0_io_read_resp_bits_data_10_0),
    .io_read_resp_bits_data_11_0     (_acc_mems_0_io_read_resp_bits_data_11_0),
    .io_read_resp_bits_data_12_0     (_acc_mems_0_io_read_resp_bits_data_12_0),
    .io_read_resp_bits_data_13_0     (_acc_mems_0_io_read_resp_bits_data_13_0),
    .io_read_resp_bits_data_14_0     (_acc_mems_0_io_read_resp_bits_data_14_0),
    .io_read_resp_bits_data_15_0     (_acc_mems_0_io_read_resp_bits_data_15_0),
    .io_read_resp_bits_fromDMA       (_acc_mems_0_io_read_resp_bits_fromDMA),
    .io_read_resp_bits_scale_bits    (_acc_mems_0_io_read_resp_bits_scale_bits),
    .io_read_resp_bits_igelu_qb      (_acc_mems_0_io_read_resp_bits_igelu_qb),
    .io_read_resp_bits_igelu_qc      (_acc_mems_0_io_read_resp_bits_igelu_qc),
    .io_read_resp_bits_iexp_qln2     (_acc_mems_0_io_read_resp_bits_iexp_qln2),
    .io_read_resp_bits_iexp_qln2_inv (_acc_mems_0_io_read_resp_bits_iexp_qln2_inv),
    .io_read_resp_bits_act           (_acc_mems_0_io_read_resp_bits_act),
    .io_write_ready                  (_acc_mems_0_io_write_ready),
    .io_adder_valid                  (_acc_mems_0_io_adder_valid),
    .io_adder_op1_0_0                (_acc_mems_0_io_adder_op1_0_0),
    .io_adder_op1_1_0                (_acc_mems_0_io_adder_op1_1_0),
    .io_adder_op1_2_0                (_acc_mems_0_io_adder_op1_2_0),
    .io_adder_op1_3_0                (_acc_mems_0_io_adder_op1_3_0),
    .io_adder_op1_4_0                (_acc_mems_0_io_adder_op1_4_0),
    .io_adder_op1_5_0                (_acc_mems_0_io_adder_op1_5_0),
    .io_adder_op1_6_0                (_acc_mems_0_io_adder_op1_6_0),
    .io_adder_op1_7_0                (_acc_mems_0_io_adder_op1_7_0),
    .io_adder_op1_8_0                (_acc_mems_0_io_adder_op1_8_0),
    .io_adder_op1_9_0                (_acc_mems_0_io_adder_op1_9_0),
    .io_adder_op1_10_0               (_acc_mems_0_io_adder_op1_10_0),
    .io_adder_op1_11_0               (_acc_mems_0_io_adder_op1_11_0),
    .io_adder_op1_12_0               (_acc_mems_0_io_adder_op1_12_0),
    .io_adder_op1_13_0               (_acc_mems_0_io_adder_op1_13_0),
    .io_adder_op1_14_0               (_acc_mems_0_io_adder_op1_14_0),
    .io_adder_op1_15_0               (_acc_mems_0_io_adder_op1_15_0),
    .io_adder_op2_0_0                (_acc_mems_0_io_adder_op2_0_0),
    .io_adder_op2_1_0                (_acc_mems_0_io_adder_op2_1_0),
    .io_adder_op2_2_0                (_acc_mems_0_io_adder_op2_2_0),
    .io_adder_op2_3_0                (_acc_mems_0_io_adder_op2_3_0),
    .io_adder_op2_4_0                (_acc_mems_0_io_adder_op2_4_0),
    .io_adder_op2_5_0                (_acc_mems_0_io_adder_op2_5_0),
    .io_adder_op2_6_0                (_acc_mems_0_io_adder_op2_6_0),
    .io_adder_op2_7_0                (_acc_mems_0_io_adder_op2_7_0),
    .io_adder_op2_8_0                (_acc_mems_0_io_adder_op2_8_0),
    .io_adder_op2_9_0                (_acc_mems_0_io_adder_op2_9_0),
    .io_adder_op2_10_0               (_acc_mems_0_io_adder_op2_10_0),
    .io_adder_op2_11_0               (_acc_mems_0_io_adder_op2_11_0),
    .io_adder_op2_12_0               (_acc_mems_0_io_adder_op2_12_0),
    .io_adder_op2_13_0               (_acc_mems_0_io_adder_op2_13_0),
    .io_adder_op2_14_0               (_acc_mems_0_io_adder_op2_14_0),
    .io_adder_op2_15_0               (_acc_mems_0_io_adder_op2_15_0)
  );
  AccumulatorMem acc_mems_1 (	// @[Scratchpad.scala:640:47]
    .clock                           (clock),
    .reset                           (reset),
    .io_read_req_valid               (bank_ios_1_1_read_req_valid),	// @[Scratchpad.scala:670:38]
    .io_read_req_bits_scale_bits     (io_acc_read_req_1_valid ? io_acc_read_req_1_bits_scale_bits : _write_dispatch_q_io_deq_bits_acc_scale),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :681:35, :684:31]
    .io_read_req_bits_addr           (io_acc_read_req_1_valid ? io_acc_read_req_1_bits_addr : _write_dispatch_q_io_deq_bits_laddr_data[8:0]),	// @[Decoupled.scala:375:21, LocalAddr.scala:36:37, Scratchpad.scala:674:23, :675:34, :684:31]
    .io_read_req_bits_igelu_qb       (io_acc_read_req_1_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_igelu_qb),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :677:38, :684:31]
    .io_read_req_bits_igelu_qc       (io_acc_read_req_1_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_igelu_qc),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :678:38, :684:31]
    .io_read_req_bits_iexp_qln2      (io_acc_read_req_1_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_iexp_qln2),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :679:39, :684:31]
    .io_read_req_bits_iexp_qln2_inv  (io_acc_read_req_1_valid ? 32'h0 : _write_dispatch_q_io_deq_bits_acc_iexp_qln2_inv),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :680:43, :684:31]
    .io_read_req_bits_act            (io_acc_read_req_1_valid ? io_acc_read_req_1_bits_act : _write_dispatch_q_io_deq_bits_acc_act),	// @[Decoupled.scala:375:21, Scratchpad.scala:674:23, :676:33, :684:31]
    .io_read_req_bits_fromDMA        (~io_acc_read_req_1_valid),	// @[Scratchpad.scala:674:23, :684:31]
    .io_read_resp_ready              (bank_ios_1_1_read_resp_ready),	// @[Scratchpad.scala:711:56]
    .io_write_valid                  (_GEN_28 | _T_495),	// @[Scratchpad.scala:791:24, :792:27, :795:72, :796:27, :817:{31,74}]
    .io_write_bits_addr              (io_acc_write_1_valid ? io_acc_write_1_bits_addr : _bank_ios_1_write_bits_addr_T_1 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_laddr_data[8:0] : _GEN_26[8:0]) : _zero_writer_pixel_repeater_io_resp_bits_laddr_data[8:0]),	// @[LocalAddr.scala:36:37, :51:25, Mux.scala:101:16, Scratchpad.scala:330:44, :387:43, :736:71, :745:30, :751:40]
    .io_write_bits_data_0_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_0_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_0[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_0} : _vsm_1_io_resp_bits_out_0) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_1_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_1_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_1[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_1} : _vsm_1_io_resp_bits_out_1) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_2_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_2_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_2[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_2} : _vsm_1_io_resp_bits_out_2) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_3_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_3_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_3[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_3} : _vsm_1_io_resp_bits_out_3) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_4_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_4_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_4[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_4} : _vsm_1_io_resp_bits_out_4) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_5_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_5_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_5[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_5} : _vsm_1_io_resp_bits_out_5) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_6_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_6_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_6[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_6} : _vsm_1_io_resp_bits_out_6) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_7_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_7_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_7[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_7} : _vsm_1_io_resp_bits_out_7) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_8_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_8_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_8[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_8} : _vsm_1_io_resp_bits_out_8) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_9_0          (io_acc_write_1_valid ? io_acc_write_1_bits_data_9_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_9[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_9} : _vsm_1_io_resp_bits_out_9) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_10_0         (io_acc_write_1_valid ? io_acc_write_1_bits_data_10_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_10[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_10} : _vsm_1_io_resp_bits_out_10) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_11_0         (io_acc_write_1_valid ? io_acc_write_1_bits_data_11_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_11[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_11} : _vsm_1_io_resp_bits_out_11) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_12_0         (io_acc_write_1_valid ? io_acc_write_1_bits_data_12_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_12[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_12} : _vsm_1_io_resp_bits_out_12) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_13_0         (io_acc_write_1_valid ? io_acc_write_1_bits_data_13_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_13[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_13} : _vsm_1_io_resp_bits_out_13) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_14_0         (io_acc_write_1_valid ? io_acc_write_1_bits_data_14_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_14[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_14} : _vsm_1_io_resp_bits_out_14) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_data_15_0         (io_acc_write_1_valid ? io_acc_write_1_bits_data_15_0 : _T_343 ? (from_mvin_scale ? {{24{_mvin_scale_pixel_repeater_io_resp_bits_out_15[7]}}, _mvin_scale_pixel_repeater_io_resp_bits_out_15} : _vsm_1_io_resp_bits_out_15) : 32'h0),	// @[Arithmetic.scala:117:26, Cat.scala:33:92, Scratchpad.scala:387:43, :736:71, :791:24, :793:31, :795:{29,72}, :797:{31,37}, :799:106, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_acc               (io_acc_write_1_valid ? io_acc_write_1_bits_acc : from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_tag_accumulate : from_mvin_scale_acc ? _vsm_1_io_resp_bits_tag_accumulate : _zero_writer_pixel_repeater_io_resp_bits_laddr_accumulate),	// @[Mux.scala:101:16, Scratchpad.scala:330:44, :387:43, :736:71, :737:60, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_0            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_0 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_0) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_1            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_1 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_1) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_2            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_2 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_2) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_3            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_3 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_0 : _vsm_1_io_resp_bits_tag_mask_3) : _zero_writer_pixel_repeater_io_resp_bits_mask_0),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_4            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_4 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_4) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_5            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_5 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_5) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_6            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_6 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_6) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_7            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_7 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_1 : _vsm_1_io_resp_bits_tag_mask_7) : _zero_writer_pixel_repeater_io_resp_bits_mask_1),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_8            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_8 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_8) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_9            (io_acc_write_1_valid ? io_acc_write_1_bits_mask_9 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_9) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_10           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_10 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_10) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_11           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_11 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_2 : _vsm_1_io_resp_bits_tag_mask_11) : _zero_writer_pixel_repeater_io_resp_bits_mask_2),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_12           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_12 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_12) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_13           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_13 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_13) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_14           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_14 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_14) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_15           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_15 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_3 : _vsm_1_io_resp_bits_tag_mask_15) : _zero_writer_pixel_repeater_io_resp_bits_mask_3),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_16           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_16 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_16) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_17           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_17 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_17) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_18           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_18 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_18) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_19           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_19 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_4 : _vsm_1_io_resp_bits_tag_mask_19) : _zero_writer_pixel_repeater_io_resp_bits_mask_4),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_20           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_20 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_20) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_21           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_21 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_21) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_22           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_22 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_22) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_23           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_23 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_5 : _vsm_1_io_resp_bits_tag_mask_23) : _zero_writer_pixel_repeater_io_resp_bits_mask_5),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_24           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_24 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_24) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_25           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_25 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_25) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_26           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_26 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_26) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_27           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_27 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_6 : _vsm_1_io_resp_bits_tag_mask_27) : _zero_writer_pixel_repeater_io_resp_bits_mask_6),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_28           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_28 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_28) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_29           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_29 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_29) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_30           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_30 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_30) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_31           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_31 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_7 : _vsm_1_io_resp_bits_tag_mask_31) : _zero_writer_pixel_repeater_io_resp_bits_mask_7),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_32           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_32 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_32) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_33           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_33 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_33) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_34           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_34 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_34) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_35           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_35 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_8 : _vsm_1_io_resp_bits_tag_mask_35) : _zero_writer_pixel_repeater_io_resp_bits_mask_8),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_36           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_36 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_36) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_37           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_37 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_37) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_38           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_38 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_38) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_39           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_39 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_9 : _vsm_1_io_resp_bits_tag_mask_39) : _zero_writer_pixel_repeater_io_resp_bits_mask_9),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_40           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_40 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_40) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_41           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_41 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_41) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_42           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_42 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_42) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_43           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_43 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_10 : _vsm_1_io_resp_bits_tag_mask_43) : _zero_writer_pixel_repeater_io_resp_bits_mask_10),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_44           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_44 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_44) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_45           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_45 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_45) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_46           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_46 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_46) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_47           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_47 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_11 : _vsm_1_io_resp_bits_tag_mask_47) : _zero_writer_pixel_repeater_io_resp_bits_mask_11),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_48           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_48 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_48) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_49           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_49 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_49) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_50           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_50 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_50) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_51           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_51 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_12 : _vsm_1_io_resp_bits_tag_mask_51) : _zero_writer_pixel_repeater_io_resp_bits_mask_12),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_52           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_52 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_52) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_53           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_53 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_53) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_54           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_54 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_54) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_55           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_55 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_13 : _vsm_1_io_resp_bits_tag_mask_55) : _zero_writer_pixel_repeater_io_resp_bits_mask_13),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_56           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_56 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_56) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_57           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_57 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_57) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_58           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_58 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_58) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_59           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_59 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_14 : _vsm_1_io_resp_bits_tag_mask_59) : _zero_writer_pixel_repeater_io_resp_bits_mask_14),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_60           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_60 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_60) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_61           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_61 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_61) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_62           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_62 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_62) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_write_bits_mask_63           (io_acc_write_1_valid ? io_acc_write_1_bits_mask_63 : _T_343 ? (from_mvin_scale ? _mvin_scale_pixel_repeater_io_resp_bits_mask_15 : _vsm_1_io_resp_bits_tag_mask_63) : _zero_writer_pixel_repeater_io_resp_bits_mask_15),	// @[Scratchpad.scala:330:44, :387:43, :736:71, :791:24, :794:31, :795:{29,72}, :801:31, :802:16, :817:74, VectorScalarMultiplier.scala:200:21]
    .io_adder_sum_0_0                (_acc_adders_io_out_0_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_1_0                (_acc_adders_io_out_1_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_2_0                (_acc_adders_io_out_2_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_3_0                (_acc_adders_io_out_3_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_4_0                (_acc_adders_io_out_4_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_5_0                (_acc_adders_io_out_5_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_6_0                (_acc_adders_io_out_6_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_7_0                (_acc_adders_io_out_7_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_8_0                (_acc_adders_io_out_8_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_9_0                (_acc_adders_io_out_9_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_10_0               (_acc_adders_io_out_10_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_11_0               (_acc_adders_io_out_11_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_12_0               (_acc_adders_io_out_12_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_13_0               (_acc_adders_io_out_13_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_14_0               (_acc_adders_io_out_14_0),	// @[Scratchpad.scala:637:28]
    .io_adder_sum_15_0               (_acc_adders_io_out_15_0),	// @[Scratchpad.scala:637:28]
    .io_read_req_ready               (_acc_mems_1_io_read_req_ready),
    .io_read_resp_valid              (_acc_mems_1_io_read_resp_valid),
    .io_read_resp_bits_data_0_0      (_acc_mems_1_io_read_resp_bits_data_0_0),
    .io_read_resp_bits_data_1_0      (_acc_mems_1_io_read_resp_bits_data_1_0),
    .io_read_resp_bits_data_2_0      (_acc_mems_1_io_read_resp_bits_data_2_0),
    .io_read_resp_bits_data_3_0      (_acc_mems_1_io_read_resp_bits_data_3_0),
    .io_read_resp_bits_data_4_0      (_acc_mems_1_io_read_resp_bits_data_4_0),
    .io_read_resp_bits_data_5_0      (_acc_mems_1_io_read_resp_bits_data_5_0),
    .io_read_resp_bits_data_6_0      (_acc_mems_1_io_read_resp_bits_data_6_0),
    .io_read_resp_bits_data_7_0      (_acc_mems_1_io_read_resp_bits_data_7_0),
    .io_read_resp_bits_data_8_0      (_acc_mems_1_io_read_resp_bits_data_8_0),
    .io_read_resp_bits_data_9_0      (_acc_mems_1_io_read_resp_bits_data_9_0),
    .io_read_resp_bits_data_10_0     (_acc_mems_1_io_read_resp_bits_data_10_0),
    .io_read_resp_bits_data_11_0     (_acc_mems_1_io_read_resp_bits_data_11_0),
    .io_read_resp_bits_data_12_0     (_acc_mems_1_io_read_resp_bits_data_12_0),
    .io_read_resp_bits_data_13_0     (_acc_mems_1_io_read_resp_bits_data_13_0),
    .io_read_resp_bits_data_14_0     (_acc_mems_1_io_read_resp_bits_data_14_0),
    .io_read_resp_bits_data_15_0     (_acc_mems_1_io_read_resp_bits_data_15_0),
    .io_read_resp_bits_fromDMA       (_acc_mems_1_io_read_resp_bits_fromDMA),
    .io_read_resp_bits_scale_bits    (_acc_mems_1_io_read_resp_bits_scale_bits),
    .io_read_resp_bits_igelu_qb      (_acc_mems_1_io_read_resp_bits_igelu_qb),
    .io_read_resp_bits_igelu_qc      (_acc_mems_1_io_read_resp_bits_igelu_qc),
    .io_read_resp_bits_iexp_qln2     (_acc_mems_1_io_read_resp_bits_iexp_qln2),
    .io_read_resp_bits_iexp_qln2_inv (_acc_mems_1_io_read_resp_bits_iexp_qln2_inv),
    .io_read_resp_bits_act           (_acc_mems_1_io_read_resp_bits_act),
    .io_write_ready                  (_acc_mems_1_io_write_ready),
    .io_adder_valid                  (_acc_mems_1_io_adder_valid),
    .io_adder_op1_0_0                (_acc_mems_1_io_adder_op1_0_0),
    .io_adder_op1_1_0                (_acc_mems_1_io_adder_op1_1_0),
    .io_adder_op1_2_0                (_acc_mems_1_io_adder_op1_2_0),
    .io_adder_op1_3_0                (_acc_mems_1_io_adder_op1_3_0),
    .io_adder_op1_4_0                (_acc_mems_1_io_adder_op1_4_0),
    .io_adder_op1_5_0                (_acc_mems_1_io_adder_op1_5_0),
    .io_adder_op1_6_0                (_acc_mems_1_io_adder_op1_6_0),
    .io_adder_op1_7_0                (_acc_mems_1_io_adder_op1_7_0),
    .io_adder_op1_8_0                (_acc_mems_1_io_adder_op1_8_0),
    .io_adder_op1_9_0                (_acc_mems_1_io_adder_op1_9_0),
    .io_adder_op1_10_0               (_acc_mems_1_io_adder_op1_10_0),
    .io_adder_op1_11_0               (_acc_mems_1_io_adder_op1_11_0),
    .io_adder_op1_12_0               (_acc_mems_1_io_adder_op1_12_0),
    .io_adder_op1_13_0               (_acc_mems_1_io_adder_op1_13_0),
    .io_adder_op1_14_0               (_acc_mems_1_io_adder_op1_14_0),
    .io_adder_op1_15_0               (_acc_mems_1_io_adder_op1_15_0),
    .io_adder_op2_0_0                (_acc_mems_1_io_adder_op2_0_0),
    .io_adder_op2_1_0                (_acc_mems_1_io_adder_op2_1_0),
    .io_adder_op2_2_0                (_acc_mems_1_io_adder_op2_2_0),
    .io_adder_op2_3_0                (_acc_mems_1_io_adder_op2_3_0),
    .io_adder_op2_4_0                (_acc_mems_1_io_adder_op2_4_0),
    .io_adder_op2_5_0                (_acc_mems_1_io_adder_op2_5_0),
    .io_adder_op2_6_0                (_acc_mems_1_io_adder_op2_6_0),
    .io_adder_op2_7_0                (_acc_mems_1_io_adder_op2_7_0),
    .io_adder_op2_8_0                (_acc_mems_1_io_adder_op2_8_0),
    .io_adder_op2_9_0                (_acc_mems_1_io_adder_op2_9_0),
    .io_adder_op2_10_0               (_acc_mems_1_io_adder_op2_10_0),
    .io_adder_op2_11_0               (_acc_mems_1_io_adder_op2_11_0),
    .io_adder_op2_12_0               (_acc_mems_1_io_adder_op2_12_0),
    .io_adder_op2_13_0               (_acc_mems_1_io_adder_op2_13_0),
    .io_adder_op2_14_0               (_acc_mems_1_io_adder_op2_14_0),
    .io_adder_op2_15_0               (_acc_mems_1_io_adder_op2_15_0)
  );
  assign io_dma_read_req_ready = io_dma_read_req_bits_all_zeros ? _zero_writer_io_req_ready : _read_issue_q_io_enq_ready;	// @[Scratchpad.scala:255:30, :315:25, :317:29, :319:43, :321:29]
  assign io_dma_read_resp_valid = mvin_scale_finished | mvin_scale_acc_finished | _GEN & _zero_writer_pixel_repeater_io_resp_valid & _zero_writer_pixel_repeater_io_resp_bits_last;	// @[Scratchpad.scala:330:44, :416:70, :417:59, :418:72, :425:78, :791:24, :795:72, :817:74]
  assign io_dma_read_resp_bits_bytesRead = mvin_scale_finished ? {8'h0, _mvin_scale_pixel_repeater_io_resp_bits_tag_bytes_read} : mvin_scale_acc_finished ? {8'h0, _vsm_1_io_resp_bits_tag_bytes_read} : _zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr ? {_zero_writer_pixel_repeater_io_resp_bits_tag_cols[13:0], 2'h0} : _zero_writer_pixel_repeater_io_resp_bits_tag_cols;	// @[Mux.scala:101:16, Scratchpad.scala:330:44, :387:43, :416:70, :417:59, :420:37, :421:56, VectorScalarMultiplier.scala:200:21]
  assign io_dma_read_resp_bits_cmd_id = mvin_scale_finished ? _mvin_scale_pixel_repeater_io_resp_bits_tag_cmd_id : mvin_scale_acc_finished ? _vsm_1_io_resp_bits_tag_cmd_id : _zero_writer_pixel_repeater_io_resp_bits_tag_cmd_id;	// @[Mux.scala:101:16, Scratchpad.scala:330:44, :387:43, :416:70, :417:59, VectorScalarMultiplier.scala:200:21]
  assign io_dma_write_resp_valid = _GEN_25 | _GEN_24 | _GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _dmawrite_T_77 & _write_dispatch_q_io_deq_bits_laddr_read_full_acc_row & (&_write_dispatch_q_io_deq_bits_laddr_data) & _write_dispatch_q_io_deq_bits_laddr_garbage_bit & _GEN_2 & _write_dispatch_q_io_deq_valid;	// @[Decoupled.scala:375:21, LocalAddr.scala:43:{48,91}, Scratchpad.scala:271:53, :311:52, :472:23, :475:31, :674:23, :684:31]
  assign io_dma_write_resp_bits_cmd_id = _write_dispatch_q_io_deq_bits_cmd_id;	// @[Decoupled.scala:375:21]
  assign io_srams_read_0_req_ready = _spad_mems_0_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  assign io_srams_read_1_req_ready = _spad_mems_1_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  assign io_srams_read_2_req_ready = _spad_mems_2_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  assign io_srams_read_3_req_ready = _spad_mems_3_io_read_req_ready;	// @[Scratchpad.scala:447:46]
  assign io_acc_read_req_0_ready = _acc_mems_0_io_read_req_ready;	// @[Scratchpad.scala:640:47]
  assign io_acc_read_req_1_ready = _acc_mems_1_io_read_req_ready;	// @[Scratchpad.scala:640:47]
  assign io_acc_read_resp_0_valid = _T_122 & _acc_scale_unit_io_out_valid;	// @[Scratchpad.scala:587:32, :629:33, :631:{49,100}, :633:35]
  assign io_acc_read_resp_0_bits_data_0_0 = _GEN_8;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_1_0 = _GEN_9;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_2_0 = _GEN_10;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_3_0 = _GEN_11;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_4_0 = _GEN_12;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_5_0 = _GEN_13;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_6_0 = _GEN_14;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_7_0 = _GEN_15;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_8_0 = _GEN_16;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_9_0 = _GEN_17;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_10_0 = _GEN_18;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_11_0 = _GEN_19;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_12_0 = _GEN_20;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_13_0 = _GEN_21;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_14_0 = _GEN_22;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_data_15_0 = _GEN_23;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_0_bits_fromDMA = _acc_scale_unit_io_out_bits_fromDMA;	// @[Scratchpad.scala:587:32]
  assign io_acc_read_resp_1_valid = _T_125 & _acc_scale_unit_io_out_valid;	// @[Scratchpad.scala:587:32, :629:33, :631:{49,100}, :633:35]
  assign io_acc_read_resp_1_bits_data_0_0 = _GEN_8;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_1_0 = _GEN_9;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_2_0 = _GEN_10;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_3_0 = _GEN_11;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_4_0 = _GEN_12;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_5_0 = _GEN_13;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_6_0 = _GEN_14;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_7_0 = _GEN_15;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_8_0 = _GEN_16;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_9_0 = _GEN_17;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_10_0 = _GEN_18;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_11_0 = _GEN_19;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_12_0 = _GEN_20;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_13_0 = _GEN_21;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_14_0 = _GEN_22;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_data_15_0 = _GEN_23;	// @[Scratchpad.scala:630:33]
  assign io_acc_read_resp_1_bits_fromDMA = _acc_scale_unit_io_out_bits_fromDMA;	// @[Scratchpad.scala:587:32]
  assign io_busy = _writer_io_busy | _reader_io_busy | _write_issue_q_io_deq_valid | _write_norm_q_io_deq_valid | _write_scale_q_io_deq_valid | _write_dispatch_q_io_deq_valid;	// @[Decoupled.scala:375:21, Scratchpad.scala:189:26, :192:26, :252:30, :253:31, :254:31, :444:152]
endmodule

