#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 31 01:27:23 2020
# Process ID: 75411
# Current directory: /media/Second/workspace/Research/bus_test/bus_test.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/design_1_wrapper.vds
# Journal file: /media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/Second/tools/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1525.133 ; gain = 138.770 ; free physical = 1263 ; free virtual = 12108
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 75482 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1839.316 ; gain = 152.719 ; free physical = 861 ; free virtual = 11699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (1#1) [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 68 connections declared, but only 42 given [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:75]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_1' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:219]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:782]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (2#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:782]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:914]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (3#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:914]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:1060]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (5#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:1060]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (6#1) [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_1' (7#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:219]
WARNING: [Synth 8-7023] instance 'ps7_0_axi_periph' of module 'design_1_ps7_0_axi_periph_1' has 82 connections declared, but only 71 given [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:118]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1' [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1' (8#1) [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_rst_ps7_0_100M_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_1' has 10 connections declared, but only 6 given [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:190]
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (9#1) [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/.Xil/Vivado-75411-manjaro/realtime/design_1_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (10#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (11#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1897.035 ; gain = 210.438 ; free physical = 882 ; free virtual = 11721
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.004 ; gain = 213.406 ; free physical = 881 ; free virtual = 11721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.004 ; gain = 213.406 ; free physical = 881 ; free virtual = 11721
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0/design_1_top_0_0_in_context.xdc] for cell 'design_1_i/top_0'
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0/design_1_top_0_0_in_context.xdc] for cell 'design_1_i/top_0'
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'clk_0'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'JA10'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JA3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JA4'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'JA7'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'JA8'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'JA9'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'JB1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JB10'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JB2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JB3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB4'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'JB7'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'JB8'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'JB9'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'LD0'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'LD1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'LD2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'LD3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'LD4'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'LD6'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'LD7'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'VGA_B1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:187]
WARNING: [Vivado 12-584] No ports matched 'VGA_B2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'VGA_B3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'VGA_B4'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'VGA_G1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'VGA_G2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'VGA_G3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'VGA_G4'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'VGA_R1'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'VGA_R2'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'VGA_R3'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'VGA_R4'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:209]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc:209]
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/Second/workspace/Research/bus_test/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.613 ; gain = 0.000 ; free physical = 787 ; free virtual = 11635
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.613 ; gain = 0.000 ; free physical = 787 ; free virtual = 11635
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 860 ; free virtual = 11707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 860 ; free virtual = 11707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 860 ; free virtual = 11707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 861 ; free virtual = 11709
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 849 ; free virtual = 11699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 725 ; free virtual = 11575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 725 ; free virtual = 11575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1974.613 ; gain = 288.016 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.488 ; gain = 293.891 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.488 ; gain = 293.891 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.488 ; gain = 293.891 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.488 ; gain = 293.891 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.488 ; gain = 293.891 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.488 ; gain = 293.891 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_1                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_processing_system7_0_0 |         1|
|4     |design_1_rst_ps7_0_100M_1       |         1|
|5     |design_1_top_0_0                |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_pc_0              |     1|
|2     |design_1_processing_system7_0_0 |     1|
|3     |design_1_rst_ps7_0_100M_1       |     1|
|4     |design_1_top_0_0                |     1|
|5     |design_1_xbar_1                 |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |   680|
|2     |  design_1_i         |design_1                    |   680|
|3     |    ps7_0_axi_periph |design_1_ps7_0_axi_periph_1 |   440|
|4     |      s00_couplers   |s00_couplers_imp_UYSKKA     |   177|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.488 ; gain = 293.891 ; free physical = 723 ; free virtual = 11573
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1980.488 ; gain = 219.281 ; free physical = 780 ; free virtual = 11631
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1980.496 ; gain = 293.891 ; free physical = 780 ; free virtual = 11631
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.363 ; gain = 0.000 ; free physical = 725 ; free virtual = 11576
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2000.301 ; gain = 475.168 ; free physical = 814 ; free virtual = 11664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.301 ; gain = 0.000 ; free physical = 814 ; free virtual = 11664
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/Second/workspace/Research/bus_test/bus_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 01:28:11 2020...
