;redcode
;assert 1
	SPL 0, <802
	CMP -247, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #624, #150
	SUB @124, 150
	ADD <290, -60
	DAT <72, <260
	SUB -704, -602
	SUB -263, <-21
	JMP -7, @-20
	SUB -247, <-120
	SUB #27, 3
	SUB @12, @17
	JMZ -7, @-20
	DJN <-127, 100
	CMP @-127, @100
	SUB 612, @15
	SPL @40
	SUB @12, @17
	SPL @23, 66
	SUB @121, 106
	SUB <23, 66
	JMZ -7, @-20
	DAT <72, <-860
	DAT <72, <260
	DAT <72, <260
	ADD 370, @60
	SUB -247, <-120
	SUB @0, 2
	SUB 72, 200
	SUB @127, 106
	SPL <27, 6
	CMP -247, <-120
	SPL <27, 6
	SUB @632, @217
	SPL -5, <862
	SUB @12, @17
	MOV -1, <-20
	CMP -207, <-120
	SUB @127, 106
	SUB @-127, @100
	MOV -7, <-20
	CMP 121, 0
	CMP 210, 0
	SPL 0, <802
	SPL 0, <802
	MOV -7, <-20
	CMP -207, <-120
	CMP 121, 0
	SPL <300, 90
