
CRC_PWM_F4_New1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000374c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080038d4  080038d4  000138d4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080038f0  080038f0  000138f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080038f8  080038f8  000138f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080038fc  080038fc  000138fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08003900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          00000fb8  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000fc4  20000fc4  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00012fec  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002a9d  00000000  00000000  00033028  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000076eb  00000000  00000000  00035ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d00  00000000  00000000  0003d1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f60  00000000  00000000  0003deb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00006840  00000000  00000000  0003ee10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004783  00000000  00000000  00045650  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00049dd3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002610  00000000  00000000  00049e50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080038bc 	.word	0x080038bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080038bc 	.word	0x080038bc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004da:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <HAL_InitTick+0x3c>)
 80004dc:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <HAL_InitTick+0x40>)
{
 80004de:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e0:	7818      	ldrb	r0, [r3, #0]
 80004e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e6:	fbb3 f3f0 	udiv	r3, r3, r0
 80004ea:	6810      	ldr	r0, [r2, #0]
 80004ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80004f0:	f000 fa9c 	bl	8000a2c <HAL_SYSTICK_Config>
 80004f4:	4604      	mov	r4, r0
 80004f6:	b958      	cbnz	r0, 8000510 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004f8:	2d0f      	cmp	r5, #15
 80004fa:	d809      	bhi.n	8000510 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004fc:	4602      	mov	r2, r0
 80004fe:	4629      	mov	r1, r5
 8000500:	f04f 30ff 	mov.w	r0, #4294967295
 8000504:	f000 fa50 	bl	80009a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <HAL_InitTick+0x44>)
 800050a:	4620      	mov	r0, r4
 800050c:	601d      	str	r5, [r3, #0]
 800050e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000510:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000512:	bd38      	pop	{r3, r4, r5, pc}
 8000514:	20000008 	.word	0x20000008
 8000518:	20000000 	.word	0x20000000
 800051c:	20000004 	.word	0x20000004

08000520 <HAL_Init>:
{
 8000520:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000522:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <HAL_Init+0x30>)
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800052a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000532:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800053a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800053c:	2003      	movs	r0, #3
 800053e:	f000 fa21 	bl	8000984 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000542:	2000      	movs	r0, #0
 8000544:	f7ff ffc8 	bl	80004d8 <HAL_InitTick>
  HAL_MspInit();
 8000548:	f002 fabe 	bl	8002ac8 <HAL_MspInit>
}
 800054c:	2000      	movs	r0, #0
 800054e:	bd08      	pop	{r3, pc}
 8000550:	40023c00 	.word	0x40023c00

08000554 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000554:	4a03      	ldr	r2, [pc, #12]	; (8000564 <HAL_IncTick+0x10>)
 8000556:	4b04      	ldr	r3, [pc, #16]	; (8000568 <HAL_IncTick+0x14>)
 8000558:	6811      	ldr	r1, [r2, #0]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	440b      	add	r3, r1
 800055e:	6013      	str	r3, [r2, #0]
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	20000050 	.word	0x20000050
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800056c:	4b01      	ldr	r3, [pc, #4]	; (8000574 <HAL_GetTick+0x8>)
 800056e:	6818      	ldr	r0, [r3, #0]
}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	20000050 	.word	0x20000050

08000578 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000578:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800057a:	4604      	mov	r4, r0
 800057c:	2800      	cmp	r0, #0
 800057e:	f000 809b 	beq.w	80006b8 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000582:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000584:	b925      	cbnz	r5, 8000590 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000586:	f002 fabb 	bl	8002b00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800058a:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800058c:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000590:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000592:	06db      	lsls	r3, r3, #27
 8000594:	f100 808e 	bmi.w	80006b4 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000598:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800059a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800059e:	f023 0302 	bic.w	r3, r3, #2
 80005a2:	f043 0302 	orr.w	r3, r3, #2
 80005a6:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80005a8:	4b44      	ldr	r3, [pc, #272]	; (80006bc <HAL_ADC_Init+0x144>)
 80005aa:	685a      	ldr	r2, [r3, #4]
 80005ac:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80005b0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80005b2:	685a      	ldr	r2, [r3, #4]
 80005b4:	6861      	ldr	r1, [r4, #4]
 80005b6:	430a      	orrs	r2, r1
 80005b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80005ba:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80005bc:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80005be:	685a      	ldr	r2, [r3, #4]
 80005c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80005c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80005c6:	685a      	ldr	r2, [r3, #4]
 80005c8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80005cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80005ce:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80005d0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80005d2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80005d6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80005d8:	685a      	ldr	r2, [r3, #4]
 80005da:	430a      	orrs	r2, r1
 80005dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80005de:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80005e0:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80005e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80005e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80005e8:	689a      	ldr	r2, [r3, #8]
 80005ea:	430a      	orrs	r2, r1
 80005ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80005ee:	4934      	ldr	r1, [pc, #208]	; (80006c0 <HAL_ADC_Init+0x148>)
 80005f0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80005f2:	428a      	cmp	r2, r1
 80005f4:	d052      	beq.n	800069c <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80005f6:	6899      	ldr	r1, [r3, #8]
 80005f8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80005fc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80005fe:	6899      	ldr	r1, [r3, #8]
 8000600:	430a      	orrs	r2, r1
 8000602:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000604:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000606:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000608:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800060c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800060e:	689a      	ldr	r2, [r3, #8]
 8000610:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000612:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000614:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000616:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000618:	f022 0202 	bic.w	r2, r2, #2
 800061c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800061e:	689a      	ldr	r2, [r3, #8]
 8000620:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000624:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000626:	f894 2020 	ldrb.w	r2, [r4, #32]
 800062a:	2a00      	cmp	r2, #0
 800062c:	d03e      	beq.n	80006ac <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800062e:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000630:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000632:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000636:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000638:	685a      	ldr	r2, [r3, #4]
 800063a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800063e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000640:	685a      	ldr	r2, [r3, #4]
 8000642:	3901      	subs	r1, #1
 8000644:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000648:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800064a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800064c:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800064e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000652:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000656:	3901      	subs	r1, #1
 8000658:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800065c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800065e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000660:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000664:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000668:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800066a:	689a      	ldr	r2, [r3, #8]
 800066c:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000670:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000672:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000674:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800067a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800067c:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800067e:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000680:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000684:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000686:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000688:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800068a:	f023 0303 	bic.w	r3, r3, #3
 800068e:	f043 0301 	orr.w	r3, r3, #1
 8000692:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000694:	2300      	movs	r3, #0
 8000696:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 800069a:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800069c:	689a      	ldr	r2, [r3, #8]
 800069e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80006a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006a4:	689a      	ldr	r2, [r3, #8]
 80006a6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80006aa:	e7b2      	b.n	8000612 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80006ac:	685a      	ldr	r2, [r3, #4]
 80006ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80006b2:	e7c9      	b.n	8000648 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 80006b4:	2001      	movs	r0, #1
 80006b6:	e7ed      	b.n	8000694 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 80006b8:	2001      	movs	r0, #1
}
 80006ba:	bd38      	pop	{r3, r4, r5, pc}
 80006bc:	40012300 	.word	0x40012300
 80006c0:	0f000001 	.word	0x0f000001

080006c4 <HAL_ADC_Start>:
{
 80006c4:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80006c6:	2300      	movs	r3, #0
 80006c8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80006ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	d061      	beq.n	8000796 <HAL_ADC_Start+0xd2>
 80006d2:	2301      	movs	r3, #1
 80006d4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80006d8:	6803      	ldr	r3, [r0, #0]
 80006da:	689a      	ldr	r2, [r3, #8]
 80006dc:	07d1      	lsls	r1, r2, #31
 80006de:	d505      	bpl.n	80006ec <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80006e0:	689a      	ldr	r2, [r3, #8]
 80006e2:	07d2      	lsls	r2, r2, #31
 80006e4:	d414      	bmi.n	8000710 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 80006e6:	2000      	movs	r0, #0
}
 80006e8:	b002      	add	sp, #8
 80006ea:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 80006ec:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80006ee:	492b      	ldr	r1, [pc, #172]	; (800079c <HAL_ADC_Start+0xd8>)
    __HAL_ADC_ENABLE(hadc);
 80006f0:	f042 0201 	orr.w	r2, r2, #1
 80006f4:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80006f6:	4a2a      	ldr	r2, [pc, #168]	; (80007a0 <HAL_ADC_Start+0xdc>)
 80006f8:	6812      	ldr	r2, [r2, #0]
 80006fa:	fbb2 f2f1 	udiv	r2, r2, r1
 80006fe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8000702:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8000704:	9a01      	ldr	r2, [sp, #4]
 8000706:	2a00      	cmp	r2, #0
 8000708:	d0ea      	beq.n	80006e0 <HAL_ADC_Start+0x1c>
      counter--;
 800070a:	9a01      	ldr	r2, [sp, #4]
 800070c:	3a01      	subs	r2, #1
 800070e:	e7f8      	b.n	8000702 <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8000710:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000712:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000716:	f022 0201 	bic.w	r2, r2, #1
 800071a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800071e:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000720:	685a      	ldr	r2, [r3, #4]
 8000722:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000724:	bf41      	itttt	mi
 8000726:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8000728:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 800072c:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000730:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000732:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000734:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000738:	bf1c      	itt	ne
 800073a:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 800073c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000740:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8000742:	2200      	movs	r2, #0
 8000744:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000748:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800074c:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800074e:	4a15      	ldr	r2, [pc, #84]	; (80007a4 <HAL_ADC_Start+0xe0>)
 8000750:	6851      	ldr	r1, [r2, #4]
 8000752:	f011 0f1f 	tst.w	r1, #31
 8000756:	4914      	ldr	r1, [pc, #80]	; (80007a8 <HAL_ADC_Start+0xe4>)
 8000758:	d11a      	bne.n	8000790 <HAL_ADC_Start+0xcc>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800075a:	428b      	cmp	r3, r1
 800075c:	d006      	beq.n	800076c <HAL_ADC_Start+0xa8>
 800075e:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8000762:	428b      	cmp	r3, r1
 8000764:	d10b      	bne.n	800077e <HAL_ADC_Start+0xba>
 8000766:	6852      	ldr	r2, [r2, #4]
 8000768:	06d2      	lsls	r2, r2, #27
 800076a:	d1bc      	bne.n	80006e6 <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800076c:	6898      	ldr	r0, [r3, #8]
 800076e:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000772:	d1b8      	bne.n	80006e6 <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000774:	689a      	ldr	r2, [r3, #8]
 8000776:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	e7b4      	b.n	80006e8 <HAL_ADC_Start+0x24>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800077e:	490b      	ldr	r1, [pc, #44]	; (80007ac <HAL_ADC_Start+0xe8>)
 8000780:	428b      	cmp	r3, r1
 8000782:	d1b0      	bne.n	80006e6 <HAL_ADC_Start+0x22>
 8000784:	6852      	ldr	r2, [r2, #4]
 8000786:	f002 021f 	and.w	r2, r2, #31
 800078a:	2a0f      	cmp	r2, #15
 800078c:	d9ee      	bls.n	800076c <HAL_ADC_Start+0xa8>
 800078e:	e7aa      	b.n	80006e6 <HAL_ADC_Start+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000790:	428b      	cmp	r3, r1
 8000792:	d1a8      	bne.n	80006e6 <HAL_ADC_Start+0x22>
 8000794:	e7ea      	b.n	800076c <HAL_ADC_Start+0xa8>
  __HAL_LOCK(hadc);
 8000796:	2002      	movs	r0, #2
 8000798:	e7a6      	b.n	80006e8 <HAL_ADC_Start+0x24>
 800079a:	bf00      	nop
 800079c:	000f4240 	.word	0x000f4240
 80007a0:	20000008 	.word	0x20000008
 80007a4:	40012300 	.word	0x40012300
 80007a8:	40012000 	.word	0x40012000
 80007ac:	40012200 	.word	0x40012200

080007b0 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80007b0:	6803      	ldr	r3, [r0, #0]
 80007b2:	689a      	ldr	r2, [r3, #8]
{
 80007b4:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80007b6:	0556      	lsls	r6, r2, #21
{
 80007b8:	4604      	mov	r4, r0
 80007ba:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80007bc:	d50b      	bpl.n	80007d6 <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80007be:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80007c0:	05d8      	lsls	r0, r3, #23
 80007c2:	d508      	bpl.n	80007d6 <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007c6:	f043 0320 	orr.w	r3, r3, #32
 80007ca:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 80007cc:	2300      	movs	r3, #0
 80007ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 80007d2:	2001      	movs	r0, #1
 80007d4:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 80007d6:	f7ff fec9 	bl	800056c <HAL_GetTick>
 80007da:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80007dc:	6823      	ldr	r3, [r4, #0]
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	0792      	lsls	r2, r2, #30
 80007e2:	d50c      	bpl.n	80007fe <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80007e4:	f06f 0212 	mvn.w	r2, #18
 80007e8:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80007ea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80007ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80007f0:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80007f2:	689a      	ldr	r2, [r3, #8]
 80007f4:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80007f8:	d013      	beq.n	8000822 <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 80007fa:	2000      	movs	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 80007fe:	1c69      	adds	r1, r5, #1
 8000800:	d0ed      	beq.n	80007de <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000802:	b945      	cbnz	r5, 8000816 <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000804:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000806:	f043 0304 	orr.w	r3, r3, #4
 800080a:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 800080c:	2300      	movs	r3, #0
 800080e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000812:	2003      	movs	r0, #3
 8000814:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000816:	f7ff fea9 	bl	800056c <HAL_GetTick>
 800081a:	1b80      	subs	r0, r0, r6
 800081c:	4285      	cmp	r5, r0
 800081e:	d2dd      	bcs.n	80007dc <HAL_ADC_PollForConversion+0x2c>
 8000820:	e7f0      	b.n	8000804 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000822:	7e22      	ldrb	r2, [r4, #24]
 8000824:	2a00      	cmp	r2, #0
 8000826:	d1e8      	bne.n	80007fa <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800082a:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 800082e:	d002      	beq.n	8000836 <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000830:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000832:	055b      	lsls	r3, r3, #21
 8000834:	d4e1      	bmi.n	80007fa <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000836:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000838:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800083c:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800083e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000840:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8000844:	d1d9      	bne.n	80007fa <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800084e:	bd70      	pop	{r4, r5, r6, pc}

08000850 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8000850:	6803      	ldr	r3, [r0, #0]
 8000852:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000854:	4770      	bx	lr
	...

08000858 <HAL_ADC_ConfigChannel>:
{
 8000858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800085a:	2300      	movs	r3, #0
 800085c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800085e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000862:	2b01      	cmp	r3, #1
 8000864:	f000 8083 	beq.w	800096e <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000868:	680d      	ldr	r5, [r1, #0]
 800086a:	6804      	ldr	r4, [r0, #0]
 800086c:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 800086e:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000870:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8000872:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8000876:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000878:	d92a      	bls.n	80008d0 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800087a:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800087e:	68e7      	ldr	r7, [r4, #12]
 8000880:	3b1e      	subs	r3, #30
 8000882:	f04f 0e07 	mov.w	lr, #7
 8000886:	fa0e fe03 	lsl.w	lr, lr, r3
 800088a:	ea27 070e 	bic.w	r7, r7, lr
 800088e:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000890:	68e7      	ldr	r7, [r4, #12]
 8000892:	fa02 f303 	lsl.w	r3, r2, r3
 8000896:	433b      	orrs	r3, r7
 8000898:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800089a:	684a      	ldr	r2, [r1, #4]
 800089c:	2a06      	cmp	r2, #6
 800089e:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80008a2:	d825      	bhi.n	80008f0 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80008a4:	4413      	add	r3, r2
 80008a6:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80008a8:	1f59      	subs	r1, r3, #5
 80008aa:	231f      	movs	r3, #31
 80008ac:	408b      	lsls	r3, r1
 80008ae:	ea27 0303 	bic.w	r3, r7, r3
 80008b2:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80008b4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80008b6:	fa06 f101 	lsl.w	r1, r6, r1
 80008ba:	4311      	orrs	r1, r2
 80008bc:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80008be:	4b2d      	ldr	r3, [pc, #180]	; (8000974 <HAL_ADC_ConfigChannel+0x11c>)
 80008c0:	429c      	cmp	r4, r3
 80008c2:	d034      	beq.n	800092e <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 80008c4:	2300      	movs	r3, #0
 80008c6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80008ca:	4618      	mov	r0, r3
}
 80008cc:	b003      	add	sp, #12
 80008ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80008d0:	6927      	ldr	r7, [r4, #16]
 80008d2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80008d6:	f04f 0e07 	mov.w	lr, #7
 80008da:	fa0e fe03 	lsl.w	lr, lr, r3
 80008de:	ea27 070e 	bic.w	r7, r7, lr
 80008e2:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80008e4:	6927      	ldr	r7, [r4, #16]
 80008e6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ea:	433b      	orrs	r3, r7
 80008ec:	6123      	str	r3, [r4, #16]
 80008ee:	e7d4      	b.n	800089a <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 80008f0:	2a0c      	cmp	r2, #12
 80008f2:	d80e      	bhi.n	8000912 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80008f4:	4413      	add	r3, r2
 80008f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80008f8:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80008fc:	231f      	movs	r3, #31
 80008fe:	4093      	lsls	r3, r2
 8000900:	ea21 0303 	bic.w	r3, r1, r3
 8000904:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000906:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000908:	fa06 f202 	lsl.w	r2, r6, r2
 800090c:	431a      	orrs	r2, r3
 800090e:	6322      	str	r2, [r4, #48]	; 0x30
 8000910:	e7d5      	b.n	80008be <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000912:	4413      	add	r3, r2
 8000914:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000916:	3b41      	subs	r3, #65	; 0x41
 8000918:	221f      	movs	r2, #31
 800091a:	409a      	lsls	r2, r3
 800091c:	ea21 0202 	bic.w	r2, r1, r2
 8000920:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000922:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000924:	fa06 f103 	lsl.w	r1, r6, r3
 8000928:	4311      	orrs	r1, r2
 800092a:	62e1      	str	r1, [r4, #44]	; 0x2c
 800092c:	e7c7      	b.n	80008be <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800092e:	2d12      	cmp	r5, #18
 8000930:	d104      	bne.n	800093c <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000932:	4a11      	ldr	r2, [pc, #68]	; (8000978 <HAL_ADC_ConfigChannel+0x120>)
 8000934:	6853      	ldr	r3, [r2, #4]
 8000936:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800093a:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800093c:	f1a5 0310 	sub.w	r3, r5, #16
 8000940:	2b01      	cmp	r3, #1
 8000942:	d8bf      	bhi.n	80008c4 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000944:	4a0c      	ldr	r2, [pc, #48]	; (8000978 <HAL_ADC_ConfigChannel+0x120>)
 8000946:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000948:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800094a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800094e:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000950:	d1b8      	bne.n	80008c4 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000952:	4b0a      	ldr	r3, [pc, #40]	; (800097c <HAL_ADC_ConfigChannel+0x124>)
 8000954:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <HAL_ADC_ConfigChannel+0x128>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	fbb3 f2f2 	udiv	r2, r3, r2
 800095c:	230a      	movs	r3, #10
 800095e:	4353      	muls	r3, r2
        counter--;
 8000960:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8000962:	9b01      	ldr	r3, [sp, #4]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d0ad      	beq.n	80008c4 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8000968:	9b01      	ldr	r3, [sp, #4]
 800096a:	3b01      	subs	r3, #1
 800096c:	e7f8      	b.n	8000960 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 800096e:	2002      	movs	r0, #2
 8000970:	e7ac      	b.n	80008cc <HAL_ADC_ConfigChannel+0x74>
 8000972:	bf00      	nop
 8000974:	40012000 	.word	0x40012000
 8000978:	40012300 	.word	0x40012300
 800097c:	20000008 	.word	0x20000008
 8000980:	000f4240 	.word	0x000f4240

08000984 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000984:	4a07      	ldr	r2, [pc, #28]	; (80009a4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000986:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000988:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800098c:	041b      	lsls	r3, r3, #16
 800098e:	0c1b      	lsrs	r3, r3, #16
 8000990:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000994:	0200      	lsls	r0, r0, #8
 8000996:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800099a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800099e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80009a0:	60d3      	str	r3, [r2, #12]
 80009a2:	4770      	bx	lr
 80009a4:	e000ed00 	.word	0xe000ed00

080009a8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009a8:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009aa:	b530      	push	{r4, r5, lr}
 80009ac:	68dc      	ldr	r4, [r3, #12]
 80009ae:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009b2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009b6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009b8:	2b04      	cmp	r3, #4
 80009ba:	bf28      	it	cs
 80009bc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009be:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c0:	f04f 0501 	mov.w	r5, #1
 80009c4:	fa05 f303 	lsl.w	r3, r5, r3
 80009c8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009cc:	bf8c      	ite	hi
 80009ce:	3c03      	subhi	r4, #3
 80009d0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d2:	4019      	ands	r1, r3
 80009d4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009d6:	fa05 f404 	lsl.w	r4, r5, r4
 80009da:	3c01      	subs	r4, #1
 80009dc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80009de:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	ea42 0201 	orr.w	r2, r2, r1
 80009e4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e8:	bfad      	iteet	ge
 80009ea:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ee:	f000 000f 	andlt.w	r0, r0, #15
 80009f2:	4b06      	ldrlt	r3, [pc, #24]	; (8000a0c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f8:	bfb5      	itete	lt
 80009fa:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009fc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009fe:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a00:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000a04:	bd30      	pop	{r4, r5, pc}
 8000a06:	bf00      	nop
 8000a08:	e000ed00 	.word	0xe000ed00
 8000a0c:	e000ed14 	.word	0xe000ed14

08000a10 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000a10:	2800      	cmp	r0, #0
 8000a12:	db08      	blt.n	8000a26 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a14:	0942      	lsrs	r2, r0, #5
 8000a16:	2301      	movs	r3, #1
 8000a18:	f000 001f 	and.w	r0, r0, #31
 8000a1c:	fa03 f000 	lsl.w	r0, r3, r0
 8000a20:	4b01      	ldr	r3, [pc, #4]	; (8000a28 <HAL_NVIC_EnableIRQ+0x18>)
 8000a22:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000a26:	4770      	bx	lr
 8000a28:	e000e100 	.word	0xe000e100

08000a2c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a2c:	3801      	subs	r0, #1
 8000a2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a32:	d20a      	bcs.n	8000a4a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a34:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a36:	4a07      	ldr	r2, [pc, #28]	; (8000a54 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a38:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3a:	21f0      	movs	r1, #240	; 0xf0
 8000a3c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a40:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a42:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a44:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000a4a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	e000e010 	.word	0xe000e010
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000a58:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000a5a:	4604      	mov	r4, r0
 8000a5c:	b160      	cbz	r0, 8000a78 <HAL_CRC_Init+0x20>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000a5e:	7943      	ldrb	r3, [r0, #5]
 8000a60:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000a64:	b913      	cbnz	r3, 8000a6c <HAL_CRC_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000a66:	7102      	strb	r2, [r0, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000a68:	f002 f89a 	bl	8002ba0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	7163      	strb	r3, [r4, #5]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000a70:	2301      	movs	r3, #1
 8000a72:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8000a74:	2000      	movs	r0, #0
 8000a76:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000a78:	2001      	movs	r0, #1
}
 8000a7a:	bd10      	pop	{r4, pc}

08000a7c <HAL_CRC_Calculate>:
{
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000a7c:	2302      	movs	r3, #2
{
 8000a7e:	b510      	push	{r4, lr}
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000a80:	7143      	strb	r3, [r0, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8000a82:	6803      	ldr	r3, [r0, #0]
 8000a84:	689c      	ldr	r4, [r3, #8]
 8000a86:	f044 0401 	orr.w	r4, r4, #1
 8000a8a:	609c      	str	r4, [r3, #8]
 8000a8c:	eb01 0282 	add.w	r2, r1, r2, lsl #2

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8000a90:	4291      	cmp	r1, r2
 8000a92:	d104      	bne.n	8000a9e <HAL_CRC_Calculate+0x22>
  {
    hcrc->Instance->DR = pBuffer[index];
  }
  temp = hcrc->Instance->DR;
 8000a94:	681b      	ldr	r3, [r3, #0]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000a96:	2201      	movs	r2, #1
 8000a98:	7142      	strb	r2, [r0, #5]

  /* Return the CRC computed value */
  return temp;
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	bd10      	pop	{r4, pc}
    hcrc->Instance->DR = pBuffer[index];
 8000a9e:	f851 4b04 	ldr.w	r4, [r1], #4
 8000aa2:	601c      	str	r4, [r3, #0]
 8000aa4:	e7f4      	b.n	8000a90 <HAL_CRC_Calculate+0x14>

08000aa6 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000aa6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d003      	beq.n	8000ab6 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aae:	2380      	movs	r3, #128	; 0x80
 8000ab0:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000ab6:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000ab8:	2305      	movs	r3, #5
 8000aba:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000abe:	6813      	ldr	r3, [r2, #0]
 8000ac0:	f023 0301 	bic.w	r3, r3, #1
 8000ac4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000ac6:	2000      	movs	r0, #0
}
 8000ac8:	4770      	bx	lr
	...

08000acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ad0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ad2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000c84 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ad8:	4a68      	ldr	r2, [pc, #416]	; (8000c7c <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ada:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000c88 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ade:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ae0:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000ae2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ae6:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000ae8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aec:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000af0:	45b6      	cmp	lr, r6
 8000af2:	f040 80ae 	bne.w	8000c52 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000af6:	684c      	ldr	r4, [r1, #4]
 8000af8:	f024 0710 	bic.w	r7, r4, #16
 8000afc:	2f02      	cmp	r7, #2
 8000afe:	d116      	bne.n	8000b2e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000b00:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000b04:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b08:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000b0c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b10:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000b14:	f04f 0c0f 	mov.w	ip, #15
 8000b18:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000b1c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b20:	690d      	ldr	r5, [r1, #16]
 8000b22:	fa05 f50b 	lsl.w	r5, r5, fp
 8000b26:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000b2a:	f8ca 5020 	str.w	r5, [sl, #32]
 8000b2e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b32:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000b34:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b38:	fa05 f50a 	lsl.w	r5, r5, sl
 8000b3c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b3e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b42:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b46:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b4a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b4c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b50:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000b52:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b56:	d811      	bhi.n	8000b7c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000b58:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b5a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b5e:	68cf      	ldr	r7, [r1, #12]
 8000b60:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000b64:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000b68:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000b6a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b6c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b70:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000b74:	409f      	lsls	r7, r3
 8000b76:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000b7a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000b7c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b7e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b80:	688f      	ldr	r7, [r1, #8]
 8000b82:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b86:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000b88:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b8a:	00e5      	lsls	r5, r4, #3
 8000b8c:	d561      	bpl.n	8000c52 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8e:	f04f 0b00 	mov.w	fp, #0
 8000b92:	f8cd b00c 	str.w	fp, [sp, #12]
 8000b96:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b9a:	4d39      	ldr	r5, [pc, #228]	; (8000c80 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000ba0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000ba4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000ba8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000bac:	9703      	str	r7, [sp, #12]
 8000bae:	9f03      	ldr	r7, [sp, #12]
 8000bb0:	f023 0703 	bic.w	r7, r3, #3
 8000bb4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000bb8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bbc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000bc0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bc4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000bc8:	f04f 0e0f 	mov.w	lr, #15
 8000bcc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bd0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bd2:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bd6:	d043      	beq.n	8000c60 <HAL_GPIO_Init+0x194>
 8000bd8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bdc:	42a8      	cmp	r0, r5
 8000bde:	d041      	beq.n	8000c64 <HAL_GPIO_Init+0x198>
 8000be0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000be4:	42a8      	cmp	r0, r5
 8000be6:	d03f      	beq.n	8000c68 <HAL_GPIO_Init+0x19c>
 8000be8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bec:	42a8      	cmp	r0, r5
 8000bee:	d03d      	beq.n	8000c6c <HAL_GPIO_Init+0x1a0>
 8000bf0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000bf4:	42a8      	cmp	r0, r5
 8000bf6:	d03b      	beq.n	8000c70 <HAL_GPIO_Init+0x1a4>
 8000bf8:	4548      	cmp	r0, r9
 8000bfa:	d03b      	beq.n	8000c74 <HAL_GPIO_Init+0x1a8>
 8000bfc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000c00:	42a8      	cmp	r0, r5
 8000c02:	d039      	beq.n	8000c78 <HAL_GPIO_Init+0x1ac>
 8000c04:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c08:	42a8      	cmp	r0, r5
 8000c0a:	bf14      	ite	ne
 8000c0c:	2508      	movne	r5, #8
 8000c0e:	2507      	moveq	r5, #7
 8000c10:	fa05 f50c 	lsl.w	r5, r5, ip
 8000c14:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c18:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000c1a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c1c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c1e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000c22:	bf0c      	ite	eq
 8000c24:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c26:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000c28:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000c2a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c2c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000c30:	bf0c      	ite	eq
 8000c32:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c34:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000c36:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c38:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c3a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000c3e:	bf0c      	ite	eq
 8000c40:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000c42:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000c44:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000c46:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c48:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000c4a:	bf54      	ite	pl
 8000c4c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000c4e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000c50:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c52:	3301      	adds	r3, #1
 8000c54:	2b10      	cmp	r3, #16
 8000c56:	f47f af44 	bne.w	8000ae2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000c5a:	b005      	add	sp, #20
 8000c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c60:	465d      	mov	r5, fp
 8000c62:	e7d5      	b.n	8000c10 <HAL_GPIO_Init+0x144>
 8000c64:	2501      	movs	r5, #1
 8000c66:	e7d3      	b.n	8000c10 <HAL_GPIO_Init+0x144>
 8000c68:	2502      	movs	r5, #2
 8000c6a:	e7d1      	b.n	8000c10 <HAL_GPIO_Init+0x144>
 8000c6c:	2503      	movs	r5, #3
 8000c6e:	e7cf      	b.n	8000c10 <HAL_GPIO_Init+0x144>
 8000c70:	2504      	movs	r5, #4
 8000c72:	e7cd      	b.n	8000c10 <HAL_GPIO_Init+0x144>
 8000c74:	2505      	movs	r5, #5
 8000c76:	e7cb      	b.n	8000c10 <HAL_GPIO_Init+0x144>
 8000c78:	2506      	movs	r5, #6
 8000c7a:	e7c9      	b.n	8000c10 <HAL_GPIO_Init+0x144>
 8000c7c:	40013c00 	.word	0x40013c00
 8000c80:	40020000 	.word	0x40020000
 8000c84:	40023800 	.word	0x40023800
 8000c88:	40021400 	.word	0x40021400

08000c8c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c8c:	6903      	ldr	r3, [r0, #16]
 8000c8e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000c90:	bf14      	ite	ne
 8000c92:	2001      	movne	r0, #1
 8000c94:	2000      	moveq	r0, #0
 8000c96:	4770      	bx	lr

08000c98 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c98:	b10a      	cbz	r2, 8000c9e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c9a:	6181      	str	r1, [r0, #24]
 8000c9c:	4770      	bx	lr
 8000c9e:	0409      	lsls	r1, r1, #16
 8000ca0:	e7fb      	b.n	8000c9a <HAL_GPIO_WritePin+0x2>

08000ca2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000ca2:	6943      	ldr	r3, [r0, #20]
 8000ca4:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000ca8:	bf08      	it	eq
 8000caa:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cac:	6181      	str	r1, [r0, #24]
 8000cae:	4770      	bx	lr

08000cb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cb0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cb4:	4604      	mov	r4, r0
 8000cb6:	b918      	cbnz	r0, 8000cc0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000cb8:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000cba:	b002      	add	sp, #8
 8000cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cc0:	6803      	ldr	r3, [r0, #0]
 8000cc2:	07dd      	lsls	r5, r3, #31
 8000cc4:	d410      	bmi.n	8000ce8 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cc6:	6823      	ldr	r3, [r4, #0]
 8000cc8:	0798      	lsls	r0, r3, #30
 8000cca:	d458      	bmi.n	8000d7e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ccc:	6823      	ldr	r3, [r4, #0]
 8000cce:	071a      	lsls	r2, r3, #28
 8000cd0:	f100 809a 	bmi.w	8000e08 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cd4:	6823      	ldr	r3, [r4, #0]
 8000cd6:	075b      	lsls	r3, r3, #29
 8000cd8:	f100 80b8 	bmi.w	8000e4c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cdc:	69a2      	ldr	r2, [r4, #24]
 8000cde:	2a00      	cmp	r2, #0
 8000ce0:	f040 8119 	bne.w	8000f16 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	e7e8      	b.n	8000cba <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ce8:	4ba6      	ldr	r3, [pc, #664]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000cea:	689a      	ldr	r2, [r3, #8]
 8000cec:	f002 020c 	and.w	r2, r2, #12
 8000cf0:	2a04      	cmp	r2, #4
 8000cf2:	d007      	beq.n	8000d04 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000cfa:	2a08      	cmp	r2, #8
 8000cfc:	d10a      	bne.n	8000d14 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	0259      	lsls	r1, r3, #9
 8000d02:	d507      	bpl.n	8000d14 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d04:	4b9f      	ldr	r3, [pc, #636]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	039a      	lsls	r2, r3, #14
 8000d0a:	d5dc      	bpl.n	8000cc6 <HAL_RCC_OscConfig+0x16>
 8000d0c:	6863      	ldr	r3, [r4, #4]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1d9      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x16>
 8000d12:	e7d1      	b.n	8000cb8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d14:	6863      	ldr	r3, [r4, #4]
 8000d16:	4d9b      	ldr	r5, [pc, #620]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d1c:	d111      	bne.n	8000d42 <HAL_RCC_OscConfig+0x92>
 8000d1e:	682b      	ldr	r3, [r5, #0]
 8000d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d24:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d26:	f7ff fc21 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d2a:	4d96      	ldr	r5, [pc, #600]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000d2c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d2e:	682b      	ldr	r3, [r5, #0]
 8000d30:	039b      	lsls	r3, r3, #14
 8000d32:	d4c8      	bmi.n	8000cc6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d34:	f7ff fc1a 	bl	800056c <HAL_GetTick>
 8000d38:	1b80      	subs	r0, r0, r6
 8000d3a:	2864      	cmp	r0, #100	; 0x64
 8000d3c:	d9f7      	bls.n	8000d2e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000d3e:	2003      	movs	r0, #3
 8000d40:	e7bb      	b.n	8000cba <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d46:	d104      	bne.n	8000d52 <HAL_RCC_OscConfig+0xa2>
 8000d48:	682b      	ldr	r3, [r5, #0]
 8000d4a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d4e:	602b      	str	r3, [r5, #0]
 8000d50:	e7e5      	b.n	8000d1e <HAL_RCC_OscConfig+0x6e>
 8000d52:	682a      	ldr	r2, [r5, #0]
 8000d54:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d58:	602a      	str	r2, [r5, #0]
 8000d5a:	682a      	ldr	r2, [r5, #0]
 8000d5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000d60:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d1df      	bne.n	8000d26 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000d66:	f7ff fc01 	bl	800056c <HAL_GetTick>
 8000d6a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d6c:	682b      	ldr	r3, [r5, #0]
 8000d6e:	039f      	lsls	r7, r3, #14
 8000d70:	d5a9      	bpl.n	8000cc6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d72:	f7ff fbfb 	bl	800056c <HAL_GetTick>
 8000d76:	1b80      	subs	r0, r0, r6
 8000d78:	2864      	cmp	r0, #100	; 0x64
 8000d7a:	d9f7      	bls.n	8000d6c <HAL_RCC_OscConfig+0xbc>
 8000d7c:	e7df      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000d7e:	4b81      	ldr	r3, [pc, #516]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000d80:	689a      	ldr	r2, [r3, #8]
 8000d82:	f012 0f0c 	tst.w	r2, #12
 8000d86:	d007      	beq.n	8000d98 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d88:	689a      	ldr	r2, [r3, #8]
 8000d8a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000d8e:	2a08      	cmp	r2, #8
 8000d90:	d111      	bne.n	8000db6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	025e      	lsls	r6, r3, #9
 8000d96:	d40e      	bmi.n	8000db6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d98:	4b7a      	ldr	r3, [pc, #488]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	0795      	lsls	r5, r2, #30
 8000d9e:	d502      	bpl.n	8000da6 <HAL_RCC_OscConfig+0xf6>
 8000da0:	68e2      	ldr	r2, [r4, #12]
 8000da2:	2a01      	cmp	r2, #1
 8000da4:	d188      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	6921      	ldr	r1, [r4, #16]
 8000daa:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000dae:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000db2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000db4:	e78a      	b.n	8000ccc <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000db6:	68e2      	ldr	r2, [r4, #12]
 8000db8:	4b73      	ldr	r3, [pc, #460]	; (8000f88 <HAL_RCC_OscConfig+0x2d8>)
 8000dba:	b1b2      	cbz	r2, 8000dea <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000dc0:	f7ff fbd4 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dc4:	4d6f      	ldr	r5, [pc, #444]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000dc6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dc8:	682b      	ldr	r3, [r5, #0]
 8000dca:	0798      	lsls	r0, r3, #30
 8000dcc:	d507      	bpl.n	8000dde <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dce:	682b      	ldr	r3, [r5, #0]
 8000dd0:	6922      	ldr	r2, [r4, #16]
 8000dd2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000dd6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000dda:	602b      	str	r3, [r5, #0]
 8000ddc:	e776      	b.n	8000ccc <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dde:	f7ff fbc5 	bl	800056c <HAL_GetTick>
 8000de2:	1b80      	subs	r0, r0, r6
 8000de4:	2802      	cmp	r0, #2
 8000de6:	d9ef      	bls.n	8000dc8 <HAL_RCC_OscConfig+0x118>
 8000de8:	e7a9      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000dea:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000dec:	f7ff fbbe 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df0:	4d64      	ldr	r5, [pc, #400]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000df2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df4:	682b      	ldr	r3, [r5, #0]
 8000df6:	0799      	lsls	r1, r3, #30
 8000df8:	f57f af68 	bpl.w	8000ccc <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dfc:	f7ff fbb6 	bl	800056c <HAL_GetTick>
 8000e00:	1b80      	subs	r0, r0, r6
 8000e02:	2802      	cmp	r0, #2
 8000e04:	d9f6      	bls.n	8000df4 <HAL_RCC_OscConfig+0x144>
 8000e06:	e79a      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000e08:	6962      	ldr	r2, [r4, #20]
 8000e0a:	4b60      	ldr	r3, [pc, #384]	; (8000f8c <HAL_RCC_OscConfig+0x2dc>)
 8000e0c:	b17a      	cbz	r2, 8000e2e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000e0e:	2201      	movs	r2, #1
 8000e10:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e12:	f7ff fbab 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e16:	4d5b      	ldr	r5, [pc, #364]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000e18:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e1a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e1c:	079f      	lsls	r7, r3, #30
 8000e1e:	f53f af59 	bmi.w	8000cd4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e22:	f7ff fba3 	bl	800056c <HAL_GetTick>
 8000e26:	1b80      	subs	r0, r0, r6
 8000e28:	2802      	cmp	r0, #2
 8000e2a:	d9f6      	bls.n	8000e1a <HAL_RCC_OscConfig+0x16a>
 8000e2c:	e787      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000e2e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e30:	f7ff fb9c 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e34:	4d53      	ldr	r5, [pc, #332]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000e36:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e38:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e3a:	0798      	lsls	r0, r3, #30
 8000e3c:	f57f af4a 	bpl.w	8000cd4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e40:	f7ff fb94 	bl	800056c <HAL_GetTick>
 8000e44:	1b80      	subs	r0, r0, r6
 8000e46:	2802      	cmp	r0, #2
 8000e48:	d9f6      	bls.n	8000e38 <HAL_RCC_OscConfig+0x188>
 8000e4a:	e778      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e4c:	4b4d      	ldr	r3, [pc, #308]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000e4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e50:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000e54:	d128      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e56:	9201      	str	r2, [sp, #4]
 8000e58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e5a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e5e:	641a      	str	r2, [r3, #64]	; 0x40
 8000e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e66:	9301      	str	r3, [sp, #4]
 8000e68:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000e6a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e6c:	4d48      	ldr	r5, [pc, #288]	; (8000f90 <HAL_RCC_OscConfig+0x2e0>)
 8000e6e:	682b      	ldr	r3, [r5, #0]
 8000e70:	05d9      	lsls	r1, r3, #23
 8000e72:	d51b      	bpl.n	8000eac <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e74:	68a3      	ldr	r3, [r4, #8]
 8000e76:	4d43      	ldr	r5, [pc, #268]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d127      	bne.n	8000ecc <HAL_RCC_OscConfig+0x21c>
 8000e7c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000e84:	f7ff fb72 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e88:	4d3e      	ldr	r5, [pc, #248]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000e8a:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e8c:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e90:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000e92:	079b      	lsls	r3, r3, #30
 8000e94:	d539      	bpl.n	8000f0a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	f43f af20 	beq.w	8000cdc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e9c:	4a39      	ldr	r2, [pc, #228]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000e9e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ea6:	e719      	b.n	8000cdc <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000ea8:	2600      	movs	r6, #0
 8000eaa:	e7df      	b.n	8000e6c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eac:	682b      	ldr	r3, [r5, #0]
 8000eae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eb2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000eb4:	f7ff fb5a 	bl	800056c <HAL_GetTick>
 8000eb8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eba:	682b      	ldr	r3, [r5, #0]
 8000ebc:	05da      	lsls	r2, r3, #23
 8000ebe:	d4d9      	bmi.n	8000e74 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ec0:	f7ff fb54 	bl	800056c <HAL_GetTick>
 8000ec4:	1bc0      	subs	r0, r0, r7
 8000ec6:	2802      	cmp	r0, #2
 8000ec8:	d9f7      	bls.n	8000eba <HAL_RCC_OscConfig+0x20a>
 8000eca:	e738      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ecc:	2b05      	cmp	r3, #5
 8000ece:	d104      	bne.n	8000eda <HAL_RCC_OscConfig+0x22a>
 8000ed0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ed2:	f043 0304 	orr.w	r3, r3, #4
 8000ed6:	672b      	str	r3, [r5, #112]	; 0x70
 8000ed8:	e7d0      	b.n	8000e7c <HAL_RCC_OscConfig+0x1cc>
 8000eda:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000edc:	f022 0201 	bic.w	r2, r2, #1
 8000ee0:	672a      	str	r2, [r5, #112]	; 0x70
 8000ee2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000ee4:	f022 0204 	bic.w	r2, r2, #4
 8000ee8:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d1ca      	bne.n	8000e84 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000eee:	f7ff fb3d 	bl	800056c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ef2:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000ef6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ef8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000efa:	0798      	lsls	r0, r3, #30
 8000efc:	d5cb      	bpl.n	8000e96 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000efe:	f7ff fb35 	bl	800056c <HAL_GetTick>
 8000f02:	1bc0      	subs	r0, r0, r7
 8000f04:	4540      	cmp	r0, r8
 8000f06:	d9f7      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x248>
 8000f08:	e719      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f0a:	f7ff fb2f 	bl	800056c <HAL_GetTick>
 8000f0e:	1bc0      	subs	r0, r0, r7
 8000f10:	4540      	cmp	r0, r8
 8000f12:	d9bd      	bls.n	8000e90 <HAL_RCC_OscConfig+0x1e0>
 8000f14:	e713      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f16:	4d1b      	ldr	r5, [pc, #108]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
 8000f18:	68ab      	ldr	r3, [r5, #8]
 8000f1a:	f003 030c 	and.w	r3, r3, #12
 8000f1e:	2b08      	cmp	r3, #8
 8000f20:	f43f aeca 	beq.w	8000cb8 <HAL_RCC_OscConfig+0x8>
 8000f24:	4e1b      	ldr	r6, [pc, #108]	; (8000f94 <HAL_RCC_OscConfig+0x2e4>)
 8000f26:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f28:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000f2a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f2c:	d134      	bne.n	8000f98 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000f2e:	f7ff fb1d 	bl	800056c <HAL_GetTick>
 8000f32:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f34:	682b      	ldr	r3, [r5, #0]
 8000f36:	0199      	lsls	r1, r3, #6
 8000f38:	d41e      	bmi.n	8000f78 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f3a:	6a22      	ldr	r2, [r4, #32]
 8000f3c:	69e3      	ldr	r3, [r4, #28]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f42:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000f46:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000f48:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000f4c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f4e:	4c0d      	ldr	r4, [pc, #52]	; (8000f84 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f50:	0852      	lsrs	r2, r2, #1
 8000f52:	3a01      	subs	r2, #1
 8000f54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f58:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000f5e:	f7ff fb05 	bl	800056c <HAL_GetTick>
 8000f62:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f64:	6823      	ldr	r3, [r4, #0]
 8000f66:	019a      	lsls	r2, r3, #6
 8000f68:	f53f aebc 	bmi.w	8000ce4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f6c:	f7ff fafe 	bl	800056c <HAL_GetTick>
 8000f70:	1b40      	subs	r0, r0, r5
 8000f72:	2802      	cmp	r0, #2
 8000f74:	d9f6      	bls.n	8000f64 <HAL_RCC_OscConfig+0x2b4>
 8000f76:	e6e2      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f78:	f7ff faf8 	bl	800056c <HAL_GetTick>
 8000f7c:	1bc0      	subs	r0, r0, r7
 8000f7e:	2802      	cmp	r0, #2
 8000f80:	d9d8      	bls.n	8000f34 <HAL_RCC_OscConfig+0x284>
 8000f82:	e6dc      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
 8000f84:	40023800 	.word	0x40023800
 8000f88:	42470000 	.word	0x42470000
 8000f8c:	42470e80 	.word	0x42470e80
 8000f90:	40007000 	.word	0x40007000
 8000f94:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000f98:	f7ff fae8 	bl	800056c <HAL_GetTick>
 8000f9c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f9e:	682b      	ldr	r3, [r5, #0]
 8000fa0:	019b      	lsls	r3, r3, #6
 8000fa2:	f57f ae9f 	bpl.w	8000ce4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fa6:	f7ff fae1 	bl	800056c <HAL_GetTick>
 8000faa:	1b00      	subs	r0, r0, r4
 8000fac:	2802      	cmp	r0, #2
 8000fae:	d9f6      	bls.n	8000f9e <HAL_RCC_OscConfig+0x2ee>
 8000fb0:	e6c5      	b.n	8000d3e <HAL_RCC_OscConfig+0x8e>
 8000fb2:	bf00      	nop

08000fb4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000fb4:	4913      	ldr	r1, [pc, #76]	; (8001004 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000fb6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000fb8:	688b      	ldr	r3, [r1, #8]
 8000fba:	f003 030c 	and.w	r3, r3, #12
 8000fbe:	2b04      	cmp	r3, #4
 8000fc0:	d003      	beq.n	8000fca <HAL_RCC_GetSysClockFreq+0x16>
 8000fc2:	2b08      	cmp	r3, #8
 8000fc4:	d003      	beq.n	8000fce <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000fc6:	4810      	ldr	r0, [pc, #64]	; (8001008 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000fc8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000fca:	4810      	ldr	r0, [pc, #64]	; (800100c <HAL_RCC_GetSysClockFreq+0x58>)
 8000fcc:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000fce:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000fd0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fd2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000fd4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fd8:	bf14      	ite	ne
 8000fda:	480c      	ldrne	r0, [pc, #48]	; (800100c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fdc:	480a      	ldreq	r0, [pc, #40]	; (8001008 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fde:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000fe2:	bf18      	it	ne
 8000fe4:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000fe6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fea:	fba1 0100 	umull	r0, r1, r1, r0
 8000fee:	f7ff f8eb 	bl	80001c8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <HAL_RCC_GetSysClockFreq+0x50>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000ffe:	fbb0 f0f3 	udiv	r0, r0, r3
 8001002:	bd08      	pop	{r3, pc}
 8001004:	40023800 	.word	0x40023800
 8001008:	00f42400 	.word	0x00f42400
 800100c:	017d7840 	.word	0x017d7840

08001010 <HAL_RCC_ClockConfig>:
{
 8001010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001014:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001016:	4604      	mov	r4, r0
 8001018:	b910      	cbnz	r0, 8001020 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800101a:	2001      	movs	r0, #1
 800101c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001020:	4b44      	ldr	r3, [pc, #272]	; (8001134 <HAL_RCC_ClockConfig+0x124>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	f002 020f 	and.w	r2, r2, #15
 8001028:	428a      	cmp	r2, r1
 800102a:	d328      	bcc.n	800107e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800102c:	6821      	ldr	r1, [r4, #0]
 800102e:	078f      	lsls	r7, r1, #30
 8001030:	d42d      	bmi.n	800108e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001032:	07c8      	lsls	r0, r1, #31
 8001034:	d440      	bmi.n	80010b8 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001036:	4b3f      	ldr	r3, [pc, #252]	; (8001134 <HAL_RCC_ClockConfig+0x124>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	f002 020f 	and.w	r2, r2, #15
 800103e:	4295      	cmp	r5, r2
 8001040:	d366      	bcc.n	8001110 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001042:	6822      	ldr	r2, [r4, #0]
 8001044:	0751      	lsls	r1, r2, #29
 8001046:	d46c      	bmi.n	8001122 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001048:	0713      	lsls	r3, r2, #28
 800104a:	d507      	bpl.n	800105c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800104c:	4a3a      	ldr	r2, [pc, #232]	; (8001138 <HAL_RCC_ClockConfig+0x128>)
 800104e:	6921      	ldr	r1, [r4, #16]
 8001050:	6893      	ldr	r3, [r2, #8]
 8001052:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001056:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800105a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800105c:	f7ff ffaa 	bl	8000fb4 <HAL_RCC_GetSysClockFreq>
 8001060:	4b35      	ldr	r3, [pc, #212]	; (8001138 <HAL_RCC_ClockConfig+0x128>)
 8001062:	4a36      	ldr	r2, [pc, #216]	; (800113c <HAL_RCC_ClockConfig+0x12c>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800106a:	5cd3      	ldrb	r3, [r2, r3]
 800106c:	40d8      	lsrs	r0, r3
 800106e:	4b34      	ldr	r3, [pc, #208]	; (8001140 <HAL_RCC_ClockConfig+0x130>)
 8001070:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001072:	2000      	movs	r0, #0
 8001074:	f7ff fa30 	bl	80004d8 <HAL_InitTick>
  return HAL_OK;
 8001078:	2000      	movs	r0, #0
 800107a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107e:	b2ca      	uxtb	r2, r1
 8001080:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 030f 	and.w	r3, r3, #15
 8001088:	4299      	cmp	r1, r3
 800108a:	d1c6      	bne.n	800101a <HAL_RCC_ClockConfig+0xa>
 800108c:	e7ce      	b.n	800102c <HAL_RCC_ClockConfig+0x1c>
 800108e:	4b2a      	ldr	r3, [pc, #168]	; (8001138 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001090:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001094:	bf1e      	ittt	ne
 8001096:	689a      	ldrne	r2, [r3, #8]
 8001098:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 800109c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800109e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010a0:	bf42      	ittt	mi
 80010a2:	689a      	ldrmi	r2, [r3, #8]
 80010a4:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80010a8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010aa:	689a      	ldr	r2, [r3, #8]
 80010ac:	68a0      	ldr	r0, [r4, #8]
 80010ae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80010b2:	4302      	orrs	r2, r0
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	e7bc      	b.n	8001032 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010b8:	6862      	ldr	r2, [r4, #4]
 80010ba:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <HAL_RCC_ClockConfig+0x128>)
 80010bc:	2a01      	cmp	r2, #1
 80010be:	d11d      	bne.n	80010fc <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010c6:	d0a8      	beq.n	800101a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010c8:	4e1b      	ldr	r6, [pc, #108]	; (8001138 <HAL_RCC_ClockConfig+0x128>)
 80010ca:	68b3      	ldr	r3, [r6, #8]
 80010cc:	f023 0303 	bic.w	r3, r3, #3
 80010d0:	4313      	orrs	r3, r2
 80010d2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80010d4:	f7ff fa4a 	bl	800056c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80010dc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010de:	68b3      	ldr	r3, [r6, #8]
 80010e0:	6862      	ldr	r2, [r4, #4]
 80010e2:	f003 030c 	and.w	r3, r3, #12
 80010e6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80010ea:	d0a4      	beq.n	8001036 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010ec:	f7ff fa3e 	bl	800056c <HAL_GetTick>
 80010f0:	1bc0      	subs	r0, r0, r7
 80010f2:	4540      	cmp	r0, r8
 80010f4:	d9f3      	bls.n	80010de <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80010f6:	2003      	movs	r0, #3
}
 80010f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010fc:	1e91      	subs	r1, r2, #2
 80010fe:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001100:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001102:	d802      	bhi.n	800110a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001104:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001108:	e7dd      	b.n	80010c6 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110a:	f013 0f02 	tst.w	r3, #2
 800110e:	e7da      	b.n	80010c6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001110:	b2ea      	uxtb	r2, r5
 8001112:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 030f 	and.w	r3, r3, #15
 800111a:	429d      	cmp	r5, r3
 800111c:	f47f af7d 	bne.w	800101a <HAL_RCC_ClockConfig+0xa>
 8001120:	e78f      	b.n	8001042 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001122:	4905      	ldr	r1, [pc, #20]	; (8001138 <HAL_RCC_ClockConfig+0x128>)
 8001124:	68e0      	ldr	r0, [r4, #12]
 8001126:	688b      	ldr	r3, [r1, #8]
 8001128:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800112c:	4303      	orrs	r3, r0
 800112e:	608b      	str	r3, [r1, #8]
 8001130:	e78a      	b.n	8001048 <HAL_RCC_ClockConfig+0x38>
 8001132:	bf00      	nop
 8001134:	40023c00 	.word	0x40023c00
 8001138:	40023800 	.word	0x40023800
 800113c:	080038d7 	.word	0x080038d7
 8001140:	20000008 	.word	0x20000008

08001144 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001144:	4b04      	ldr	r3, [pc, #16]	; (8001158 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001146:	4a05      	ldr	r2, [pc, #20]	; (800115c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800114e:	5cd3      	ldrb	r3, [r2, r3]
 8001150:	4a03      	ldr	r2, [pc, #12]	; (8001160 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001152:	6810      	ldr	r0, [r2, #0]
}
 8001154:	40d8      	lsrs	r0, r3
 8001156:	4770      	bx	lr
 8001158:	40023800 	.word	0x40023800
 800115c:	080038e7 	.word	0x080038e7
 8001160:	20000008 	.word	0x20000008

08001164 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001166:	4a05      	ldr	r2, [pc, #20]	; (800117c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800116e:	5cd3      	ldrb	r3, [r2, r3]
 8001170:	4a03      	ldr	r2, [pc, #12]	; (8001180 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001172:	6810      	ldr	r0, [r2, #0]
}
 8001174:	40d8      	lsrs	r0, r3
 8001176:	4770      	bx	lr
 8001178:	40023800 	.word	0x40023800
 800117c:	080038e7 	.word	0x080038e7
 8001180:	20000008 	.word	0x20000008

08001184 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001184:	6a03      	ldr	r3, [r0, #32]
 8001186:	f023 0301 	bic.w	r3, r3, #1
 800118a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800118c:	6a03      	ldr	r3, [r0, #32]
{
 800118e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001190:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001192:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001194:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001196:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800119a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800119c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800119e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80011a2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80011a4:	4d0e      	ldr	r5, [pc, #56]	; (80011e0 <TIM_OC1_SetConfig+0x5c>)
 80011a6:	42a8      	cmp	r0, r5
 80011a8:	d002      	beq.n	80011b0 <TIM_OC1_SetConfig+0x2c>
 80011aa:	4e0e      	ldr	r6, [pc, #56]	; (80011e4 <TIM_OC1_SetConfig+0x60>)
 80011ac:	42b0      	cmp	r0, r6
 80011ae:	d110      	bne.n	80011d2 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80011b0:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80011b2:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80011b6:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80011b8:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80011ba:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80011be:	d002      	beq.n	80011c6 <TIM_OC1_SetConfig+0x42>
 80011c0:	4d08      	ldr	r5, [pc, #32]	; (80011e4 <TIM_OC1_SetConfig+0x60>)
 80011c2:	42a8      	cmp	r0, r5
 80011c4:	d105      	bne.n	80011d2 <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80011c6:	694d      	ldr	r5, [r1, #20]
 80011c8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80011ca:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80011ce:	4335      	orrs	r5, r6
 80011d0:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80011d2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80011d4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80011d6:	684a      	ldr	r2, [r1, #4]
 80011d8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80011da:	6203      	str	r3, [r0, #32]
 80011dc:	bd70      	pop	{r4, r5, r6, pc}
 80011de:	bf00      	nop
 80011e0:	40010000 	.word	0x40010000
 80011e4:	40010400 	.word	0x40010400

080011e8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80011e8:	6a03      	ldr	r3, [r0, #32]
 80011ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011ee:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80011f0:	6a03      	ldr	r3, [r0, #32]
{
 80011f2:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80011f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80011f6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80011f8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80011fa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80011fe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001200:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001202:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001206:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800120a:	4d11      	ldr	r5, [pc, #68]	; (8001250 <TIM_OC3_SetConfig+0x68>)
 800120c:	42a8      	cmp	r0, r5
 800120e:	d003      	beq.n	8001218 <TIM_OC3_SetConfig+0x30>
 8001210:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001214:	42a8      	cmp	r0, r5
 8001216:	d114      	bne.n	8001242 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001218:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800121a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800121e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001222:	4d0b      	ldr	r5, [pc, #44]	; (8001250 <TIM_OC3_SetConfig+0x68>)
 8001224:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001226:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800122a:	d003      	beq.n	8001234 <TIM_OC3_SetConfig+0x4c>
 800122c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001230:	42a8      	cmp	r0, r5
 8001232:	d106      	bne.n	8001242 <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001234:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001236:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001238:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800123c:	4335      	orrs	r5, r6
 800123e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001242:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001244:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001246:	684a      	ldr	r2, [r1, #4]
 8001248:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800124a:	6203      	str	r3, [r0, #32]
 800124c:	bd70      	pop	{r4, r5, r6, pc}
 800124e:	bf00      	nop
 8001250:	40010000 	.word	0x40010000

08001254 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001254:	6a03      	ldr	r3, [r0, #32]
 8001256:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800125a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800125c:	6a03      	ldr	r3, [r0, #32]
{
 800125e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001260:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001262:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001264:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001266:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800126a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800126e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001270:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001274:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001278:	4d08      	ldr	r5, [pc, #32]	; (800129c <TIM_OC4_SetConfig+0x48>)
 800127a:	42a8      	cmp	r0, r5
 800127c:	d003      	beq.n	8001286 <TIM_OC4_SetConfig+0x32>
 800127e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001282:	42a8      	cmp	r0, r5
 8001284:	d104      	bne.n	8001290 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001286:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001288:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800128c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001290:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001292:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001294:	684a      	ldr	r2, [r1, #4]
 8001296:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001298:	6203      	str	r3, [r0, #32]
 800129a:	bd30      	pop	{r4, r5, pc}
 800129c:	40010000 	.word	0x40010000

080012a0 <HAL_TIM_OnePulse_MspInit>:
 80012a0:	4770      	bx	lr
	...

080012a4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012a4:	4a30      	ldr	r2, [pc, #192]	; (8001368 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80012a6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012a8:	4290      	cmp	r0, r2
 80012aa:	d012      	beq.n	80012d2 <TIM_Base_SetConfig+0x2e>
 80012ac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80012b0:	d00f      	beq.n	80012d2 <TIM_Base_SetConfig+0x2e>
 80012b2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80012b6:	4290      	cmp	r0, r2
 80012b8:	d00b      	beq.n	80012d2 <TIM_Base_SetConfig+0x2e>
 80012ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012be:	4290      	cmp	r0, r2
 80012c0:	d007      	beq.n	80012d2 <TIM_Base_SetConfig+0x2e>
 80012c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012c6:	4290      	cmp	r0, r2
 80012c8:	d003      	beq.n	80012d2 <TIM_Base_SetConfig+0x2e>
 80012ca:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80012ce:	4290      	cmp	r0, r2
 80012d0:	d119      	bne.n	8001306 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 80012d2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80012d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80012d8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80012da:	4a23      	ldr	r2, [pc, #140]	; (8001368 <TIM_Base_SetConfig+0xc4>)
 80012dc:	4290      	cmp	r0, r2
 80012de:	d029      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 80012e0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80012e4:	d026      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 80012e6:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80012ea:	4290      	cmp	r0, r2
 80012ec:	d022      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 80012ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012f2:	4290      	cmp	r0, r2
 80012f4:	d01e      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 80012f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012fa:	4290      	cmp	r0, r2
 80012fc:	d01a      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 80012fe:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001302:	4290      	cmp	r0, r2
 8001304:	d016      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 8001306:	4a19      	ldr	r2, [pc, #100]	; (800136c <TIM_Base_SetConfig+0xc8>)
 8001308:	4290      	cmp	r0, r2
 800130a:	d013      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 800130c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001310:	4290      	cmp	r0, r2
 8001312:	d00f      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 8001314:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001318:	4290      	cmp	r0, r2
 800131a:	d00b      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 800131c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001320:	4290      	cmp	r0, r2
 8001322:	d007      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 8001324:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001328:	4290      	cmp	r0, r2
 800132a:	d003      	beq.n	8001334 <TIM_Base_SetConfig+0x90>
 800132c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001330:	4290      	cmp	r0, r2
 8001332:	d103      	bne.n	800133c <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001334:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800133a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800133c:	694a      	ldr	r2, [r1, #20]
 800133e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001342:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001344:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001346:	688b      	ldr	r3, [r1, #8]
 8001348:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800134a:	680b      	ldr	r3, [r1, #0]
 800134c:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800134e:	4b06      	ldr	r3, [pc, #24]	; (8001368 <TIM_Base_SetConfig+0xc4>)
 8001350:	4298      	cmp	r0, r3
 8001352:	d003      	beq.n	800135c <TIM_Base_SetConfig+0xb8>
 8001354:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001358:	4298      	cmp	r0, r3
 800135a:	d101      	bne.n	8001360 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 800135c:	690b      	ldr	r3, [r1, #16]
 800135e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001360:	2301      	movs	r3, #1
 8001362:	6143      	str	r3, [r0, #20]
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	40010000 	.word	0x40010000
 800136c:	40014000 	.word	0x40014000

08001370 <HAL_TIM_Base_Init>:
{
 8001370:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001372:	4604      	mov	r4, r0
 8001374:	b1a0      	cbz	r0, 80013a0 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001376:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800137a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800137e:	b91b      	cbnz	r3, 8001388 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001380:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001384:	f001 fc70 	bl	8002c68 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001388:	2302      	movs	r3, #2
 800138a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800138e:	6820      	ldr	r0, [r4, #0]
 8001390:	1d21      	adds	r1, r4, #4
 8001392:	f7ff ff87 	bl	80012a4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001396:	2301      	movs	r3, #1
 8001398:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800139c:	2000      	movs	r0, #0
 800139e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013a0:	2001      	movs	r0, #1
}
 80013a2:	bd10      	pop	{r4, pc}

080013a4 <HAL_TIM_PWM_Init>:
{
 80013a4:	b510      	push	{r4, lr}
  if (htim == NULL)
 80013a6:	4604      	mov	r4, r0
 80013a8:	b1a0      	cbz	r0, 80013d4 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80013aa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80013ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013b2:	b91b      	cbnz	r3, 80013bc <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80013b4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80013b8:	f001 fc0a 	bl	8002bd0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80013bc:	2302      	movs	r3, #2
 80013be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013c2:	6820      	ldr	r0, [r4, #0]
 80013c4:	1d21      	adds	r1, r4, #4
 80013c6:	f7ff ff6d 	bl	80012a4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80013ca:	2301      	movs	r3, #1
 80013cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80013d0:	2000      	movs	r0, #0
 80013d2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013d4:	2001      	movs	r0, #1
}
 80013d6:	bd10      	pop	{r4, pc}

080013d8 <HAL_TIM_OnePulse_Init>:
{
 80013d8:	b538      	push	{r3, r4, r5, lr}
 80013da:	460d      	mov	r5, r1
  if (htim == NULL)
 80013dc:	4604      	mov	r4, r0
 80013de:	b1e0      	cbz	r0, 800141a <HAL_TIM_OnePulse_Init+0x42>
  if (htim->State == HAL_TIM_STATE_RESET)
 80013e0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80013e4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013e8:	b91b      	cbnz	r3, 80013f2 <HAL_TIM_OnePulse_Init+0x1a>
    htim->Lock = HAL_UNLOCKED;
 80013ea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 80013ee:	f7ff ff57 	bl	80012a0 <HAL_TIM_OnePulse_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80013f2:	2302      	movs	r3, #2
 80013f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013f8:	1d21      	adds	r1, r4, #4
 80013fa:	6820      	ldr	r0, [r4, #0]
 80013fc:	f7ff ff52 	bl	80012a4 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8001400:	6823      	ldr	r3, [r4, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	f022 0208 	bic.w	r2, r2, #8
 8001408:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 800140a:	6819      	ldr	r1, [r3, #0]
 800140c:	4329      	orrs	r1, r5
 800140e:	6019      	str	r1, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001410:	2301      	movs	r3, #1
 8001412:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001416:	2000      	movs	r0, #0
 8001418:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800141a:	2001      	movs	r0, #1
}
 800141c:	bd38      	pop	{r3, r4, r5, pc}
	...

08001420 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001420:	6a03      	ldr	r3, [r0, #32]
 8001422:	f023 0310 	bic.w	r3, r3, #16
 8001426:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001428:	6a03      	ldr	r3, [r0, #32]
{
 800142a:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 800142c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800142e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001430:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001432:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001436:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800143a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800143c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001440:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001444:	4d10      	ldr	r5, [pc, #64]	; (8001488 <TIM_OC2_SetConfig+0x68>)
 8001446:	42a8      	cmp	r0, r5
 8001448:	d003      	beq.n	8001452 <TIM_OC2_SetConfig+0x32>
 800144a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800144e:	42a8      	cmp	r0, r5
 8001450:	d114      	bne.n	800147c <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001452:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001454:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001458:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800145c:	4d0a      	ldr	r5, [pc, #40]	; (8001488 <TIM_OC2_SetConfig+0x68>)
 800145e:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8001460:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001464:	d003      	beq.n	800146e <TIM_OC2_SetConfig+0x4e>
 8001466:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800146a:	42a8      	cmp	r0, r5
 800146c:	d106      	bne.n	800147c <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800146e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001470:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001472:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001476:	4335      	orrs	r5, r6
 8001478:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800147c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800147e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001480:	684a      	ldr	r2, [r1, #4]
 8001482:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001484:	6203      	str	r3, [r0, #32]
 8001486:	bd70      	pop	{r4, r5, r6, pc}
 8001488:	40010000 	.word	0x40010000

0800148c <HAL_TIM_PWM_ConfigChannel>:
{
 800148c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800148e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001492:	2b01      	cmp	r3, #1
{
 8001494:	4604      	mov	r4, r0
 8001496:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800149a:	d025      	beq.n	80014e8 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800149c:	2301      	movs	r3, #1
 800149e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80014a2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 80014a6:	2a0c      	cmp	r2, #12
 80014a8:	d818      	bhi.n	80014dc <HAL_TIM_PWM_ConfigChannel+0x50>
 80014aa:	e8df f002 	tbb	[pc, r2]
 80014ae:	1707      	.short	0x1707
 80014b0:	171e1717 	.word	0x171e1717
 80014b4:	172f1717 	.word	0x172f1717
 80014b8:	1717      	.short	0x1717
 80014ba:	40          	.byte	0x40
 80014bb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80014bc:	6820      	ldr	r0, [r4, #0]
 80014be:	f7ff fe61 	bl	8001184 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80014c2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80014c4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80014c6:	699a      	ldr	r2, [r3, #24]
 80014c8:	f042 0208 	orr.w	r2, r2, #8
 80014cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80014ce:	699a      	ldr	r2, [r3, #24]
 80014d0:	f022 0204 	bic.w	r2, r2, #4
 80014d4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80014d6:	699a      	ldr	r2, [r3, #24]
 80014d8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80014da:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80014dc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80014de:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80014e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80014e4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80014e8:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80014ea:	6820      	ldr	r0, [r4, #0]
 80014ec:	f7ff ff98 	bl	8001420 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80014f0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80014f2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80014f4:	699a      	ldr	r2, [r3, #24]
 80014f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80014fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80014fc:	699a      	ldr	r2, [r3, #24]
 80014fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001504:	699a      	ldr	r2, [r3, #24]
 8001506:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800150a:	e7e6      	b.n	80014da <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800150c:	6820      	ldr	r0, [r4, #0]
 800150e:	f7ff fe6b 	bl	80011e8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001512:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001514:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001516:	69da      	ldr	r2, [r3, #28]
 8001518:	f042 0208 	orr.w	r2, r2, #8
 800151c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800151e:	69da      	ldr	r2, [r3, #28]
 8001520:	f022 0204 	bic.w	r2, r2, #4
 8001524:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001526:	69da      	ldr	r2, [r3, #28]
 8001528:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800152a:	61da      	str	r2, [r3, #28]
      break;
 800152c:	e7d6      	b.n	80014dc <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800152e:	6820      	ldr	r0, [r4, #0]
 8001530:	f7ff fe90 	bl	8001254 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001534:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001536:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001538:	69da      	ldr	r2, [r3, #28]
 800153a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800153e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001540:	69da      	ldr	r2, [r3, #28]
 8001542:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001546:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001548:	69da      	ldr	r2, [r3, #28]
 800154a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800154e:	e7ec      	b.n	800152a <HAL_TIM_PWM_ConfigChannel+0x9e>

08001550 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001550:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001552:	f001 011f 	and.w	r1, r1, #31
{
 8001556:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001558:	2401      	movs	r4, #1
 800155a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800155c:	ea23 0304 	bic.w	r3, r3, r4
 8001560:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001562:	6a03      	ldr	r3, [r0, #32]
 8001564:	408a      	lsls	r2, r1
 8001566:	431a      	orrs	r2, r3
 8001568:	6202      	str	r2, [r0, #32]
 800156a:	bd10      	pop	{r4, pc}

0800156c <HAL_TIM_PWM_Start>:
{
 800156c:	b510      	push	{r4, lr}
 800156e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001570:	2201      	movs	r2, #1
 8001572:	6800      	ldr	r0, [r0, #0]
 8001574:	f7ff ffec 	bl	8001550 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	4a0b      	ldr	r2, [pc, #44]	; (80015a8 <HAL_TIM_PWM_Start+0x3c>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d00e      	beq.n	800159e <HAL_TIM_PWM_Start+0x32>
 8001580:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001584:	4293      	cmp	r3, r2
 8001586:	d00a      	beq.n	800159e <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800158e:	2a06      	cmp	r2, #6
 8001590:	d003      	beq.n	800159a <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	f042 0201 	orr.w	r2, r2, #1
 8001598:	601a      	str	r2, [r3, #0]
}
 800159a:	2000      	movs	r0, #0
 800159c:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 800159e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015a4:	645a      	str	r2, [r3, #68]	; 0x44
 80015a6:	e7ef      	b.n	8001588 <HAL_TIM_PWM_Start+0x1c>
 80015a8:	40010000 	.word	0x40010000

080015ac <HAL_TIM_PWM_Stop>:
{
 80015ac:	b510      	push	{r4, lr}
 80015ae:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80015b0:	2200      	movs	r2, #0
 80015b2:	6800      	ldr	r0, [r0, #0]
 80015b4:	f7ff ffcc 	bl	8001550 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80015b8:	6823      	ldr	r3, [r4, #0]
 80015ba:	4a14      	ldr	r2, [pc, #80]	; (800160c <HAL_TIM_PWM_Stop+0x60>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d003      	beq.n	80015c8 <HAL_TIM_PWM_Stop+0x1c>
 80015c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d10d      	bne.n	80015e4 <HAL_TIM_PWM_Stop+0x38>
    __HAL_TIM_MOE_DISABLE(htim);
 80015c8:	6a19      	ldr	r1, [r3, #32]
 80015ca:	f241 1211 	movw	r2, #4369	; 0x1111
 80015ce:	4211      	tst	r1, r2
 80015d0:	d108      	bne.n	80015e4 <HAL_TIM_PWM_Stop+0x38>
 80015d2:	6a19      	ldr	r1, [r3, #32]
 80015d4:	f240 4244 	movw	r2, #1092	; 0x444
 80015d8:	4211      	tst	r1, r2
 80015da:	bf02      	ittt	eq
 80015dc:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80015de:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80015e2:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80015e4:	6a19      	ldr	r1, [r3, #32]
 80015e6:	f241 1211 	movw	r2, #4369	; 0x1111
 80015ea:	4211      	tst	r1, r2
 80015ec:	d108      	bne.n	8001600 <HAL_TIM_PWM_Stop+0x54>
 80015ee:	6a19      	ldr	r1, [r3, #32]
 80015f0:	f240 4244 	movw	r2, #1092	; 0x444
 80015f4:	4211      	tst	r1, r2
 80015f6:	d103      	bne.n	8001600 <HAL_TIM_PWM_Stop+0x54>
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	f022 0201 	bic.w	r2, r2, #1
 80015fe:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001600:	2301      	movs	r3, #1
 8001602:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8001606:	2000      	movs	r0, #0
 8001608:	bd10      	pop	{r4, pc}
 800160a:	bf00      	nop
 800160c:	40010000 	.word	0x40010000

08001610 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001610:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001614:	2b01      	cmp	r3, #1
{
 8001616:	b530      	push	{r4, r5, lr}
 8001618:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 800161c:	d014      	beq.n	8001648 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800161e:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001620:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001624:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001626:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001628:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800162a:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 800162c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001630:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001634:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001636:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001638:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800163a:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800163c:	2301      	movs	r3, #1
 800163e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001642:	2300      	movs	r3, #0
 8001644:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001648:	4618      	mov	r0, r3

  return HAL_OK;
}
 800164a:	bd30      	pop	{r4, r5, pc}

0800164c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800164c:	6803      	ldr	r3, [r0, #0]
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001654:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001656:	695a      	ldr	r2, [r3, #20]
 8001658:	f022 0201 	bic.w	r2, r2, #1
 800165c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800165e:	2320      	movs	r3, #32
 8001660:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001664:	4770      	bx	lr
	...

08001668 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800166c:	6806      	ldr	r6, [r0, #0]
 800166e:	68c2      	ldr	r2, [r0, #12]
 8001670:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001672:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001674:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001678:	4313      	orrs	r3, r2
 800167a:	6133      	str	r3, [r6, #16]
{
 800167c:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800167e:	6883      	ldr	r3, [r0, #8]
 8001680:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001682:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001684:	4303      	orrs	r3, r0
 8001686:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001688:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800168c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 800168e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001692:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8001694:	4313      	orrs	r3, r2
 8001696:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001698:	6973      	ldr	r3, [r6, #20]
 800169a:	69a2      	ldr	r2, [r4, #24]
 800169c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016a0:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016a2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80016a6:	6173      	str	r3, [r6, #20]
 80016a8:	4b7a      	ldr	r3, [pc, #488]	; (8001894 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016aa:	d17c      	bne.n	80017a6 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80016ac:	429e      	cmp	r6, r3
 80016ae:	d003      	beq.n	80016b8 <UART_SetConfig+0x50>
 80016b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80016b4:	429e      	cmp	r6, r3
 80016b6:	d144      	bne.n	8001742 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80016b8:	f7ff fd54 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 80016bc:	2519      	movs	r5, #25
 80016be:	fb05 f300 	mul.w	r3, r5, r0
 80016c2:	6860      	ldr	r0, [r4, #4]
 80016c4:	f04f 0964 	mov.w	r9, #100	; 0x64
 80016c8:	0040      	lsls	r0, r0, #1
 80016ca:	fbb3 f3f0 	udiv	r3, r3, r0
 80016ce:	fbb3 f3f9 	udiv	r3, r3, r9
 80016d2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80016d6:	f7ff fd45 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 80016da:	6863      	ldr	r3, [r4, #4]
 80016dc:	4368      	muls	r0, r5
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	fbb0 f7f3 	udiv	r7, r0, r3
 80016e4:	f7ff fd3e 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 80016e8:	6863      	ldr	r3, [r4, #4]
 80016ea:	4368      	muls	r0, r5
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80016f2:	fbb3 f3f9 	udiv	r3, r3, r9
 80016f6:	fb09 7313 	mls	r3, r9, r3, r7
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	3332      	adds	r3, #50	; 0x32
 80016fe:	fbb3 f3f9 	udiv	r3, r3, r9
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001708:	f7ff fd2c 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 800170c:	6862      	ldr	r2, [r4, #4]
 800170e:	4368      	muls	r0, r5
 8001710:	0052      	lsls	r2, r2, #1
 8001712:	fbb0 faf2 	udiv	sl, r0, r2
 8001716:	f7ff fd25 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800171a:	6863      	ldr	r3, [r4, #4]
 800171c:	4368      	muls	r0, r5
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	fbb0 f3f3 	udiv	r3, r0, r3
 8001724:	fbb3 f3f9 	udiv	r3, r3, r9
 8001728:	fb09 a313 	mls	r3, r9, r3, sl
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	3332      	adds	r3, #50	; 0x32
 8001730:	fbb3 f3f9 	udiv	r3, r3, r9
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800173a:	443b      	add	r3, r7
 800173c:	60b3      	str	r3, [r6, #8]
 800173e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001742:	f7ff fcff 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001746:	2519      	movs	r5, #25
 8001748:	fb05 f300 	mul.w	r3, r5, r0
 800174c:	6860      	ldr	r0, [r4, #4]
 800174e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001752:	0040      	lsls	r0, r0, #1
 8001754:	fbb3 f3f0 	udiv	r3, r3, r0
 8001758:	fbb3 f3f9 	udiv	r3, r3, r9
 800175c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001760:	f7ff fcf0 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001764:	6863      	ldr	r3, [r4, #4]
 8001766:	4368      	muls	r0, r5
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	fbb0 f7f3 	udiv	r7, r0, r3
 800176e:	f7ff fce9 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001772:	6863      	ldr	r3, [r4, #4]
 8001774:	4368      	muls	r0, r5
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	fbb0 f3f3 	udiv	r3, r0, r3
 800177c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001780:	fb09 7313 	mls	r3, r9, r3, r7
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	3332      	adds	r3, #50	; 0x32
 8001788:	fbb3 f3f9 	udiv	r3, r3, r9
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001792:	f7ff fcd7 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001796:	6862      	ldr	r2, [r4, #4]
 8001798:	4368      	muls	r0, r5
 800179a:	0052      	lsls	r2, r2, #1
 800179c:	fbb0 faf2 	udiv	sl, r0, r2
 80017a0:	f7ff fcd0 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 80017a4:	e7b9      	b.n	800171a <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80017a6:	429e      	cmp	r6, r3
 80017a8:	d002      	beq.n	80017b0 <UART_SetConfig+0x148>
 80017aa:	4b3b      	ldr	r3, [pc, #236]	; (8001898 <UART_SetConfig+0x230>)
 80017ac:	429e      	cmp	r6, r3
 80017ae:	d140      	bne.n	8001832 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80017b0:	f7ff fcd8 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 80017b4:	6867      	ldr	r7, [r4, #4]
 80017b6:	2519      	movs	r5, #25
 80017b8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80017bc:	fb05 f300 	mul.w	r3, r5, r0
 80017c0:	00bf      	lsls	r7, r7, #2
 80017c2:	fbb3 f3f7 	udiv	r3, r3, r7
 80017c6:	fbb3 f3f9 	udiv	r3, r3, r9
 80017ca:	011f      	lsls	r7, r3, #4
 80017cc:	f7ff fcca 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 80017d0:	6863      	ldr	r3, [r4, #4]
 80017d2:	4368      	muls	r0, r5
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	fbb0 f8f3 	udiv	r8, r0, r3
 80017da:	f7ff fcc3 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 80017de:	6863      	ldr	r3, [r4, #4]
 80017e0:	4368      	muls	r0, r5
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80017e8:	fbb3 f3f9 	udiv	r3, r3, r9
 80017ec:	fb09 8313 	mls	r3, r9, r3, r8
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	3332      	adds	r3, #50	; 0x32
 80017f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80017f8:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80017fc:	f7ff fcb2 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
 8001800:	6862      	ldr	r2, [r4, #4]
 8001802:	4368      	muls	r0, r5
 8001804:	0092      	lsls	r2, r2, #2
 8001806:	fbb0 faf2 	udiv	sl, r0, r2
 800180a:	f7ff fcab 	bl	8001164 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800180e:	6863      	ldr	r3, [r4, #4]
 8001810:	4368      	muls	r0, r5
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	fbb0 f3f3 	udiv	r3, r0, r3
 8001818:	fbb3 f3f9 	udiv	r3, r3, r9
 800181c:	fb09 a313 	mls	r3, r9, r3, sl
 8001820:	011b      	lsls	r3, r3, #4
 8001822:	3332      	adds	r3, #50	; 0x32
 8001824:	fbb3 f3f9 	udiv	r3, r3, r9
 8001828:	f003 030f 	and.w	r3, r3, #15
 800182c:	ea43 0308 	orr.w	r3, r3, r8
 8001830:	e783      	b.n	800173a <UART_SetConfig+0xd2>
 8001832:	f7ff fc87 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001836:	6867      	ldr	r7, [r4, #4]
 8001838:	2519      	movs	r5, #25
 800183a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800183e:	fb05 f300 	mul.w	r3, r5, r0
 8001842:	00bf      	lsls	r7, r7, #2
 8001844:	fbb3 f3f7 	udiv	r3, r3, r7
 8001848:	fbb3 f3f9 	udiv	r3, r3, r9
 800184c:	011f      	lsls	r7, r3, #4
 800184e:	f7ff fc79 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001852:	6863      	ldr	r3, [r4, #4]
 8001854:	4368      	muls	r0, r5
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	fbb0 f8f3 	udiv	r8, r0, r3
 800185c:	f7ff fc72 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001860:	6863      	ldr	r3, [r4, #4]
 8001862:	4368      	muls	r0, r5
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	fbb0 f3f3 	udiv	r3, r0, r3
 800186a:	fbb3 f3f9 	udiv	r3, r3, r9
 800186e:	fb09 8313 	mls	r3, r9, r3, r8
 8001872:	011b      	lsls	r3, r3, #4
 8001874:	3332      	adds	r3, #50	; 0x32
 8001876:	fbb3 f3f9 	udiv	r3, r3, r9
 800187a:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800187e:	f7ff fc61 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001882:	6862      	ldr	r2, [r4, #4]
 8001884:	4368      	muls	r0, r5
 8001886:	0092      	lsls	r2, r2, #2
 8001888:	fbb0 faf2 	udiv	sl, r0, r2
 800188c:	f7ff fc5a 	bl	8001144 <HAL_RCC_GetPCLK1Freq>
 8001890:	e7bd      	b.n	800180e <UART_SetConfig+0x1a6>
 8001892:	bf00      	nop
 8001894:	40011000 	.word	0x40011000
 8001898:	40011400 	.word	0x40011400

0800189c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800189c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800189e:	4604      	mov	r4, r0
 80018a0:	460e      	mov	r6, r1
 80018a2:	4617      	mov	r7, r2
 80018a4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80018a6:	6821      	ldr	r1, [r4, #0]
 80018a8:	680b      	ldr	r3, [r1, #0]
 80018aa:	ea36 0303 	bics.w	r3, r6, r3
 80018ae:	d101      	bne.n	80018b4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80018b0:	2000      	movs	r0, #0
}
 80018b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80018b4:	1c6b      	adds	r3, r5, #1
 80018b6:	d0f7      	beq.n	80018a8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80018b8:	b995      	cbnz	r5, 80018e0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80018ba:	6823      	ldr	r3, [r4, #0]
 80018bc:	68da      	ldr	r2, [r3, #12]
 80018be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80018c2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80018c4:	695a      	ldr	r2, [r3, #20]
 80018c6:	f022 0201 	bic.w	r2, r2, #1
 80018ca:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80018cc:	2320      	movs	r3, #32
 80018ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80018d2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80018d6:	2300      	movs	r3, #0
 80018d8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80018dc:	2003      	movs	r0, #3
 80018de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80018e0:	f7fe fe44 	bl	800056c <HAL_GetTick>
 80018e4:	1bc0      	subs	r0, r0, r7
 80018e6:	4285      	cmp	r5, r0
 80018e8:	d2dd      	bcs.n	80018a6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80018ea:	e7e6      	b.n	80018ba <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080018ec <HAL_UART_Init>:
{
 80018ec:	b510      	push	{r4, lr}
  if (huart == NULL)
 80018ee:	4604      	mov	r4, r0
 80018f0:	b340      	cbz	r0, 8001944 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80018f2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80018f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80018fa:	b91b      	cbnz	r3, 8001904 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80018fc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001900:	f001 faae 	bl	8002e60 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001904:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001906:	2324      	movs	r3, #36	; 0x24
 8001908:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800190c:	68d3      	ldr	r3, [r2, #12]
 800190e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001912:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001914:	4620      	mov	r0, r4
 8001916:	f7ff fea7 	bl	8001668 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800191a:	6823      	ldr	r3, [r4, #0]
 800191c:	691a      	ldr	r2, [r3, #16]
 800191e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001922:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001924:	695a      	ldr	r2, [r3, #20]
 8001926:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800192a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001932:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001934:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001936:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001938:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800193a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800193e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001942:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001944:	2001      	movs	r0, #1
}
 8001946:	bd10      	pop	{r4, pc}

08001948 <HAL_UART_Transmit>:
{
 8001948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800194c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800194e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001952:	2b20      	cmp	r3, #32
{
 8001954:	4604      	mov	r4, r0
 8001956:	460d      	mov	r5, r1
 8001958:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800195a:	d14f      	bne.n	80019fc <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 800195c:	2900      	cmp	r1, #0
 800195e:	d04a      	beq.n	80019f6 <HAL_UART_Transmit+0xae>
 8001960:	2a00      	cmp	r2, #0
 8001962:	d048      	beq.n	80019f6 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001964:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001968:	2b01      	cmp	r3, #1
 800196a:	d047      	beq.n	80019fc <HAL_UART_Transmit+0xb4>
 800196c:	2301      	movs	r3, #1
 800196e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001972:	2300      	movs	r3, #0
 8001974:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001976:	2321      	movs	r3, #33	; 0x21
 8001978:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800197c:	f7fe fdf6 	bl	800056c <HAL_GetTick>
    huart->TxXferSize = Size;
 8001980:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001984:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001986:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800198a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800198c:	b29b      	uxth	r3, r3
 800198e:	b96b      	cbnz	r3, 80019ac <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001990:	463b      	mov	r3, r7
 8001992:	4632      	mov	r2, r6
 8001994:	2140      	movs	r1, #64	; 0x40
 8001996:	4620      	mov	r0, r4
 8001998:	f7ff ff80 	bl	800189c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800199c:	b9b0      	cbnz	r0, 80019cc <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 800199e:	2320      	movs	r3, #32
 80019a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80019a4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80019a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80019ac:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80019ae:	3b01      	subs	r3, #1
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80019b4:	68a3      	ldr	r3, [r4, #8]
 80019b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019ba:	4632      	mov	r2, r6
 80019bc:	463b      	mov	r3, r7
 80019be:	f04f 0180 	mov.w	r1, #128	; 0x80
 80019c2:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80019c4:	d10e      	bne.n	80019e4 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019c6:	f7ff ff69 	bl	800189c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80019ca:	b110      	cbz	r0, 80019d2 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80019cc:	2003      	movs	r0, #3
 80019ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80019d2:	882b      	ldrh	r3, [r5, #0]
 80019d4:	6822      	ldr	r2, [r4, #0]
 80019d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019da:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80019dc:	6923      	ldr	r3, [r4, #16]
 80019de:	b943      	cbnz	r3, 80019f2 <HAL_UART_Transmit+0xaa>
          pData += 2U;
 80019e0:	3502      	adds	r5, #2
 80019e2:	e7d2      	b.n	800198a <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019e4:	f7ff ff5a 	bl	800189c <UART_WaitOnFlagUntilTimeout.constprop.3>
 80019e8:	2800      	cmp	r0, #0
 80019ea:	d1ef      	bne.n	80019cc <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80019ec:	6823      	ldr	r3, [r4, #0]
 80019ee:	782a      	ldrb	r2, [r5, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	3501      	adds	r5, #1
 80019f4:	e7c9      	b.n	800198a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80019f6:	2001      	movs	r0, #1
 80019f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80019fc:	2002      	movs	r0, #2
}
 80019fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001a02 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8001a02:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001a06:	2b20      	cmp	r3, #32
 8001a08:	d120      	bne.n	8001a4c <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8001a0a:	b1e9      	cbz	r1, 8001a48 <HAL_UART_Receive_IT+0x46>
 8001a0c:	b1e2      	cbz	r2, 8001a48 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8001a0e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d01a      	beq.n	8001a4c <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8001a16:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001a18:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a1a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a1c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a1e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a20:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001a24:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001a26:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001a28:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8001a2a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001a2e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001a32:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001a34:	6951      	ldr	r1, [r2, #20]
 8001a36:	f041 0101 	orr.w	r1, r1, #1
 8001a3a:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001a3c:	68d1      	ldr	r1, [r2, #12]
 8001a3e:	f041 0120 	orr.w	r1, r1, #32
 8001a42:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001a44:	4618      	mov	r0, r3
 8001a46:	4770      	bx	lr
      return HAL_ERROR;
 8001a48:	2001      	movs	r0, #1
 8001a4a:	4770      	bx	lr
    return HAL_BUSY;
 8001a4c:	2002      	movs	r0, #2
}
 8001a4e:	4770      	bx	lr

08001a50 <HAL_UART_TxCpltCallback>:
 8001a50:	4770      	bx	lr

08001a52 <HAL_UART_RxCpltCallback>:
 8001a52:	4770      	bx	lr

08001a54 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a54:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001a58:	2b22      	cmp	r3, #34	; 0x22
{
 8001a5a:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001a5c:	d136      	bne.n	8001acc <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a5e:	6883      	ldr	r3, [r0, #8]
 8001a60:	6901      	ldr	r1, [r0, #16]
 8001a62:	6802      	ldr	r2, [r0, #0]
 8001a64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a68:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001a6a:	d123      	bne.n	8001ab4 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001a6c:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001a6e:	b9e9      	cbnz	r1, 8001aac <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001a70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a74:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001a78:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001a7a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001a7c:	3c01      	subs	r4, #1
 8001a7e:	b2a4      	uxth	r4, r4
 8001a80:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001a82:	b98c      	cbnz	r4, 8001aa8 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001a84:	6803      	ldr	r3, [r0, #0]
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	f022 0220 	bic.w	r2, r2, #32
 8001a8c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001a8e:	68da      	ldr	r2, [r3, #12]
 8001a90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a94:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001a96:	695a      	ldr	r2, [r3, #20]
 8001a98:	f022 0201 	bic.w	r2, r2, #1
 8001a9c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001a9e:	2320      	movs	r3, #32
 8001aa0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001aa4:	f7ff ffd5 	bl	8001a52 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8001aa8:	2000      	movs	r0, #0
}
 8001aaa:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001aac:	b2d2      	uxtb	r2, r2
 8001aae:	f823 2b01 	strh.w	r2, [r3], #1
 8001ab2:	e7e1      	b.n	8001a78 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001ab4:	b921      	cbnz	r1, 8001ac0 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ab6:	1c59      	adds	r1, r3, #1
 8001ab8:	6852      	ldr	r2, [r2, #4]
 8001aba:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001abc:	701a      	strb	r2, [r3, #0]
 8001abe:	e7dc      	b.n	8001a7a <UART_Receive_IT+0x26>
 8001ac0:	6852      	ldr	r2, [r2, #4]
 8001ac2:	1c59      	adds	r1, r3, #1
 8001ac4:	6281      	str	r1, [r0, #40]	; 0x28
 8001ac6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001aca:	e7f7      	b.n	8001abc <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8001acc:	2002      	movs	r0, #2
 8001ace:	bd10      	pop	{r4, pc}

08001ad0 <HAL_UART_ErrorCallback>:
 8001ad0:	4770      	bx	lr
	...

08001ad4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ad4:	6803      	ldr	r3, [r0, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001ad8:	68d9      	ldr	r1, [r3, #12]
{
 8001ada:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8001adc:	0716      	lsls	r6, r2, #28
{
 8001ade:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ae0:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8001ae2:	d107      	bne.n	8001af4 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ae4:	0696      	lsls	r6, r2, #26
 8001ae6:	d55a      	bpl.n	8001b9e <HAL_UART_IRQHandler+0xca>
 8001ae8:	068d      	lsls	r5, r1, #26
 8001aea:	d558      	bpl.n	8001b9e <HAL_UART_IRQHandler+0xca>
}
 8001aec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001af0:	f7ff bfb0 	b.w	8001a54 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001af4:	f015 0501 	ands.w	r5, r5, #1
 8001af8:	d102      	bne.n	8001b00 <HAL_UART_IRQHandler+0x2c>
 8001afa:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001afe:	d04e      	beq.n	8001b9e <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001b00:	07d3      	lsls	r3, r2, #31
 8001b02:	d505      	bpl.n	8001b10 <HAL_UART_IRQHandler+0x3c>
 8001b04:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001b06:	bf42      	ittt	mi
 8001b08:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001b0a:	f043 0301 	orrmi.w	r3, r3, #1
 8001b0e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b10:	0750      	lsls	r0, r2, #29
 8001b12:	d504      	bpl.n	8001b1e <HAL_UART_IRQHandler+0x4a>
 8001b14:	b11d      	cbz	r5, 8001b1e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001b16:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b1e:	0793      	lsls	r3, r2, #30
 8001b20:	d504      	bpl.n	8001b2c <HAL_UART_IRQHandler+0x58>
 8001b22:	b11d      	cbz	r5, 8001b2c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001b24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b26:	f043 0304 	orr.w	r3, r3, #4
 8001b2a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b2c:	0716      	lsls	r6, r2, #28
 8001b2e:	d504      	bpl.n	8001b3a <HAL_UART_IRQHandler+0x66>
 8001b30:	b11d      	cbz	r5, 8001b3a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001b32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b34:	f043 0308 	orr.w	r3, r3, #8
 8001b38:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001b3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d066      	beq.n	8001c0e <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001b40:	0695      	lsls	r5, r2, #26
 8001b42:	d504      	bpl.n	8001b4e <HAL_UART_IRQHandler+0x7a>
 8001b44:	0688      	lsls	r0, r1, #26
 8001b46:	d502      	bpl.n	8001b4e <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f7ff ff83 	bl	8001a54 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001b4e:	6823      	ldr	r3, [r4, #0]
 8001b50:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001b52:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001b54:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8001b56:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001b58:	d402      	bmi.n	8001b60 <HAL_UART_IRQHandler+0x8c>
 8001b5a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001b5e:	d01a      	beq.n	8001b96 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001b60:	f7ff fd74 	bl	800164c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001b64:	6823      	ldr	r3, [r4, #0]
 8001b66:	695a      	ldr	r2, [r3, #20]
 8001b68:	0652      	lsls	r2, r2, #25
 8001b6a:	d510      	bpl.n	8001b8e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b6c:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001b6e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b74:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001b76:	b150      	cbz	r0, 8001b8e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001b78:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <HAL_UART_IRQHandler+0x13c>)
 8001b7a:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001b7c:	f7fe ff93 	bl	8000aa6 <HAL_DMA_Abort_IT>
 8001b80:	2800      	cmp	r0, #0
 8001b82:	d044      	beq.n	8001c0e <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001b84:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001b86:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001b8a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001b8c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001b8e:	4620      	mov	r0, r4
 8001b90:	f7ff ff9e 	bl	8001ad0 <HAL_UART_ErrorCallback>
 8001b94:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001b96:	f7ff ff9b 	bl	8001ad0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b9a:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001b9c:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001b9e:	0616      	lsls	r6, r2, #24
 8001ba0:	d527      	bpl.n	8001bf2 <HAL_UART_IRQHandler+0x11e>
 8001ba2:	060d      	lsls	r5, r1, #24
 8001ba4:	d525      	bpl.n	8001bf2 <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ba6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001baa:	2a21      	cmp	r2, #33	; 0x21
 8001bac:	d12f      	bne.n	8001c0e <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001bae:	68a2      	ldr	r2, [r4, #8]
 8001bb0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001bb4:	6a22      	ldr	r2, [r4, #32]
 8001bb6:	d117      	bne.n	8001be8 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001bb8:	8811      	ldrh	r1, [r2, #0]
 8001bba:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001bbe:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001bc0:	6921      	ldr	r1, [r4, #16]
 8001bc2:	b979      	cbnz	r1, 8001be4 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001bc4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001bc6:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8001bc8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001bca:	3a01      	subs	r2, #1
 8001bcc:	b292      	uxth	r2, r2
 8001bce:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001bd0:	b9ea      	cbnz	r2, 8001c0e <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bd8:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001be4:	3201      	adds	r2, #1
 8001be6:	e7ee      	b.n	8001bc6 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001be8:	1c51      	adds	r1, r2, #1
 8001bea:	6221      	str	r1, [r4, #32]
 8001bec:	7812      	ldrb	r2, [r2, #0]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	e7ea      	b.n	8001bc8 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001bf2:	0650      	lsls	r0, r2, #25
 8001bf4:	d50b      	bpl.n	8001c0e <HAL_UART_IRQHandler+0x13a>
 8001bf6:	064a      	lsls	r2, r1, #25
 8001bf8:	d509      	bpl.n	8001c0e <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001bfa:	68da      	ldr	r2, [r3, #12]
 8001bfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c00:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001c02:	2320      	movs	r3, #32
 8001c04:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001c08:	4620      	mov	r0, r4
 8001c0a:	f7ff ff21 	bl	8001a50 <HAL_UART_TxCpltCallback>
 8001c0e:	bd70      	pop	{r4, r5, r6, pc}
 8001c10:	08001c15 	.word	0x08001c15

08001c14 <UART_DMAAbortOnError>:
{
 8001c14:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c16:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001c1c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001c1e:	f7ff ff57 	bl	8001ad0 <HAL_UART_ErrorCallback>
 8001c22:	bd08      	pop	{r3, pc}

08001c24 <transferRecValuesToData>:



}

void transferRecValuesToData(int cnt){
 8001c24:	b510      	push	{r4, lr}
	//   counter=cnt-2;
	   cnt=cnt+1;
	 //  while (!(RecMsg1[i] == 0x7D))
		for(int i=0;i<cnt;i++)
	   {
		   Data[i]=RecMsg4[i];
 8001c26:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <transferRecValuesToData+0x18>)
 8001c28:	4905      	ldr	r1, [pc, #20]	; (8001c40 <transferRecValuesToData+0x1c>)
		for(int i=0;i<cnt;i++)
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	4283      	cmp	r3, r0
 8001c2e:	dd00      	ble.n	8001c32 <transferRecValuesToData+0xe>
////	   Data[i]=0x7D;
//	   cntVal=i;



}
 8001c30:	bd10      	pop	{r4, pc}
		   Data[i]=RecMsg4[i];
 8001c32:	5c5c      	ldrb	r4, [r3, r1]
 8001c34:	549c      	strb	r4, [r3, r2]
		for(int i=0;i<cnt;i++)
 8001c36:	3301      	adds	r3, #1
 8001c38:	e7f8      	b.n	8001c2c <transferRecValuesToData+0x8>
 8001c3a:	bf00      	nop
 8001c3c:	200005e0 	.word	0x200005e0
 8001c40:	20000054 	.word	0x20000054

08001c44 <transferRecValuesToDataRecMsg2>:

void transferRecValuesToDataRecMsg2(int cnt){
 8001c44:	b510      	push	{r4, lr}
	//   counter=cnt-2;
	   cnt=cnt+1;
	 //  while (!(RecMsg1[i] == 0x7D))
		for(int i=0;i<cnt;i++)
	   {
		   Data[i]=RecMsg2[i];
 8001c46:	4a05      	ldr	r2, [pc, #20]	; (8001c5c <transferRecValuesToDataRecMsg2+0x18>)
 8001c48:	4905      	ldr	r1, [pc, #20]	; (8001c60 <transferRecValuesToDataRecMsg2+0x1c>)
		for(int i=0;i<cnt;i++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	4283      	cmp	r3, r0
 8001c4e:	dd00      	ble.n	8001c52 <transferRecValuesToDataRecMsg2+0xe>
////	   Data[i]=0x7D;
//	   cntVal=i;



}
 8001c50:	bd10      	pop	{r4, pc}
		   Data[i]=RecMsg2[i];
 8001c52:	5c5c      	ldrb	r4, [r3, r1]
 8001c54:	549c      	strb	r4, [r3, r2]
		for(int i=0;i<cnt;i++)
 8001c56:	3301      	adds	r3, #1
 8001c58:	e7f8      	b.n	8001c4c <transferRecValuesToDataRecMsg2+0x8>
 8001c5a:	bf00      	nop
 8001c5c:	200005e0 	.word	0x200005e0
 8001c60:	20000cca 	.word	0x20000cca

08001c64 <clearingFrameBuffer>:

}

void clearingFrameBuffer()
{
int x=0;
 8001c64:	2300      	movs	r3, #0
for(;x<100;x++)
{
frame[x]=0x00;
 8001c66:	4a03      	ldr	r2, [pc, #12]	; (8001c74 <clearingFrameBuffer+0x10>)
 8001c68:	4619      	mov	r1, r3
 8001c6a:	5499      	strb	r1, [r3, r2]
for(;x<100;x++)
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d1fb      	bne.n	8001c6a <clearingFrameBuffer+0x6>

}

}
 8001c72:	4770      	bx	lr
 8001c74:	20000a7d 	.word	0x20000a7d

08001c78 <function10>:
 {
 8001c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 	TimingDelay4=6;
 8001c7c:	4c39      	ldr	r4, [pc, #228]	; (8001d64 <function10+0xec>)
 8001c7e:	2306      	movs	r3, #6
 8001c80:	6023      	str	r3, [r4, #0]
	 TimingDelay_Decrement4();
 8001c82:	f000 f94f 	bl	8001f24 <TimingDelay_Decrement4>
	 if(TimingDelay4==1)
 8001c86:	6822      	ldr	r2, [r4, #0]
 8001c88:	2a01      	cmp	r2, #1
 8001c8a:	d1fc      	bne.n	8001c86 <function10+0xe>
	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001c8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c90:	4835      	ldr	r0, [pc, #212]	; (8001d68 <function10+0xf0>)
 8001c92:	f7ff f801 	bl	8000c98 <HAL_GPIO_WritePin>
	            TimingDelay4=12;
 8001c96:	230c      	movs	r3, #12
 8001c98:	6023      	str	r3, [r4, #0]
	 TimingDelay_Decrement4();
 8001c9a:	f000 f943 	bl	8001f24 <TimingDelay_Decrement4>
	 if(TimingDelay4==1)
 8001c9e:	6825      	ldr	r5, [r4, #0]
 8001ca0:	2d01      	cmp	r5, #1
 8001ca2:	d1fc      	bne.n	8001c9e <function10+0x26>
	 clearingFrameBuffer();
 8001ca4:	f7ff ffde 	bl	8001c64 <clearingFrameBuffer>
	 pedestrain[0]=0xFF;
 8001ca8:	4a30      	ldr	r2, [pc, #192]	; (8001d6c <function10+0xf4>)
	           frame[0]=adcVal1;//0x01 ; // primary byte
 8001caa:	4c31      	ldr	r4, [pc, #196]	; (8001d70 <function10+0xf8>)
	 	      Disp[0]=frame[0];
 8001cac:	4831      	ldr	r0, [pc, #196]	; (8001d74 <function10+0xfc>)
	 	                  frame[9]=powerStatus;//power status
 8001cae:	7265      	strb	r5, [r4, #9]
	 pedestrain[0]=0xFF;
 8001cb0:	23ff      	movs	r3, #255	; 0xff
 8001cb2:	7013      	strb	r3, [r2, #0]
	 pedestrain[1]=0xFF;
 8001cb4:	7053      	strb	r3, [r2, #1]
	 powerStatus=1;
 8001cb6:	4a30      	ldr	r2, [pc, #192]	; (8001d78 <function10+0x100>)
	 	      frame[7]=pedestrain[0];// pedestrain1
 8001cb8:	71e3      	strb	r3, [r4, #7]
	 powerStatus=1;
 8001cba:	7015      	strb	r5, [r2, #0]
	           frame[0]=adcVal1;//0x01 ; // primary byte
 8001cbc:	4a2f      	ldr	r2, [pc, #188]	; (8001d7c <function10+0x104>)
	 	      frame[8]=pedestrain[1];// pedestrain2
 8001cbe:	7223      	strb	r3, [r4, #8]
	           frame[0]=adcVal1;//0x01 ; // primary byte
 8001cc0:	f892 8000 	ldrb.w	r8, [r2]
	           frame[1]=adcVal2;//0x02 ; // secondary byte
 8001cc4:	4a2e      	ldr	r2, [pc, #184]	; (8001d80 <function10+0x108>)
	 	      Disp[7]=frame[7];
 8001cc6:	71c3      	strb	r3, [r0, #7]
	           frame[1]=adcVal2;//0x02 ; // secondary byte
 8001cc8:	f892 c000 	ldrb.w	ip, [r2]
	 	      frame[5]=slaveNo;// slaveNo
 8001ccc:	4a2d      	ldr	r2, [pc, #180]	; (8001d84 <function10+0x10c>)
	           frame[1]=adcVal2;//0x02 ; // secondary byte
 8001cce:	f884 c001 	strb.w	ip, [r4, #1]
	 	      frame[5]=slaveNo;// slaveNo
 8001cd2:	7811      	ldrb	r1, [r2, #0]
 8001cd4:	7161      	strb	r1, [r4, #5]
	           frame[2]=0x02;// segment byte (hundred place)
 8001cd6:	f04f 0e02 	mov.w	lr, #2
	 	      frame[6]=0x06;// GPI
 8001cda:	2206      	movs	r2, #6
	 	      frame[3]=0x03;// segment byte (tens place)
 8001cdc:	2703      	movs	r7, #3
	 	      frame[4]=0x05;// segment byte (unit place)
 8001cde:	2605      	movs	r6, #5
	 	      Disp[5]=frame[5];
 8001ce0:	7141      	strb	r1, [r0, #5]
		byteToIntegerVal(&Disp[0],0);
 8001ce2:	2100      	movs	r1, #0
	           frame[2]=0x02;// segment byte (hundred place)
 8001ce4:	f884 e002 	strb.w	lr, [r4, #2]
	 	      Disp[2]=frame[2];
 8001ce8:	f880 e002 	strb.w	lr, [r0, #2]
	 	      Disp[1]=frame[1];
 8001cec:	f880 c001 	strb.w	ip, [r0, #1]
	 	      frame[6]=0x06;// GPI
 8001cf0:	71a2      	strb	r2, [r4, #6]
	 	      Disp[8]=frame[8];
 8001cf2:	7203      	strb	r3, [r0, #8]
	           frame[0]=adcVal1;//0x01 ; // primary byte
 8001cf4:	f884 8000 	strb.w	r8, [r4]
	 	      frame[3]=0x03;// segment byte (tens place)
 8001cf8:	70e7      	strb	r7, [r4, #3]
	 	      frame[4]=0x05;// segment byte (unit place)
 8001cfa:	7126      	strb	r6, [r4, #4]
	 	      Disp[0]=frame[0];
 8001cfc:	f880 8000 	strb.w	r8, [r0]
	 	      Disp[3]=frame[3];
 8001d00:	70c7      	strb	r7, [r0, #3]
	 	      Disp[4]=frame[4];
 8001d02:	7106      	strb	r6, [r0, #4]
	 	      Disp[6]=frame[6];
 8001d04:	7182      	strb	r2, [r0, #6]
	 	      Disp[9]=frame[9];
 8001d06:	7245      	strb	r5, [r0, #9]
		byteToIntegerVal(&Disp[0],0);
 8001d08:	f000 fe42 	bl	8002990 <byteToIntegerVal>
		 	       	CRCValue =	HAL_CRC_Calculate(&hcrc,(uint32_t *)stringInt, 8);
 8001d0c:	2208      	movs	r2, #8
 8001d0e:	491e      	ldr	r1, [pc, #120]	; (8001d88 <function10+0x110>)
 8001d10:	481e      	ldr	r0, [pc, #120]	; (8001d8c <function10+0x114>)
 8001d12:	f7fe feb3 	bl	8000a7c <HAL_CRC_Calculate>
 8001d16:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <function10+0x118>)
 8001d18:	6018      	str	r0, [r3, #0]
		 	       	intToByte(CRCValue);
 8001d1a:	6818      	ldr	r0, [r3, #0]
 8001d1c:	f000 fe48 	bl	80029b0 <intToByte>
		           frame[10]=crcVal[3]; //CRC
 8001d20:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <function10+0x11c>)
	 HAL_UART_Transmit (&huart6, (uint8_t*)frame,16,5000) ;
 8001d22:	481d      	ldr	r0, [pc, #116]	; (8001d98 <function10+0x120>)
		           frame[10]=crcVal[3]; //CRC
 8001d24:	78da      	ldrb	r2, [r3, #3]
 8001d26:	72a2      	strb	r2, [r4, #10]
		           frame[11]=crcVal[2]; //CRC
 8001d28:	789a      	ldrb	r2, [r3, #2]
 8001d2a:	72e2      	strb	r2, [r4, #11]
		           frame[12]=crcVal[1]; //CRC
 8001d2c:	785a      	ldrb	r2, [r3, #1]
		           frame[13]=crcVal[0]; //CRC
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	7363      	strb	r3, [r4, #13]
	 frame[14]=125 ;
 8001d32:	237d      	movs	r3, #125	; 0x7d
		           frame[12]=crcVal[1]; //CRC
 8001d34:	7322      	strb	r2, [r4, #12]
	 frame[14]=125 ;
 8001d36:	73a3      	strb	r3, [r4, #14]
	 frame[15]=125 ;
 8001d38:	73e3      	strb	r3, [r4, #15]
	 HAL_UART_Transmit (&huart6, (uint8_t*)frame,16,5000) ;
 8001d3a:	4621      	mov	r1, r4
 8001d3c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d40:	2210      	movs	r2, #16
 8001d42:	f7ff fe01 	bl	8001948 <HAL_UART_Transmit>
	 HAL_UART_Transmit (&huart2, (uint8_t*)frame,16,5000) ;
 8001d46:	4621      	mov	r1, r4
 8001d48:	2210      	movs	r2, #16
 8001d4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d4e:	4813      	ldr	r0, [pc, #76]	; (8001d9c <function10+0x124>)
 8001d50:	f7ff fdfa 	bl	8001948 <HAL_UART_Transmit>
	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d54:	2200      	movs	r2, #0
 8001d56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d5a:	4803      	ldr	r0, [pc, #12]	; (8001d68 <function10+0xf0>)
}
 8001d5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d60:	f7fe bf9a 	b.w	8000c98 <HAL_GPIO_WritePin>
 8001d64:	200009cc 	.word	0x200009cc
 8001d68:	40020800 	.word	0x40020800
 8001d6c:	2000015c 	.word	0x2000015c
 8001d70:	20000a7d 	.word	0x20000a7d
 8001d74:	20000168 	.word	0x20000168
 8001d78:	20000250 	.word	0x20000250
 8001d7c:	20000fbf 	.word	0x20000fbf
 8001d80:	20000fb8 	.word	0x20000fb8
 8001d84:	20000254 	.word	0x20000254
 8001d88:	20000ae4 	.word	0x20000ae4
 8001d8c:	20000150 	.word	0x20000150
 8001d90:	20000694 	.word	0x20000694
 8001d94:	20000b5d 	.word	0x20000b5d
 8001d98:	20000780 	.word	0x20000780
 8001d9c:	200009d0 	.word	0x200009d0

08001da0 <slaveSelection>:

void slaveSelection()
{
 8001da0:	b508      	push	{r3, lr}

	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_14)){
 8001da2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001da6:	4820      	ldr	r0, [pc, #128]	; (8001e28 <slaveSelection+0x88>)
 8001da8:	f7fe ff70 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001dac:	b140      	cbz	r0, 8001dc0 <slaveSelection+0x20>
	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13))	{
 8001dae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001db2:	481d      	ldr	r0, [pc, #116]	; (8001e28 <slaveSelection+0x88>)
 8001db4:	f7fe ff6a 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001db8:	b110      	cbz	r0, 8001dc0 <slaveSelection+0x20>

		slaveNo=1;
 8001dba:	4b1c      	ldr	r3, [pc, #112]	; (8001e2c <slaveSelection+0x8c>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
		}}

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_14)){
 8001dc0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dc4:	4818      	ldr	r0, [pc, #96]	; (8001e28 <slaveSelection+0x88>)
 8001dc6:	f7fe ff61 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001dca:	b958      	cbnz	r0, 8001de4 <slaveSelection+0x44>
		if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13))	{
 8001dcc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001dd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dd4:	f500 3004 	add.w	r0, r0, #135168	; 0x21000
 8001dd8:	f7fe ff58 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001ddc:	b910      	cbnz	r0, 8001de4 <slaveSelection+0x44>

			slaveNo=2;
 8001dde:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <slaveSelection+0x8c>)
 8001de0:	2202      	movs	r2, #2
 8001de2:	601a      	str	r2, [r3, #0]
			}}

	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_14)){
 8001de4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001de8:	480f      	ldr	r0, [pc, #60]	; (8001e28 <slaveSelection+0x88>)
 8001dea:	f7fe ff4f 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001dee:	b140      	cbz	r0, 8001e02 <slaveSelection+0x62>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13))	{
 8001df0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001df4:	480c      	ldr	r0, [pc, #48]	; (8001e28 <slaveSelection+0x88>)
 8001df6:	f7fe ff49 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001dfa:	b910      	cbnz	r0, 8001e02 <slaveSelection+0x62>

				slaveNo=4;
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <slaveSelection+0x8c>)
 8001dfe:	2204      	movs	r2, #4
 8001e00:	601a      	str	r2, [r3, #0]
				}}

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_14)){
 8001e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e06:	4808      	ldr	r0, [pc, #32]	; (8001e28 <slaveSelection+0x88>)
 8001e08:	f7fe ff40 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001e0c:	b958      	cbnz	r0, 8001e26 <slaveSelection+0x86>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_13))	{
 8001e0e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001e12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e16:	f500 3004 	add.w	r0, r0, #135168	; 0x21000
 8001e1a:	f7fe ff37 	bl	8000c8c <HAL_GPIO_ReadPin>
 8001e1e:	b110      	cbz	r0, 8001e26 <slaveSelection+0x86>

				slaveNo=3;
 8001e20:	4b02      	ldr	r3, [pc, #8]	; (8001e2c <slaveSelection+0x8c>)
 8001e22:	2203      	movs	r2, #3
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	bd08      	pop	{r3, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	20000254 	.word	0x20000254

08001e30 <setPWM.isra.0.constprop.1>:
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

}

/* USER CODE BEGIN 4 */
void setPWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period,uint16_t pulse)
 8001e30:	b084      	sub	sp, #16
 8001e32:	b510      	push	{r4, lr}
 8001e34:	b088      	sub	sp, #32
 8001e36:	ac0a      	add	r4, sp, #40	; 0x28
 8001e38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
{
 HAL_TIM_PWM_Stop(&timer, channel); // stop generation of pwm
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4620      	mov	r0, r4
 8001e40:	f7ff fbb4 	bl	80015ac <HAL_TIM_PWM_Stop>
 TIM_OC_InitTypeDef sConfigOC;
// timer.Init.Period = period; // set the period duration
// HAL_TIM_PWM_Init(&timer); // re-inititialise with new period value
 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 sConfigOC.Pulse = pulse; // set the pulse duration
 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e44:	2400      	movs	r4, #0
 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e46:	2360      	movs	r3, #96	; 0x60
 8001e48:	9301      	str	r3, [sp, #4]
 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 8001e4a:	4622      	mov	r2, r4
 sConfigOC.Pulse = pulse; // set the pulse duration
 8001e4c:	f8bd 3068 	ldrh.w	r3, [sp, #104]	; 0x68
 8001e50:	9302      	str	r3, [sp, #8]
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 8001e52:	a901      	add	r1, sp, #4
 8001e54:	a80a      	add	r0, sp, #40	; 0x28
 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e56:	9403      	str	r4, [sp, #12]
 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e58:	9405      	str	r4, [sp, #20]
 HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 8001e5a:	f7ff fb17 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 HAL_TIM_PWM_Start(&timer, channel); // start pwm generation
 8001e5e:	4621      	mov	r1, r4
 8001e60:	a80a      	add	r0, sp, #40	; 0x28
 8001e62:	f7ff fb83 	bl	800156c <HAL_TIM_PWM_Start>
}
 8001e66:	b008      	add	sp, #32
 8001e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e6c:	b004      	add	sp, #16
 8001e6e:	4770      	bx	lr

08001e70 <SystemClock_Config>:
{
 8001e70:	b500      	push	{lr}
 8001e72:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e74:	2230      	movs	r2, #48	; 0x30
 8001e76:	2100      	movs	r1, #0
 8001e78:	a808      	add	r0, sp, #32
 8001e7a:	f001 fd17 	bl	80038ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e7e:	2214      	movs	r2, #20
 8001e80:	2100      	movs	r1, #0
 8001e82:	a803      	add	r0, sp, #12
 8001e84:	f001 fd12 	bl	80038ac <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e88:	2300      	movs	r3, #0
 8001e8a:	4a18      	ldr	r2, [pc, #96]	; (8001eec <SystemClock_Config+0x7c>)
 8001e8c:	9301      	str	r3, [sp, #4]
 8001e8e:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001e90:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001e94:	6411      	str	r1, [r2, #64]	; 0x40
 8001e96:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e98:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001e9c:	9201      	str	r2, [sp, #4]
 8001e9e:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ea0:	4a13      	ldr	r2, [pc, #76]	; (8001ef0 <SystemClock_Config+0x80>)
 8001ea2:	9302      	str	r3, [sp, #8]
 8001ea4:	6811      	ldr	r1, [r2, #0]
 8001ea6:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001eaa:	6011      	str	r1, [r2, #0]
 8001eac:	6812      	ldr	r2, [r2, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001eae:	930e      	str	r3, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eb0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001eb4:	9202      	str	r2, [sp, #8]
 8001eb6:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001eb8:	2202      	movs	r2, #2
 8001eba:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ec0:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ec2:	2210      	movs	r2, #16
 8001ec4:	920c      	str	r2, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ec6:	f7fe fef3 	bl	8000cb0 <HAL_RCC_OscConfig>
 8001eca:	4601      	mov	r1, r0
 8001ecc:	b100      	cbz	r0, 8001ed0 <SystemClock_Config+0x60>
 8001ece:	e7fe      	b.n	8001ece <SystemClock_Config+0x5e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ed0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001ed2:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ed4:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ed6:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ed8:	9007      	str	r0, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001eda:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001edc:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ede:	f7ff f897 	bl	8001010 <HAL_RCC_ClockConfig>
 8001ee2:	b100      	cbz	r0, 8001ee6 <SystemClock_Config+0x76>
 8001ee4:	e7fe      	b.n	8001ee4 <SystemClock_Config+0x74>
}
 8001ee6:	b015      	add	sp, #84	; 0x54
 8001ee8:	f85d fb04 	ldr.w	pc, [sp], #4
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40007000 	.word	0x40007000

08001ef4 <TimingDelay_Decrement>:


void TimingDelay_Decrement(void)
{
  if (TimingDelay != 0x00)
 8001ef4:	4a02      	ldr	r2, [pc, #8]	; (8001f00 <TimingDelay_Decrement+0xc>)
 8001ef6:	6813      	ldr	r3, [r2, #0]
 8001ef8:	b10b      	cbz	r3, 8001efe <TimingDelay_Decrement+0xa>
  {
    TimingDelay--;
 8001efa:	3b01      	subs	r3, #1
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	4770      	bx	lr
 8001f00:	200003e8 	.word	0x200003e8

08001f04 <TimingDelay_Decrement1>:
  }
}
void TimingDelay_Decrement1(void)
{
  if (TimingDelay1 != 0x00)
 8001f04:	4a02      	ldr	r2, [pc, #8]	; (8001f10 <TimingDelay_Decrement1+0xc>)
 8001f06:	6813      	ldr	r3, [r2, #0]
 8001f08:	b10b      	cbz	r3, 8001f0e <TimingDelay_Decrement1+0xa>
  {
    TimingDelay1--;
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	4770      	bx	lr
 8001f10:	20000a54 	.word	0x20000a54

08001f14 <TimingDelay_Decrement3>:
    TimingDelay2--;
  }
}
void TimingDelay_Decrement3(void)
{
  if (TimingDelay3 != 0x00)
 8001f14:	4a02      	ldr	r2, [pc, #8]	; (8001f20 <TimingDelay_Decrement3+0xc>)
 8001f16:	6813      	ldr	r3, [r2, #0]
 8001f18:	b10b      	cbz	r3, 8001f1e <TimingDelay_Decrement3+0xa>
  {
    TimingDelay3--;
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	4770      	bx	lr
 8001f20:	20000298 	.word	0x20000298

08001f24 <TimingDelay_Decrement4>:
  }
}
void TimingDelay_Decrement4(void)
{
  if (TimingDelay4 != 0x00)
 8001f24:	4a02      	ldr	r2, [pc, #8]	; (8001f30 <TimingDelay_Decrement4+0xc>)
 8001f26:	6813      	ldr	r3, [r2, #0]
 8001f28:	b10b      	cbz	r3, 8001f2e <TimingDelay_Decrement4+0xa>
  {
    TimingDelay4--;
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	6013      	str	r3, [r2, #0]
 8001f2e:	4770      	bx	lr
 8001f30:	200009cc 	.word	0x200009cc

08001f34 <TimingDelay_Decrement5>:
  }
}
void TimingDelay_Decrement5(void)
{
  if (TimingDelay5 != 0x00)
 8001f34:	4a02      	ldr	r2, [pc, #8]	; (8001f40 <TimingDelay_Decrement5+0xc>)
 8001f36:	6813      	ldr	r3, [r2, #0]
 8001f38:	b10b      	cbz	r3, 8001f3e <TimingDelay_Decrement5+0xa>
  {
    TimingDelay5--;
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	4770      	bx	lr
 8001f40:	20000690 	.word	0x20000690

08001f44 <setPWMPin>:
  }
}

void setPWMPin(uint8_t  pinValue,uint8_t  pinValue1,uint8_t pulse)
{
 8001f44:	b5f0      	push	{r4, r5, r6, r7, lr}
/*---------------set PWM pin-----------------------------*/
	if(!(RecMsg4[8]==pulse1)){
 8001f46:	4b5e      	ldr	r3, [pc, #376]	; (80020c0 <setPWMPin+0x17c>)
 8001f48:	4f5e      	ldr	r7, [pc, #376]	; (80020c4 <setPWMPin+0x180>)
 8001f4a:	7a1b      	ldrb	r3, [r3, #8]
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	4293      	cmp	r3, r2
{
 8001f50:	b08f      	sub	sp, #60	; 0x3c
 8001f52:	4606      	mov	r6, r0
	if(!(RecMsg4[8]==pulse1)){
 8001f54:	d043      	beq.n	8001fde <setPWMPin+0x9a>

		pulse1=RecMsg4[8];

		if(pulse1==1){
 8001f56:	2b01      	cmp	r3, #1
		pulse1=RecMsg4[8];
 8001f58:	603b      	str	r3, [r7, #0]
		if(pulse1==1){
 8001f5a:	d113      	bne.n	8001f84 <setPWMPin+0x40>
		 setPWM(htim3, TIM_CHANNEL_1, 255, 400);    //PB4
 8001f5c:	f8df e168 	ldr.w	lr, [pc, #360]	; 80020c8 <setPWMPin+0x184>
 8001f60:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001f64:	930c      	str	r3, [sp, #48]	; 0x30
 8001f66:	f10e 0510 	add.w	r5, lr, #16
 8001f6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f6c:	466c      	mov	r4, sp
 8001f6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f74:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001f78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001f7c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001f80:	f7ff ff56 	bl	8001e30 <setPWM.isra.0.constprop.1>
		}
		if(pulse1==2){
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d113      	bne.n	8001fb2 <setPWMPin+0x6e>
		 setPWM(htim3, TIM_CHANNEL_1, 255, 600);    //PB4
 8001f8a:	f8df e13c 	ldr.w	lr, [pc, #316]	; 80020c8 <setPWMPin+0x184>
 8001f8e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001f92:	930c      	str	r3, [sp, #48]	; 0x30
 8001f94:	f10e 0510 	add.w	r5, lr, #16
 8001f98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f9a:	466c      	mov	r4, sp
 8001f9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fa0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fa2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001fa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001faa:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001fae:	f7ff ff3f 	bl	8001e30 <setPWM.isra.0.constprop.1>
		}
		if(pulse1==3){
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d112      	bne.n	8001fde <setPWMPin+0x9a>
		 setPWM(htim3, TIM_CHANNEL_1, 255, 1000);    //PB4
 8001fb8:	4f43      	ldr	r7, [pc, #268]	; (80020c8 <setPWMPin+0x184>)
 8001fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fbe:	930c      	str	r3, [sp, #48]	; 0x30
 8001fc0:	f107 0510 	add.w	r5, r7, #16
 8001fc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fc6:	466c      	mov	r4, sp
 8001fc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fce:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001fd2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001fd6:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8001fda:	f7ff ff29 	bl	8001e30 <setPWM.isra.0.constprop.1>
 8001fde:	f006 0533 	and.w	r5, r6, #51	; 0x33
//		 setPWM(htim3, TIM_CHANNEL_1, 255, 500);    //PB4
//			pulse1=RecMsg4[8];
//	}
//		 setPWM(htim2, TIM_CHANNEL_2, 255, 200);    //PB3

	 offAll();
 8001fe2:	f001 fbaf 	bl	8003744 <offAll>

	 /*---------------------------for primary and secondary--------------------------*/
	 /*--------------green1 and green2-----------------*/
	 		 if(( pinValue & 0x33 )== 0x33)
 8001fe6:	2d33      	cmp	r5, #51	; 0x33
 8001fe8:	d113      	bne.n	8002012 <setPWMPin+0xce>
	 		 {
	 		 //			 setPWM(htim14, TIM_CHANNEL_1, 255, pulse);    //PA7
	 		 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);//G2
 8001fea:	2201      	movs	r2, #1
 8001fec:	4611      	mov	r1, r2
 8001fee:	4837      	ldr	r0, [pc, #220]	; (80020cc <setPWMPin+0x188>)
 8001ff0:	f7fe fe52 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);//G2
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	2110      	movs	r1, #16
 8001ff8:	4834      	ldr	r0, [pc, #208]	; (80020cc <setPWMPin+0x188>)
 8001ffa:	f7fe fe4d 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);//G1
 8001ffe:	2201      	movs	r2, #1
 8002000:	2102      	movs	r1, #2
 8002002:	4832      	ldr	r0, [pc, #200]	; (80020cc <setPWMPin+0x188>)
 8002004:	f7fe fe48 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);//G1
 8002008:	2201      	movs	r2, #1
 800200a:	2180      	movs	r1, #128	; 0x80
 800200c:	482f      	ldr	r0, [pc, #188]	; (80020cc <setPWMPin+0x188>)
 800200e:	f7fe fe43 	bl	8000c98 <HAL_GPIO_WritePin>
 8002012:	f006 0444 	and.w	r4, r6, #68	; 0x44

	 		 		}
	 /*------------------------amber--------------------*/
	 		 if(( pinValue & 0x44 )== 0x44)
 8002016:	2c44      	cmp	r4, #68	; 0x44
 8002018:	d10a      	bne.n	8002030 <setPWMPin+0xec>
	 			 {
	 			 //			 setPWM(htim14, TIM_CHANNEL_1, 255, pulse);    //PA7
	 			 			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);//A
 800201a:	2201      	movs	r2, #1
 800201c:	4611      	mov	r1, r2
 800201e:	482c      	ldr	r0, [pc, #176]	; (80020d0 <setPWMPin+0x18c>)
 8002020:	f7fe fe3a 	bl	8000c98 <HAL_GPIO_WritePin>
	 			 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET);//A
 8002024:	2201      	movs	r2, #1
 8002026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800202a:	4828      	ldr	r0, [pc, #160]	; (80020cc <setPWMPin+0x188>)
 800202c:	f7fe fe34 	bl	8000c98 <HAL_GPIO_WritePin>
 8002030:	f006 0688 	and.w	r6, r6, #136	; 0x88

	 			 		}
	 /*------------------------red--------------------*/
	 		 if(( pinValue & 0x88 )== 0x88)
 8002034:	2e88      	cmp	r6, #136	; 0x88
 8002036:	d10a      	bne.n	800204e <setPWMPin+0x10a>
	 		 	{
	 		 	 //			 setPWM(htim14, TIM_CHANNEL_1, 255, pulse);    //PA7
	 		 			 	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET);//R
 8002038:	2201      	movs	r2, #1
 800203a:	2108      	movs	r1, #8
 800203c:	4823      	ldr	r0, [pc, #140]	; (80020cc <setPWMPin+0x188>)
 800203e:	f7fe fe2b 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 			 	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);//R
 8002042:	2201      	movs	r2, #1
 8002044:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002048:	4820      	ldr	r0, [pc, #128]	; (80020cc <setPWMPin+0x188>)
 800204a:	f7fe fe25 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 	}


	 		 /*---------------------------for primary and secondary--------------------------*/
	 		 /*--------------green1 and green2-----------------*/
	 		 		 if(( pinValue & 0x33 )== 0x33)
 800204e:	2d33      	cmp	r5, #51	; 0x33
 8002050:	d117      	bne.n	8002082 <setPWMPin+0x13e>
	 		 		 {
	 		 		 //			 setPWM(htim14, TIM_CHANNEL_1, 255, pulse);    //PA7
	 		 		 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);//G2
 8002052:	2201      	movs	r2, #1
 8002054:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002058:	481c      	ldr	r0, [pc, #112]	; (80020cc <setPWMPin+0x188>)
 800205a:	f7fe fe1d 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 		 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);//G1
 800205e:	2201      	movs	r2, #1
 8002060:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002064:	4819      	ldr	r0, [pc, #100]	; (80020cc <setPWMPin+0x188>)
 8002066:	f7fe fe17 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 		 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);//G2
 800206a:	2201      	movs	r2, #1
 800206c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002070:	4816      	ldr	r0, [pc, #88]	; (80020cc <setPWMPin+0x188>)
 8002072:	f7fe fe11 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 		 			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);//G1
 8002076:	2201      	movs	r2, #1
 8002078:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800207c:	4815      	ldr	r0, [pc, #84]	; (80020d4 <setPWMPin+0x190>)
 800207e:	f7fe fe0b 	bl	8000c98 <HAL_GPIO_WritePin>

	 		 		 		}
	 		 /*------------------------amber--------------------*/
	 		 		 if(( pinValue & 0x44 )== 0x44)
 8002082:	2c44      	cmp	r4, #68	; 0x44
 8002084:	d10a      	bne.n	800209c <setPWMPin+0x158>
	 		 			 {
	 		 			 //			 setPWM(htim14, TIM_CHANNEL_1, 255, pulse);    //PA7
	 		 			 			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);//A
 8002086:	2201      	movs	r2, #1
 8002088:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800208c:	480f      	ldr	r0, [pc, #60]	; (80020cc <setPWMPin+0x188>)
 800208e:	f7fe fe03 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 			 			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);//A
 8002092:	2201      	movs	r2, #1
 8002094:	2108      	movs	r1, #8
 8002096:	480e      	ldr	r0, [pc, #56]	; (80020d0 <setPWMPin+0x18c>)
 8002098:	f7fe fdfe 	bl	8000c98 <HAL_GPIO_WritePin>

	 		 			 		}
	 		 /*------------------------red--------------------*/
	 		 		 if(( pinValue & 0x88 )== 0x88)
 800209c:	2e88      	cmp	r6, #136	; 0x88
 800209e:	d10d      	bne.n	80020bc <setPWMPin+0x178>
	 		 		 	{
	 		 		 	 //			 setPWM(htim14, TIM_CHANNEL_1, 255, pulse);    //PA7
	 		 		 			 	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);//R
 80020a0:	2201      	movs	r2, #1
 80020a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020a6:	4809      	ldr	r0, [pc, #36]	; (80020cc <setPWMPin+0x188>)
 80020a8:	f7fe fdf6 	bl	8000c98 <HAL_GPIO_WritePin>
	 		 		 			 	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);//R
 80020ac:	480a      	ldr	r0, [pc, #40]	; (80020d8 <setPWMPin+0x194>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	2108      	movs	r1, #8
//




}
 80020b2:	b00f      	add	sp, #60	; 0x3c
 80020b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	 		 		 			 	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);//R
 80020b8:	f7fe bdee 	b.w	8000c98 <HAL_GPIO_WritePin>
}
 80020bc:	b00f      	add	sp, #60	; 0x3c
 80020be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020c0:	20000054 	.word	0x20000054
 80020c4:	2000002c 	.word	0x2000002c
 80020c8:	200003a8 	.word	0x200003a8
 80020cc:	40020c00 	.word	0x40020c00
 80020d0:	40020000 	.word	0x40020000
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40020800 	.word	0x40020800

080020dc <main>:
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 80020e0:	f7fe fa1e 	bl	8000520 <HAL_Init>
  SystemClock_Config();
 80020e4:	f7ff fec4 	bl	8001e70 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	2214      	movs	r2, #20
 80020ea:	2100      	movs	r1, #0
 80020ec:	a807      	add	r0, sp, #28
 80020ee:	f001 fbdd 	bl	80038ac <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020f2:	2400      	movs	r4, #0
 80020f4:	4ba0      	ldr	r3, [pc, #640]	; (8002378 <main+0x29c>)
 80020f6:	9400      	str	r4, [sp, #0]
 80020f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80020fa:	48a0      	ldr	r0, [pc, #640]	; (800237c <main+0x2a0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fc:	f042 0204 	orr.w	r2, r2, #4
 8002100:	631a      	str	r2, [r3, #48]	; 0x30
 8002102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002104:	f002 0204 	and.w	r2, r2, #4
 8002108:	9200      	str	r2, [sp, #0]
 800210a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800210c:	9401      	str	r4, [sp, #4]
 800210e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002110:	f042 0201 	orr.w	r2, r2, #1
 8002114:	631a      	str	r2, [r3, #48]	; 0x30
 8002116:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002118:	f002 0201 	and.w	r2, r2, #1
 800211c:	9201      	str	r2, [sp, #4]
 800211e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002120:	9402      	str	r4, [sp, #8]
 8002122:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002124:	f042 0202 	orr.w	r2, r2, #2
 8002128:	631a      	str	r2, [r3, #48]	; 0x30
 800212a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800212c:	f002 0202 	and.w	r2, r2, #2
 8002130:	9202      	str	r2, [sp, #8]
 8002132:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002134:	9403      	str	r4, [sp, #12]
 8002136:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002138:	f042 0210 	orr.w	r2, r2, #16
 800213c:	631a      	str	r2, [r3, #48]	; 0x30
 800213e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002140:	f002 0210 	and.w	r2, r2, #16
 8002144:	9203      	str	r2, [sp, #12]
 8002146:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002148:	9404      	str	r4, [sp, #16]
 800214a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800214c:	f042 0208 	orr.w	r2, r2, #8
 8002150:	631a      	str	r2, [r3, #48]	; 0x30
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800215a:	4622      	mov	r2, r4
 800215c:	f242 010c 	movw	r1, #8204	; 0x200c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002160:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002162:	f7fe fd99 	bl	8000c98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_15, GPIO_PIN_RESET);
 8002166:	4622      	mov	r2, r4
 8002168:	f248 0109 	movw	r1, #32777	; 0x8009
 800216c:	4884      	ldr	r0, [pc, #528]	; (8002380 <main+0x2a4>)
 800216e:	f7fe fd93 	bl	8000c98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8002172:	4622      	mov	r2, r4
 8002174:	f649 7188 	movw	r1, #40840	; 0x9f88
 8002178:	4882      	ldr	r0, [pc, #520]	; (8002384 <main+0x2a8>)
 800217a:	f7fe fd8d 	bl	8000c98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 800217e:	4622      	mov	r2, r4
 8002180:	f64f 519f 	movw	r1, #64927	; 0xfd9f
 8002184:	4880      	ldr	r0, [pc, #512]	; (8002388 <main+0x2ac>)
 8002186:	f7fe fd87 	bl	8000c98 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800218a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3;
 800218c:	f242 030c 	movw	r3, #8204	; 0x200c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002190:	a907      	add	r1, sp, #28
 8002192:	487a      	ldr	r0, [pc, #488]	; (800237c <main+0x2a0>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3;
 8002194:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002196:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219c:	f7fe fc96 	bl	8000acc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_15;
 80021a0:	f248 0309 	movw	r3, #32777	; 0x8009
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a4:	a907      	add	r1, sp, #28
 80021a6:	4876      	ldr	r0, [pc, #472]	; (8002380 <main+0x2a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_15;
 80021a8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021aa:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ae:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b0:	f7fe fc8c 	bl	8000acc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80021b4:	f649 7388 	movw	r3, #40840	; 0x9f88
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021b8:	a907      	add	r1, sp, #28
 80021ba:	4872      	ldr	r0, [pc, #456]	; (8002384 <main+0x2a8>)
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80021bc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021be:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021c4:	f7fe fc82 	bl	8000acc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80021c8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021cc:	a907      	add	r1, sp, #28
 80021ce:	486d      	ldr	r0, [pc, #436]	; (8002384 <main+0x2a8>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80021d0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d2:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021d6:	f7fe fc79 	bl	8000acc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 80021da:	f64f 539f 	movw	r3, #64927	; 0xfd9f
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021de:	486a      	ldr	r0, [pc, #424]	; (8002388 <main+0x2ac>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 80021e0:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e2:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e4:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ea:	f7fe fc6f 	bl	8000acc <HAL_GPIO_Init>
  huart1.Instance = USART1;
 80021ee:	4867      	ldr	r0, [pc, #412]	; (800238c <main+0x2b0>)
  huart1.Init.BaudRate = 115200;
 80021f0:	4b67      	ldr	r3, [pc, #412]	; (8002390 <main+0x2b4>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021f2:	6084      	str	r4, [r0, #8]
  huart1.Init.BaudRate = 115200;
 80021f4:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021f8:	250c      	movs	r5, #12
  huart1.Init.BaudRate = 115200;
 80021fa:	e880 0048 	stmia.w	r0, {r3, r6}
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021fe:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002200:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002202:	6145      	str	r5, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002204:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002206:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002208:	f7ff fb70 	bl	80018ec <HAL_UART_Init>
 800220c:	b100      	cbz	r0, 8002210 <main+0x134>
 800220e:	e7fe      	b.n	800220e <main+0x132>
  huart3.Instance = USART3;
 8002210:	4b60      	ldr	r3, [pc, #384]	; (8002394 <main+0x2b8>)
 8002212:	4a61      	ldr	r2, [pc, #388]	; (8002398 <main+0x2bc>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002214:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002216:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002218:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800221a:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800221c:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800221e:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 8002220:	e883 0044 	stmia.w	r3, {r2, r6}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002224:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002226:	f7ff fb61 	bl	80018ec <HAL_UART_Init>
 800222a:	b100      	cbz	r0, 800222e <main+0x152>
 800222c:	e7fe      	b.n	800222c <main+0x150>
  huart6.Instance = USART6;
 800222e:	4b5b      	ldr	r3, [pc, #364]	; (800239c <main+0x2c0>)
  huart6.Init.BaudRate = 19200;
 8002230:	4a5b      	ldr	r2, [pc, #364]	; (80023a0 <main+0x2c4>)
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002232:	6098      	str	r0, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002234:	60d8      	str	r0, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002236:	6118      	str	r0, [r3, #16]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002238:	6198      	str	r0, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800223a:	61d8      	str	r0, [r3, #28]
  huart6.Init.BaudRate = 19200;
 800223c:	f44f 4496 	mov.w	r4, #19200	; 0x4b00
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002240:	4618      	mov	r0, r3
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002242:	615d      	str	r5, [r3, #20]
  huart6.Init.BaudRate = 19200;
 8002244:	e883 0014 	stmia.w	r3, {r2, r4}
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002248:	f7ff fb50 	bl	80018ec <HAL_UART_Init>
 800224c:	4605      	mov	r5, r0
 800224e:	b100      	cbz	r0, 8002252 <main+0x176>
 8002250:	e7fe      	b.n	8002250 <main+0x174>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002252:	221c      	movs	r2, #28
  htim14.Instance = TIM14;
 8002254:	4c53      	ldr	r4, [pc, #332]	; (80023a4 <main+0x2c8>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002256:	4601      	mov	r1, r0
 8002258:	eb0d 0002 	add.w	r0, sp, r2
 800225c:	f001 fb26 	bl	80038ac <memset>
  htim14.Init.Prescaler = 15;
 8002260:	4b51      	ldr	r3, [pc, #324]	; (80023a8 <main+0x2cc>)
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002262:	60a5      	str	r5, [r4, #8]
  htim14.Init.Prescaler = 15;
 8002264:	f04f 080f 	mov.w	r8, #15
  htim14.Init.Period = 1000;
 8002268:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800226c:	4620      	mov	r0, r4
  htim14.Init.Prescaler = 15;
 800226e:	e884 0108 	stmia.w	r4, {r3, r8}
  htim14.Init.Period = 1000;
 8002272:	60e7      	str	r7, [r4, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002274:	6125      	str	r5, [r4, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002276:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002278:	f7ff f87a 	bl	8001370 <HAL_TIM_Base_Init>
 800227c:	b100      	cbz	r0, 8002280 <main+0x1a4>
 800227e:	e7fe      	b.n	800227e <main+0x1a2>
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8002280:	4620      	mov	r0, r4
 8002282:	f7ff f88f 	bl	80013a4 <HAL_TIM_PWM_Init>
 8002286:	4602      	mov	r2, r0
 8002288:	b100      	cbz	r0, 800228c <main+0x1b0>
 800228a:	e7fe      	b.n	800228a <main+0x1ae>
  sConfigOC.Pulse = 0;
 800228c:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800228e:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002290:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002292:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002294:	a907      	add	r1, sp, #28
 8002296:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002298:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800229a:	f7ff f8f7 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 800229e:	4605      	mov	r5, r0
 80022a0:	b100      	cbz	r0, 80022a4 <main+0x1c8>
 80022a2:	e7fe      	b.n	80022a2 <main+0x1c6>
  HAL_TIM_MspPostInit(&htim14);
 80022a4:	4620      	mov	r0, r4
 80022a6:	f000 fd2d 	bl	8002d04 <HAL_TIM_MspPostInit>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022aa:	221c      	movs	r2, #28
  htim13.Instance = TIM13;
 80022ac:	4c3f      	ldr	r4, [pc, #252]	; (80023ac <main+0x2d0>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ae:	4629      	mov	r1, r5
 80022b0:	eb0d 0002 	add.w	r0, sp, r2
 80022b4:	f001 fafa 	bl	80038ac <memset>
  htim13.Instance = TIM13;
 80022b8:	4b3d      	ldr	r3, [pc, #244]	; (80023b0 <main+0x2d4>)
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ba:	60a5      	str	r5, [r4, #8]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80022bc:	4620      	mov	r0, r4
  htim13.Init.Prescaler = 15;
 80022be:	e884 0108 	stmia.w	r4, {r3, r8}
  htim13.Init.Period = 1000;
 80022c2:	60e7      	str	r7, [r4, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022c4:	6125      	str	r5, [r4, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c6:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80022c8:	f7ff f852 	bl	8001370 <HAL_TIM_Base_Init>
 80022cc:	b100      	cbz	r0, 80022d0 <main+0x1f4>
 80022ce:	e7fe      	b.n	80022ce <main+0x1f2>
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80022d0:	4620      	mov	r0, r4
 80022d2:	f7ff f867 	bl	80013a4 <HAL_TIM_PWM_Init>
 80022d6:	4602      	mov	r2, r0
 80022d8:	b100      	cbz	r0, 80022dc <main+0x200>
 80022da:	e7fe      	b.n	80022da <main+0x1fe>
  sConfigOC.Pulse = 0;
 80022dc:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022de:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022e0:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022e2:	a907      	add	r1, sp, #28
 80022e4:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022e6:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022e8:	f7ff f8d0 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 80022ec:	4605      	mov	r5, r0
 80022ee:	b100      	cbz	r0, 80022f2 <main+0x216>
 80022f0:	e7fe      	b.n	80022f0 <main+0x214>
  HAL_TIM_MspPostInit(&htim13);
 80022f2:	4620      	mov	r0, r4
 80022f4:	f000 fd06 	bl	8002d04 <HAL_TIM_MspPostInit>
  htim11.Instance = TIM11;
 80022f8:	482e      	ldr	r0, [pc, #184]	; (80023b4 <main+0x2d8>)
 80022fa:	4b2f      	ldr	r3, [pc, #188]	; (80023b8 <main+0x2dc>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022fc:	6085      	str	r5, [r0, #8]
  htim11.Init.Prescaler = 0;
 80022fe:	e880 0028 	stmia.w	r0, {r3, r5}
  htim11.Init.Period = 0;
 8002302:	60c5      	str	r5, [r0, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002304:	6105      	str	r5, [r0, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002306:	6185      	str	r5, [r0, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002308:	f7ff f832 	bl	8001370 <HAL_TIM_Base_Init>
 800230c:	b100      	cbz	r0, 8002310 <main+0x234>
 800230e:	e7fe      	b.n	800230e <main+0x232>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002310:	221c      	movs	r2, #28
 8002312:	2100      	movs	r1, #0
 8002314:	eb0d 0002 	add.w	r0, sp, r2
 8002318:	f001 fac8 	bl	80038ac <memset>
  htim10.Instance = TIM10;
 800231c:	4c27      	ldr	r4, [pc, #156]	; (80023bc <main+0x2e0>)
  htim10.Init.Prescaler = 15;
 800231e:	4b28      	ldr	r3, [pc, #160]	; (80023c0 <main+0x2e4>)
 8002320:	f04f 080f 	mov.w	r8, #15
 8002324:	e884 0108 	stmia.w	r4, {r3, r8}
  htim10.Init.Period = 1000;
 8002328:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800232c:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800232e:	4620      	mov	r0, r4
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002330:	60a3      	str	r3, [r4, #8]
  htim10.Init.Period = 1000;
 8002332:	60e7      	str	r7, [r4, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002334:	6123      	str	r3, [r4, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002336:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002338:	f7ff f81a 	bl	8001370 <HAL_TIM_Base_Init>
 800233c:	b100      	cbz	r0, 8002340 <main+0x264>
 800233e:	e7fe      	b.n	800233e <main+0x262>
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002340:	4620      	mov	r0, r4
 8002342:	f7ff f82f 	bl	80013a4 <HAL_TIM_PWM_Init>
 8002346:	4602      	mov	r2, r0
 8002348:	b100      	cbz	r0, 800234c <main+0x270>
 800234a:	e7fe      	b.n	800234a <main+0x26e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800234c:	2660      	movs	r6, #96	; 0x60
  sConfigOC.Pulse = 0;
 800234e:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002350:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002352:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002354:	a907      	add	r1, sp, #28
 8002356:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002358:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800235a:	f7ff f897 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 800235e:	b100      	cbz	r0, 8002362 <main+0x286>
 8002360:	e7fe      	b.n	8002360 <main+0x284>
  HAL_TIM_MspPostInit(&htim10);
 8002362:	4620      	mov	r0, r4
 8002364:	f000 fcce 	bl	8002d04 <HAL_TIM_MspPostInit>
  hcrc.Instance = CRC;
 8002368:	4816      	ldr	r0, [pc, #88]	; (80023c4 <main+0x2e8>)
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <main+0x2ec>)
 800236c:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800236e:	f7fe fb73 	bl	8000a58 <HAL_CRC_Init>
 8002372:	4605      	mov	r5, r0
 8002374:	b350      	cbz	r0, 80023cc <main+0x2f0>
 8002376:	e7fe      	b.n	8002376 <main+0x29a>
 8002378:	40023800 	.word	0x40023800
 800237c:	40020800 	.word	0x40020800
 8002380:	40020000 	.word	0x40020000
 8002384:	40021000 	.word	0x40021000
 8002388:	40020c00 	.word	0x40020c00
 800238c:	20000560 	.word	0x20000560
 8002390:	40011000 	.word	0x40011000
 8002394:	2000029c 	.word	0x2000029c
 8002398:	40004800 	.word	0x40004800
 800239c:	20000780 	.word	0x20000780
 80023a0:	40011400 	.word	0x40011400
 80023a4:	20000a10 	.word	0x20000a10
 80023a8:	40002000 	.word	0x40002000
 80023ac:	20000520 	.word	0x20000520
 80023b0:	40001c00 	.word	0x40001c00
 80023b4:	200005a0 	.word	0x200005a0
 80023b8:	40014800 	.word	0x40014800
 80023bc:	20000324 	.word	0x20000324
 80023c0:	40014400 	.word	0x40014400
 80023c4:	20000150 	.word	0x20000150
 80023c8:	40023000 	.word	0x40023000
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023cc:	221c      	movs	r2, #28
  htim5.Instance = TIM5;
 80023ce:	4c8e      	ldr	r4, [pc, #568]	; (8002608 <main+0x52c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d0:	9005      	str	r0, [sp, #20]
 80023d2:	9006      	str	r0, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023d4:	4601      	mov	r1, r0
 80023d6:	eb0d 0002 	add.w	r0, sp, r2
 80023da:	f001 fa67 	bl	80038ac <memset>
  htim5.Instance = TIM5;
 80023de:	4b8b      	ldr	r3, [pc, #556]	; (800260c <main+0x530>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e0:	60a5      	str	r5, [r4, #8]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80023e2:	4620      	mov	r0, r4
  htim5.Init.Prescaler = 15;
 80023e4:	e884 0108 	stmia.w	r4, {r3, r8}
  htim5.Init.Period = 1000;
 80023e8:	60e7      	str	r7, [r4, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ea:	6125      	str	r5, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ec:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80023ee:	f7fe ffd9 	bl	80013a4 <HAL_TIM_PWM_Init>
 80023f2:	b100      	cbz	r0, 80023f6 <main+0x31a>
 80023f4:	e7fe      	b.n	80023f4 <main+0x318>
  if (HAL_TIM_OnePulse_Init(&htim5, TIM_OPMODE_SINGLE) != HAL_OK)
 80023f6:	2108      	movs	r1, #8
 80023f8:	4620      	mov	r0, r4
 80023fa:	f7fe ffed 	bl	80013d8 <HAL_TIM_OnePulse_Init>
 80023fe:	b100      	cbz	r0, 8002402 <main+0x326>
 8002400:	e7fe      	b.n	8002400 <main+0x324>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002402:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002404:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002406:	a905      	add	r1, sp, #20
 8002408:	4620      	mov	r0, r4
 800240a:	f7ff f901 	bl	8001610 <HAL_TIMEx_MasterConfigSynchronization>
 800240e:	b100      	cbz	r0, 8002412 <main+0x336>
 8002410:	e7fe      	b.n	8002410 <main+0x334>
  sConfigOC.Pulse = 0;
 8002412:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002414:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002416:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002418:	2204      	movs	r2, #4
 800241a:	a907      	add	r1, sp, #28
 800241c:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800241e:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002420:	f7ff f834 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 8002424:	4605      	mov	r5, r0
 8002426:	b100      	cbz	r0, 800242a <main+0x34e>
 8002428:	e7fe      	b.n	8002428 <main+0x34c>
  HAL_TIM_MspPostInit(&htim5);
 800242a:	4620      	mov	r0, r4
 800242c:	f000 fc6a 	bl	8002d04 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8002430:	4c77      	ldr	r4, [pc, #476]	; (8002610 <main+0x534>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002432:	9505      	str	r5, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002434:	221c      	movs	r2, #28
 8002436:	4629      	mov	r1, r5
 8002438:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800243c:	9506      	str	r5, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800243e:	f001 fa35 	bl	80038ac <memset>
  htim2.Instance = TIM2;
 8002442:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002446:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 0;
 8002448:	e884 0028 	stmia.w	r4, {r3, r5}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800244c:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 0;
 800244e:	60e5      	str	r5, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002450:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002452:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002454:	f7fe ffa6 	bl	80013a4 <HAL_TIM_PWM_Init>
 8002458:	b100      	cbz	r0, 800245c <main+0x380>
 800245a:	e7fe      	b.n	800245a <main+0x37e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800245c:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800245e:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002460:	a905      	add	r1, sp, #20
 8002462:	4620      	mov	r0, r4
 8002464:	f7ff f8d4 	bl	8001610 <HAL_TIMEx_MasterConfigSynchronization>
 8002468:	b100      	cbz	r0, 800246c <main+0x390>
 800246a:	e7fe      	b.n	800246a <main+0x38e>
  sConfigOC.Pulse = 0;
 800246c:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800246e:	f04f 0a60 	mov.w	sl, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002472:	2204      	movs	r2, #4
 8002474:	a907      	add	r1, sp, #28
 8002476:	4866      	ldr	r0, [pc, #408]	; (8002610 <main+0x534>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002478:	f8cd a01c 	str.w	sl, [sp, #28]
  sConfigOC.Pulse = 0;
 800247c:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800247e:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002480:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002482:	f7ff f803 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 8002486:	4605      	mov	r5, r0
 8002488:	b100      	cbz	r0, 800248c <main+0x3b0>
 800248a:	e7fe      	b.n	800248a <main+0x3ae>
  HAL_TIM_MspPostInit(&htim2);
 800248c:	4860      	ldr	r0, [pc, #384]	; (8002610 <main+0x534>)
  hadc2.Instance = ADC2;
 800248e:	4c61      	ldr	r4, [pc, #388]	; (8002614 <main+0x538>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002490:	4f61      	ldr	r7, [pc, #388]	; (8002618 <main+0x53c>)
  HAL_TIM_MspPostInit(&htim2);
 8002492:	f000 fc37 	bl	8002d04 <HAL_TIM_MspPostInit>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002496:	2210      	movs	r2, #16
 8002498:	4629      	mov	r1, r5
 800249a:	a807      	add	r0, sp, #28
 800249c:	f001 fa06 	bl	80038ac <memset>
  hadc2.Instance = ADC2;
 80024a0:	4b5e      	ldr	r3, [pc, #376]	; (800261c <main+0x540>)
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80024a2:	60a5      	str	r5, [r4, #8]
  hadc2.Init.NbrOfConversion = 1;
 80024a4:	2601      	movs	r6, #1
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80024a6:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80024a8:	e884 0028 	stmia.w	r4, {r3, r5}
  hadc2.Init.ScanConvMode = DISABLE;
 80024ac:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80024ae:	7625      	strb	r5, [r4, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80024b0:	f884 5020 	strb.w	r5, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024b4:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024b6:	62a7      	str	r7, [r4, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024b8:	60e5      	str	r5, [r4, #12]
  hadc2.Init.NbrOfConversion = 1;
 80024ba:	61e6      	str	r6, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80024bc:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024c0:	6166      	str	r6, [r4, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80024c2:	f7fe f859 	bl	8000578 <HAL_ADC_Init>
 80024c6:	b100      	cbz	r0, 80024ca <main+0x3ee>
 80024c8:	e7fe      	b.n	80024c8 <main+0x3ec>
  sConfig.Channel = ADC_CHANNEL_9;
 80024ca:	2309      	movs	r3, #9
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80024cc:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024ce:	a907      	add	r1, sp, #28
 80024d0:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 80024d2:	9307      	str	r3, [sp, #28]
  sConfig.Rank = 1;
 80024d4:	9608      	str	r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80024d6:	f7fe f9bf 	bl	8000858 <HAL_ADC_ConfigChannel>
 80024da:	4605      	mov	r5, r0
 80024dc:	b100      	cbz	r0, 80024e0 <main+0x404>
 80024de:	e7fe      	b.n	80024de <main+0x402>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024e0:	221c      	movs	r2, #28
  htim3.Instance = TIM3;
 80024e2:	4c4f      	ldr	r4, [pc, #316]	; (8002620 <main+0x544>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e4:	9005      	str	r0, [sp, #20]
 80024e6:	9006      	str	r0, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024e8:	4601      	mov	r1, r0
 80024ea:	eb0d 0002 	add.w	r0, sp, r2
 80024ee:	f001 f9dd 	bl	80038ac <memset>
  htim3.Init.Prescaler = 15;
 80024f2:	4b4c      	ldr	r3, [pc, #304]	; (8002624 <main+0x548>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f4:	60a5      	str	r5, [r4, #8]
  htim3.Init.Prescaler = 15;
 80024f6:	f04f 090f 	mov.w	r9, #15
  htim3.Init.Period = 1000;
 80024fa:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80024fe:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 15;
 8002500:	e884 0208 	stmia.w	r4, {r3, r9}
  htim3.Init.Period = 1000;
 8002504:	f8c4 800c 	str.w	r8, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002508:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250a:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800250c:	f7fe ff4a 	bl	80013a4 <HAL_TIM_PWM_Init>
 8002510:	b100      	cbz	r0, 8002514 <main+0x438>
 8002512:	e7fe      	b.n	8002512 <main+0x436>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002514:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002516:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002518:	a905      	add	r1, sp, #20
 800251a:	4620      	mov	r0, r4
 800251c:	f7ff f878 	bl	8001610 <HAL_TIMEx_MasterConfigSynchronization>
 8002520:	4602      	mov	r2, r0
 8002522:	b100      	cbz	r0, 8002526 <main+0x44a>
 8002524:	e7fe      	b.n	8002524 <main+0x448>
  sConfigOC.Pulse = 0;
 8002526:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002528:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800252a:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800252c:	a907      	add	r1, sp, #28
 800252e:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002530:	f8cd a01c 	str.w	sl, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002534:	f7fe ffaa 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 8002538:	4605      	mov	r5, r0
 800253a:	b100      	cbz	r0, 800253e <main+0x462>
 800253c:	e7fe      	b.n	800253c <main+0x460>
  HAL_TIM_MspPostInit(&htim3);
 800253e:	4620      	mov	r0, r4
 8002540:	f000 fbe0 	bl	8002d04 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 8002544:	4838      	ldr	r0, [pc, #224]	; (8002628 <main+0x54c>)
  huart2.Init.BaudRate = 19200;
 8002546:	4a39      	ldr	r2, [pc, #228]	; (800262c <main+0x550>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002548:	6085      	str	r5, [r0, #8]
  huart2.Init.BaudRate = 19200;
 800254a:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 800254e:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002552:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002554:	60c5      	str	r5, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002556:	6105      	str	r5, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002558:	6185      	str	r5, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800255a:	61c5      	str	r5, [r0, #28]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800255c:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800255e:	f7ff f9c5 	bl	80018ec <HAL_UART_Init>
 8002562:	4605      	mov	r5, r0
 8002564:	b100      	cbz	r0, 8002568 <main+0x48c>
 8002566:	e7fe      	b.n	8002566 <main+0x48a>
  hadc1.Instance = ADC1;
 8002568:	4c31      	ldr	r4, [pc, #196]	; (8002630 <main+0x554>)
  ADC_ChannelConfTypeDef sConfig = {0};
 800256a:	4601      	mov	r1, r0
 800256c:	2210      	movs	r2, #16
 800256e:	a807      	add	r0, sp, #28
 8002570:	f001 f99c 	bl	80038ac <memset>
  hadc1.Instance = ADC1;
 8002574:	4b2f      	ldr	r3, [pc, #188]	; (8002634 <main+0x558>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002576:	60a5      	str	r5, [r4, #8]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002578:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800257a:	e884 0028 	stmia.w	r4, {r3, r5}
  hadc1.Init.ScanConvMode = DISABLE;
 800257e:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002580:	7625      	strb	r5, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002582:	f884 5020 	strb.w	r5, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002586:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002588:	62a7      	str	r7, [r4, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800258a:	60e5      	str	r5, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 800258c:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800258e:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002592:	6166      	str	r6, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002594:	f7fd fff0 	bl	8000578 <HAL_ADC_Init>
 8002598:	b100      	cbz	r0, 800259c <main+0x4c0>
 800259a:	e7fe      	b.n	800259a <main+0x4be>
  sConfig.Channel = ADC_CHANNEL_8;
 800259c:	2308      	movs	r3, #8
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800259e:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025a0:	a907      	add	r1, sp, #28
 80025a2:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_8;
 80025a4:	9307      	str	r3, [sp, #28]
  sConfig.Rank = 1;
 80025a6:	9608      	str	r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025a8:	f7fe f956 	bl	8000858 <HAL_ADC_ConfigChannel>
 80025ac:	4604      	mov	r4, r0
 80025ae:	b100      	cbz	r0, 80025b2 <main+0x4d6>
 80025b0:	e7fe      	b.n	80025b0 <main+0x4d4>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025b2:	221c      	movs	r2, #28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b4:	9005      	str	r0, [sp, #20]
 80025b6:	9006      	str	r0, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025b8:	4601      	mov	r1, r0
 80025ba:	eb0d 0002 	add.w	r0, sp, r2
 80025be:	f001 f975 	bl	80038ac <memset>
  htim4.Instance = TIM4;
 80025c2:	481d      	ldr	r0, [pc, #116]	; (8002638 <main+0x55c>)
 80025c4:	4b1d      	ldr	r3, [pc, #116]	; (800263c <main+0x560>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025c6:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 15;
 80025c8:	e880 0208 	stmia.w	r0, {r3, r9}
  htim4.Init.Period = 1000;
 80025cc:	f8c0 800c 	str.w	r8, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025d0:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80025d4:	f7fe fee6 	bl	80013a4 <HAL_TIM_PWM_Init>
 80025d8:	b100      	cbz	r0, 80025dc <main+0x500>
 80025da:	e7fe      	b.n	80025da <main+0x4fe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025dc:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025de:	a905      	add	r1, sp, #20
 80025e0:	4815      	ldr	r0, [pc, #84]	; (8002638 <main+0x55c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e2:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e4:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025e6:	f7ff f813 	bl	8001610 <HAL_TIMEx_MasterConfigSynchronization>
 80025ea:	b100      	cbz	r0, 80025ee <main+0x512>
 80025ec:	e7fe      	b.n	80025ec <main+0x510>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ee:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80025f0:	9008      	str	r0, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025f2:	9009      	str	r0, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025f4:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025f6:	220c      	movs	r2, #12
 80025f8:	a907      	add	r1, sp, #28
 80025fa:	480f      	ldr	r0, [pc, #60]	; (8002638 <main+0x55c>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025fc:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025fe:	f7fe ff45 	bl	800148c <HAL_TIM_PWM_ConfigChannel>
 8002602:	4604      	mov	r4, r0
 8002604:	b1e0      	cbz	r0, 8002640 <main+0x564>
 8002606:	e7fe      	b.n	8002606 <main+0x52a>
 8002608:	20000368 	.word	0x20000368
 800260c:	40000c00 	.word	0x40000c00
 8002610:	2000098c 	.word	0x2000098c
 8002614:	200002dc 	.word	0x200002dc
 8002618:	0f000001 	.word	0x0f000001
 800261c:	40012100 	.word	0x40012100
 8002620:	200003a8 	.word	0x200003a8
 8002624:	40000400 	.word	0x40000400
 8002628:	200009d0 	.word	0x200009d0
 800262c:	40004400 	.word	0x40004400
 8002630:	200003ec 	.word	0x200003ec
 8002634:	40012000 	.word	0x40012000
 8002638:	20000258 	.word	0x20000258
 800263c:	40000800 	.word	0x40000800
  HAL_TIM_MspPostInit(&htim4);
 8002640:	4898      	ldr	r0, [pc, #608]	; (80028a4 <main+0x7c8>)
	if(msgUnPrcd4==1)
 8002642:	4e99      	ldr	r6, [pc, #612]	; (80028a8 <main+0x7cc>)
	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);//master
 8002644:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8002910 <main+0x834>
  HAL_TIM_MspPostInit(&htim4);
 8002648:	f000 fb5c 	bl	8002d04 <HAL_TIM_MspPostInit>
         	HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer1,1); // everytime have to enable uart2 interrupt
 800264c:	2201      	movs	r2, #1
 800264e:	4997      	ldr	r1, [pc, #604]	; (80028ac <main+0x7d0>)
 8002650:	4897      	ldr	r0, [pc, #604]	; (80028b0 <main+0x7d4>)
 8002652:	f7ff f9d6 	bl	8001a02 <HAL_UART_Receive_IT>
         	HAL_UART_Receive_IT(&huart3, (uint8_t *)aRxBuffer3,1); // everytime have to enable uart2 interrupt
 8002656:	2201      	movs	r2, #1
 8002658:	4996      	ldr	r1, [pc, #600]	; (80028b4 <main+0x7d8>)
 800265a:	4897      	ldr	r0, [pc, #604]	; (80028b8 <main+0x7dc>)
 800265c:	f7ff f9d1 	bl	8001a02 <HAL_UART_Receive_IT>
         	 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002660:	4622      	mov	r2, r4
 8002662:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002666:	4895      	ldr	r0, [pc, #596]	; (80028bc <main+0x7e0>)
 8002668:	f7fe fb16 	bl	8000c98 <HAL_GPIO_WritePin>
         	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);//G2
 800266c:	2201      	movs	r2, #1
 800266e:	2104      	movs	r1, #4
 8002670:	4892      	ldr	r0, [pc, #584]	; (80028bc <main+0x7e0>)
 8002672:	f7fe fb11 	bl	8000c98 <HAL_GPIO_WritePin>
         	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);//G2
 8002676:	2201      	movs	r2, #1
 8002678:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800267c:	4890      	ldr	r0, [pc, #576]	; (80028c0 <main+0x7e4>)
 800267e:	f7fe fb0b 	bl	8000c98 <HAL_GPIO_WritePin>
         	slaveSelection();
 8002682:	f7ff fb8d 	bl	8001da0 <slaveSelection>
 8002686:	4637      	mov	r7, r6
		HAL_UART_Receive_IT(&huart2, (uint8_t *)aRxBuffer4,1); // everytime have to enable uart2 interrupt
 8002688:	2201      	movs	r2, #1
 800268a:	498e      	ldr	r1, [pc, #568]	; (80028c4 <main+0x7e8>)
 800268c:	488e      	ldr	r0, [pc, #568]	; (80028c8 <main+0x7ec>)
 800268e:	4d8f      	ldr	r5, [pc, #572]	; (80028cc <main+0x7f0>)
 8002690:	f7ff f9b7 	bl	8001a02 <HAL_UART_Receive_IT>
	  HAL_UART_Receive_IT(&huart6, (uint8_t *)aRxBuffer,1); // everytime have to enable uart6 interrupt
 8002694:	2201      	movs	r2, #1
 8002696:	498e      	ldr	r1, [pc, #568]	; (80028d0 <main+0x7f4>)
 8002698:	488e      	ldr	r0, [pc, #568]	; (80028d4 <main+0x7f8>)
 800269a:	f7ff f9b2 	bl	8001a02 <HAL_UART_Receive_IT>
	if(msgUnPrcd4==1)
 800269e:	6833      	ldr	r3, [r6, #0]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d175      	bne.n	8002790 <main+0x6b4>
	signVal=msgParse((uint8_t *)RecMsg4,"}}",0); //for slave
 80026a4:	4c8c      	ldr	r4, [pc, #560]	; (80028d8 <main+0x7fc>)
 80026a6:	498d      	ldr	r1, [pc, #564]	; (80028dc <main+0x800>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	4620      	mov	r0, r4
 80026ac:	f000 f9ac 	bl	8002a08 <msgParse>
 80026b0:	4b8b      	ldr	r3, [pc, #556]	; (80028e0 <main+0x804>)
 80026b2:	6018      	str	r0, [r3, #0]
	if(!(signVal==0))
 80026b4:	2800      	cmp	r0, #0
 80026b6:	d065      	beq.n	8002784 <main+0x6a8>
      transferRecValuesToData(19);
 80026b8:	2013      	movs	r0, #19
 80026ba:	f7ff fab3 	bl	8001c24 <transferRecValuesToData>
	  byteToIntegerVal(&Data[0],0);
 80026be:	2100      	movs	r1, #0
 80026c0:	4888      	ldr	r0, [pc, #544]	; (80028e4 <main+0x808>)
 80026c2:	f000 f965 	bl	8002990 <byteToIntegerVal>
	  CRCValue = HAL_CRC_Calculate(&hcrc,(uint32_t *)stringInt, 8);
 80026c6:	2208      	movs	r2, #8
 80026c8:	4987      	ldr	r1, [pc, #540]	; (80028e8 <main+0x80c>)
 80026ca:	4888      	ldr	r0, [pc, #544]	; (80028ec <main+0x810>)
 80026cc:	f7fe f9d6 	bl	8000a7c <HAL_CRC_Calculate>
 80026d0:	4b87      	ldr	r3, [pc, #540]	; (80028f0 <main+0x814>)
 80026d2:	6018      	str	r0, [r3, #0]
	  crcbits =	CRCValue;
 80026d4:	4b87      	ldr	r3, [pc, #540]	; (80028f4 <main+0x818>)
 80026d6:	6018      	str	r0, [r3, #0]
	  crcstring[0] = crcbits & 0xFF;
 80026d8:	4b87      	ldr	r3, [pc, #540]	; (80028f8 <main+0x81c>)
 80026da:	b2c2      	uxtb	r2, r0
	  crcstring[1] = (crcbits >> 8) & 0xFF;
 80026dc:	f3c0 2107 	ubfx	r1, r0, #8, #8
	  crcstring[2] = (crcbits >> 16) & 0xFF;
 80026e0:	f3c0 4e07 	ubfx	lr, r0, #16, #8
	  crcstring[3] = (crcbits >> 24) & 0xFF;
 80026e4:	0e00      	lsrs	r0, r0, #24
	  crcstring[0] = crcbits & 0xFF;
 80026e6:	701a      	strb	r2, [r3, #0]
	  crcstring[1] = (crcbits >> 8) & 0xFF;
 80026e8:	7059      	strb	r1, [r3, #1]
	  crcstring[2] = (crcbits >> 16) & 0xFF;
 80026ea:	f883 e002 	strb.w	lr, [r3, #2]
	  crcstring[3] = (crcbits >> 24) & 0xFF;
 80026ee:	70d8      	strb	r0, [r3, #3]
	 if(RecMsg4[20] == crcstring[3])
 80026f0:	7d23      	ldrb	r3, [r4, #20]
 80026f2:	4283      	cmp	r3, r0
 80026f4:	d144      	bne.n	8002780 <main+0x6a4>
	if(RecMsg4[21] == crcstring[2])
 80026f6:	7d63      	ldrb	r3, [r4, #21]
 80026f8:	4573      	cmp	r3, lr
 80026fa:	d141      	bne.n	8002780 <main+0x6a4>
	 if(RecMsg4[22] == crcstring[1])
 80026fc:	7da3      	ldrb	r3, [r4, #22]
 80026fe:	428b      	cmp	r3, r1
 8002700:	d13e      	bne.n	8002780 <main+0x6a4>
	 if(RecMsg4[23] == crcstring[0]){
 8002702:	7de3      	ldrb	r3, [r4, #23]
 8002704:	4293      	cmp	r3, r2
 8002706:	d13b      	bne.n	8002780 <main+0x6a4>
		 if(RecMsg4[10]==slaveNo)
 8002708:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8002914 <main+0x838>
 800270c:	7aa2      	ldrb	r2, [r4, #10]
 800270e:	f8d9 3000 	ldr.w	r3, [r9]
 8002712:	429a      	cmp	r2, r3
 8002714:	d132      	bne.n	800277c <main+0x6a0>
	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);//master
 8002716:	2108      	movs	r1, #8
 8002718:	4640      	mov	r0, r8
 800271a:	f7fe fac2 	bl	8000ca2 <HAL_GPIO_TogglePin>
			 checkSide();
 800271e:	f000 fdcf 	bl	80032c0 <checkSide>
			 if(slaveNo==1){
 8002722:	f8d9 3000 	ldr.w	r3, [r9]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d105      	bne.n	8002736 <main+0x65a>
			 setPWMPin(sideNo1,sideNo1,RecMsg4[8]);//pin1 pin2 pwm
 800272a:	4b74      	ldr	r3, [pc, #464]	; (80028fc <main+0x820>)
 800272c:	7a22      	ldrb	r2, [r4, #8]
 800272e:	7819      	ldrb	r1, [r3, #0]
 8002730:	4608      	mov	r0, r1
 8002732:	f7ff fc07 	bl	8001f44 <setPWMPin>
			 if(slaveNo==2){
 8002736:	f8d9 3000 	ldr.w	r3, [r9]
 800273a:	2b02      	cmp	r3, #2
 800273c:	d106      	bne.n	800274c <main+0x670>
			 setPWMPin(sideNo1,sideNo2,RecMsg4[8]);//pin1 pin2 pwm
 800273e:	4b70      	ldr	r3, [pc, #448]	; (8002900 <main+0x824>)
 8002740:	7a22      	ldrb	r2, [r4, #8]
 8002742:	7819      	ldrb	r1, [r3, #0]
 8002744:	4b6d      	ldr	r3, [pc, #436]	; (80028fc <main+0x820>)
 8002746:	7818      	ldrb	r0, [r3, #0]
 8002748:	f7ff fbfc 	bl	8001f44 <setPWMPin>
			 if(slaveNo==3){
 800274c:	f8d9 3000 	ldr.w	r3, [r9]
 8002750:	2b03      	cmp	r3, #3
 8002752:	d105      	bne.n	8002760 <main+0x684>
				 setPWMPin(sideNo3N,sideNo3N,RecMsg4[8]);//pin1 pin2 pwm
 8002754:	4b6b      	ldr	r3, [pc, #428]	; (8002904 <main+0x828>)
 8002756:	7a22      	ldrb	r2, [r4, #8]
 8002758:	7819      	ldrb	r1, [r3, #0]
 800275a:	4608      	mov	r0, r1
 800275c:	f7ff fbf2 	bl	8001f44 <setPWMPin>
			 if(slaveNo==4){
 8002760:	f8d9 3000 	ldr.w	r3, [r9]
 8002764:	2b04      	cmp	r3, #4
 8002766:	d105      	bne.n	8002774 <main+0x698>
			 setPWMPin(sideNo4,sideNo4,RecMsg4[8]);//pin1 pin2 pwm
 8002768:	4b67      	ldr	r3, [pc, #412]	; (8002908 <main+0x82c>)
 800276a:	7a22      	ldrb	r2, [r4, #8]
 800276c:	7819      	ldrb	r1, [r3, #0]
 800276e:	4608      	mov	r0, r1
 8002770:	f7ff fbe8 	bl	8001f44 <setPWMPin>
			 checkFeedback();
 8002774:	f000 fdda 	bl	800332c <checkFeedback>
	function10();
 8002778:	f7ff fa7e 	bl	8001c78 <function10>
	commFlag=1;
 800277c:	2301      	movs	r3, #1
 800277e:	602b      	str	r3, [r5, #0]
	  	  	msgUnPrcd4=0;
 8002780:	2300      	movs	r3, #0
 8002782:	603b      	str	r3, [r7, #0]
	    clearBuffer4();
 8002784:	f000 f8f0 	bl	8002968 <clearBuffer4>
	    clearaRxBuffer4();
 8002788:	f000 f8f8 	bl	800297c <clearaRxBuffer4>
	    msgUnPrcd4=0;
 800278c:	2300      	movs	r3, #0
 800278e:	603b      	str	r3, [r7, #0]
	if(msgUnPrcd==1)
 8002790:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8002918 <main+0x83c>
 8002794:	f8d9 3000 	ldr.w	r3, [r9]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d176      	bne.n	800288a <main+0x7ae>
	signVal=msgParse((uint8_t *)RecMsg2,"}}",0); //for slave
 800279c:	4c5b      	ldr	r4, [pc, #364]	; (800290c <main+0x830>)
 800279e:	494f      	ldr	r1, [pc, #316]	; (80028dc <main+0x800>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	4620      	mov	r0, r4
 80027a4:	f000 f930 	bl	8002a08 <msgParse>
 80027a8:	4b4d      	ldr	r3, [pc, #308]	; (80028e0 <main+0x804>)
 80027aa:	6018      	str	r0, [r3, #0]
	if(!(signVal==0))
 80027ac:	2800      	cmp	r0, #0
 80027ae:	d065      	beq.n	800287c <main+0x7a0>
	  transferRecValuesToDataRecMsg2(19);
 80027b0:	2013      	movs	r0, #19
 80027b2:	f7ff fa47 	bl	8001c44 <transferRecValuesToDataRecMsg2>
	  byteToIntegerVal(&Data[0],0);
 80027b6:	2100      	movs	r1, #0
 80027b8:	484a      	ldr	r0, [pc, #296]	; (80028e4 <main+0x808>)
 80027ba:	f000 f8e9 	bl	8002990 <byteToIntegerVal>
	  CRCValue = HAL_CRC_Calculate(&hcrc,(uint32_t *)stringInt, 8);
 80027be:	2208      	movs	r2, #8
 80027c0:	4949      	ldr	r1, [pc, #292]	; (80028e8 <main+0x80c>)
 80027c2:	484a      	ldr	r0, [pc, #296]	; (80028ec <main+0x810>)
 80027c4:	f7fe f95a 	bl	8000a7c <HAL_CRC_Calculate>
 80027c8:	4b49      	ldr	r3, [pc, #292]	; (80028f0 <main+0x814>)
 80027ca:	6018      	str	r0, [r3, #0]
	  crcbits =	CRCValue;
 80027cc:	4b49      	ldr	r3, [pc, #292]	; (80028f4 <main+0x818>)
 80027ce:	6018      	str	r0, [r3, #0]
	  crcstring[0] = crcbits & 0xFF;
 80027d0:	4b49      	ldr	r3, [pc, #292]	; (80028f8 <main+0x81c>)
 80027d2:	b2c2      	uxtb	r2, r0
	  crcstring[1] = (crcbits >> 8) & 0xFF;
 80027d4:	f3c0 2107 	ubfx	r1, r0, #8, #8
	  crcstring[2] = (crcbits >> 16) & 0xFF;
 80027d8:	f3c0 4e07 	ubfx	lr, r0, #16, #8
	  crcstring[3] = (crcbits >> 24) & 0xFF;
 80027dc:	0e00      	lsrs	r0, r0, #24
	  crcstring[0] = crcbits & 0xFF;
 80027de:	701a      	strb	r2, [r3, #0]
	  crcstring[1] = (crcbits >> 8) & 0xFF;
 80027e0:	7059      	strb	r1, [r3, #1]
	  crcstring[2] = (crcbits >> 16) & 0xFF;
 80027e2:	f883 e002 	strb.w	lr, [r3, #2]
	  crcstring[3] = (crcbits >> 24) & 0xFF;
 80027e6:	70d8      	strb	r0, [r3, #3]
	 if(RecMsg2[20] == crcstring[3])
 80027e8:	7d23      	ldrb	r3, [r4, #20]
 80027ea:	4283      	cmp	r3, r0
 80027ec:	d143      	bne.n	8002876 <main+0x79a>
	if(RecMsg2[21] == crcstring[2])
 80027ee:	7d63      	ldrb	r3, [r4, #21]
 80027f0:	4573      	cmp	r3, lr
 80027f2:	d140      	bne.n	8002876 <main+0x79a>
	 if(RecMsg2[22] == crcstring[1])
 80027f4:	7da3      	ldrb	r3, [r4, #22]
 80027f6:	428b      	cmp	r3, r1
 80027f8:	d13d      	bne.n	8002876 <main+0x79a>
	 if(RecMsg2[23] == crcstring[0]){
 80027fa:	7de3      	ldrb	r3, [r4, #23]
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d13a      	bne.n	8002876 <main+0x79a>
		 if(RecMsg2[10]==slaveNo)
 8002800:	f8df a110 	ldr.w	sl, [pc, #272]	; 8002914 <main+0x838>
 8002804:	7aa2      	ldrb	r2, [r4, #10]
 8002806:	f8da 3000 	ldr.w	r3, [sl]
 800280a:	429a      	cmp	r2, r3
 800280c:	d131      	bne.n	8002872 <main+0x796>
	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_3);//master
 800280e:	2108      	movs	r1, #8
 8002810:	4640      	mov	r0, r8
 8002812:	f7fe fa46 	bl	8000ca2 <HAL_GPIO_TogglePin>
			 checkSide();
 8002816:	f000 fd53 	bl	80032c0 <checkSide>
			 if(slaveNo==1){
 800281a:	f8da 3000 	ldr.w	r3, [sl]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d105      	bne.n	800282e <main+0x752>
			 setPWMPin(sideNo1,sideNo1,RecMsg2[8]);//pin1 pin2 pwm
 8002822:	4b36      	ldr	r3, [pc, #216]	; (80028fc <main+0x820>)
 8002824:	7a22      	ldrb	r2, [r4, #8]
 8002826:	7819      	ldrb	r1, [r3, #0]
 8002828:	4608      	mov	r0, r1
 800282a:	f7ff fb8b 	bl	8001f44 <setPWMPin>
			 if(slaveNo==2){
 800282e:	f8da 3000 	ldr.w	r3, [sl]
 8002832:	2b02      	cmp	r3, #2
 8002834:	d106      	bne.n	8002844 <main+0x768>
			 setPWMPin(sideNo1,sideNo2,RecMsg2[8]);//pin1 pin2 pwm
 8002836:	4b32      	ldr	r3, [pc, #200]	; (8002900 <main+0x824>)
 8002838:	7a22      	ldrb	r2, [r4, #8]
 800283a:	7819      	ldrb	r1, [r3, #0]
 800283c:	4b2f      	ldr	r3, [pc, #188]	; (80028fc <main+0x820>)
 800283e:	7818      	ldrb	r0, [r3, #0]
 8002840:	f7ff fb80 	bl	8001f44 <setPWMPin>
			 if(slaveNo==3){
 8002844:	f8da 3000 	ldr.w	r3, [sl]
 8002848:	2b03      	cmp	r3, #3
 800284a:	d104      	bne.n	8002856 <main+0x77a>
				 setPWMPin(0xFF,0xFF,RecMsg2[8]);//pin1 pin2 pwm
 800284c:	21ff      	movs	r1, #255	; 0xff
 800284e:	7a22      	ldrb	r2, [r4, #8]
 8002850:	4608      	mov	r0, r1
 8002852:	f7ff fb77 	bl	8001f44 <setPWMPin>
			 if(slaveNo==4){
 8002856:	f8da 3000 	ldr.w	r3, [sl]
 800285a:	2b04      	cmp	r3, #4
 800285c:	d105      	bne.n	800286a <main+0x78e>
			 setPWMPin(sideNo4,sideNo4,RecMsg2[8]);//pin1 pin2 pwm
 800285e:	4b2a      	ldr	r3, [pc, #168]	; (8002908 <main+0x82c>)
 8002860:	7a22      	ldrb	r2, [r4, #8]
 8002862:	7819      	ldrb	r1, [r3, #0]
 8002864:	4608      	mov	r0, r1
 8002866:	f7ff fb6d 	bl	8001f44 <setPWMPin>
			 checkFeedback();
 800286a:	f000 fd5f 	bl	800332c <checkFeedback>
	function10();
 800286e:	f7ff fa03 	bl	8001c78 <function10>
	commFlag=1;
 8002872:	2301      	movs	r3, #1
 8002874:	602b      	str	r3, [r5, #0]
	  	  	msgUnPrcd=0;
 8002876:	2300      	movs	r3, #0
 8002878:	f8c9 3000 	str.w	r3, [r9]
	    clearBuffer();
 800287c:	f000 f860 	bl	8002940 <clearBuffer>
	    clearaRxBuffer();
 8002880:	f000 f868 	bl	8002954 <clearaRxBuffer>
	    msgUnPrcd=0;
 8002884:	2300      	movs	r3, #0
 8002886:	f8c9 3000 	str.w	r3, [r9]
	   if(commFlag==1){
 800288a:	682b      	ldr	r3, [r5, #0]
 800288c:	2b01      	cmp	r3, #1
	  	 commFlag++;
 800288e:	bf04      	itt	eq
 8002890:	2302      	moveq	r3, #2
 8002892:	602b      	streq	r3, [r5, #0]
	   if(commFlag==3){
 8002894:	682b      	ldr	r3, [r5, #0]
 8002896:	2b03      	cmp	r3, #3
 8002898:	f47f aef6 	bne.w	8002688 <main+0x5ac>
	  		commFlag=0;
 800289c:	2300      	movs	r3, #0
 800289e:	602b      	str	r3, [r5, #0]
 80028a0:	e6f2      	b.n	8002688 <main+0x5ac>
 80028a2:	bf00      	nop
 80028a4:	20000258 	.word	0x20000258
 80028a8:	20000364 	.word	0x20000364
 80028ac:	2000069c 	.word	0x2000069c
 80028b0:	20000560 	.word	0x20000560
 80028b4:	2000043c 	.word	0x2000043c
 80028b8:	2000029c 	.word	0x2000029c
 80028bc:	40020800 	.word	0x40020800
 80028c0:	40020000 	.word	0x40020000
 80028c4:	200008a8 	.word	0x200008a8
 80028c8:	200009d0 	.word	0x200009d0
 80028cc:	20000028 	.word	0x20000028
 80028d0:	200007c0 	.word	0x200007c0
 80028d4:	20000780 	.word	0x20000780
 80028d8:	20000054 	.word	0x20000054
 80028dc:	080038d4 	.word	0x080038d4
 80028e0:	20000a50 	.word	0x20000a50
 80028e4:	200005e0 	.word	0x200005e0
 80028e8:	20000ae4 	.word	0x20000ae4
 80028ec:	20000150 	.word	0x20000150
 80028f0:	20000694 	.word	0x20000694
 80028f4:	20000644 	.word	0x20000644
 80028f8:	20000438 	.word	0x20000438
 80028fc:	20000fb9 	.word	0x20000fb9
 8002900:	20000fbc 	.word	0x20000fbc
 8002904:	20000fc1 	.word	0x20000fc1
 8002908:	20000fbb 	.word	0x20000fbb
 800290c:	20000cca 	.word	0x20000cca
 8002910:	40021000 	.word	0x40021000
 8002914:	20000254 	.word	0x20000254
 8002918:	20000434 	.word	0x20000434

0800291c <SetAdcChannel>:



void SetAdcChannel(unsigned long AdcChannel)
{
 800291c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800291e:	4604      	mov	r4, r0
	ADC_ChannelConfTypeDef sConfig = {0};
 8002920:	2210      	movs	r2, #16
 8002922:	2100      	movs	r1, #0
 8002924:	4668      	mov	r0, sp
 8002926:	f000 ffc1 	bl	80038ac <memset>

	sConfig.Channel = AdcChannel;
	sConfig.Rank = 1;
 800292a:	2301      	movs	r3, #1
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
	HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800292c:	4669      	mov	r1, sp
 800292e:	4803      	ldr	r0, [pc, #12]	; (800293c <SetAdcChannel+0x20>)
	sConfig.Channel = AdcChannel;
 8002930:	9400      	str	r4, [sp, #0]
	sConfig.Rank = 1;
 8002932:	9301      	str	r3, [sp, #4]
	HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 8002934:	f7fd ff90 	bl	8000858 <HAL_ADC_ConfigChannel>
}
 8002938:	b004      	add	sp, #16
 800293a:	bd10      	pop	{r4, pc}
 800293c:	200002dc 	.word	0x200002dc

08002940 <clearBuffer>:
void intToByte(int val);



void clearBuffer(){
	int x=0;
 8002940:	2300      	movs	r3, #0
	for(;x<160;x++)
	{
		RecMsg2[x]=0x00;
 8002942:	4a03      	ldr	r2, [pc, #12]	; (8002950 <clearBuffer+0x10>)
 8002944:	4619      	mov	r1, r3
 8002946:	5499      	strb	r1, [r3, r2]
	for(;x<160;x++)
 8002948:	3301      	adds	r3, #1
 800294a:	2ba0      	cmp	r3, #160	; 0xa0
 800294c:	d1fb      	bne.n	8002946 <clearBuffer+0x6>

	}
}
 800294e:	4770      	bx	lr
 8002950:	20000cca 	.word	0x20000cca

08002954 <clearaRxBuffer>:


void clearaRxBuffer(){
	int x=0;
 8002954:	2300      	movs	r3, #0
	for(;x<160;x++)
	{
		aRxBuffer[x]=0x00;
 8002956:	4a03      	ldr	r2, [pc, #12]	; (8002964 <clearaRxBuffer+0x10>)
 8002958:	4619      	mov	r1, r3
 800295a:	5499      	strb	r1, [r3, r2]
	for(;x<160;x++)
 800295c:	3301      	adds	r3, #1
 800295e:	2ba0      	cmp	r3, #160	; 0xa0
 8002960:	d1fb      	bne.n	800295a <clearaRxBuffer+0x6>

	}
}
 8002962:	4770      	bx	lr
 8002964:	200007c0 	.word	0x200007c0

08002968 <clearBuffer4>:

	}
}

void clearBuffer4(){
	int x=0;
 8002968:	2300      	movs	r3, #0
	for(;x<160;x++)
	{
		RecMsg4[x]=0x00;
 800296a:	4a03      	ldr	r2, [pc, #12]	; (8002978 <clearBuffer4+0x10>)
 800296c:	4619      	mov	r1, r3
 800296e:	5499      	strb	r1, [r3, r2]
	for(;x<160;x++)
 8002970:	3301      	adds	r3, #1
 8002972:	2ba0      	cmp	r3, #160	; 0xa0
 8002974:	d1fb      	bne.n	800296e <clearBuffer4+0x6>

	}
}
 8002976:	4770      	bx	lr
 8002978:	20000054 	.word	0x20000054

0800297c <clearaRxBuffer4>:


void clearaRxBuffer4(){
	int x=0;
 800297c:	2300      	movs	r3, #0
	for(;x<160;x++)
	{
		aRxBuffer4[x]=0x00;
 800297e:	4a03      	ldr	r2, [pc, #12]	; (800298c <clearaRxBuffer4+0x10>)
 8002980:	4619      	mov	r1, r3
 8002982:	5499      	strb	r1, [r3, r2]
	for(;x<160;x++)
 8002984:	3301      	adds	r3, #1
 8002986:	2ba0      	cmp	r3, #160	; 0xa0
 8002988:	d1fb      	bne.n	8002982 <clearaRxBuffer4+0x6>

	}
}
 800298a:	4770      	bx	lr
 800298c:	200008a8 	.word	0x200008a8

08002990 <byteToIntegerVal>:

	//	}
//	}
}
void byteToIntegerVal(char *dat,uint8_t index)
{
 8002990:	b530      	push	{r4, r5, lr}
int zx =0 ;
//	while (zx<8)
while (zx<24)

{
	stringInt[zx+index]= *dat ;
 8002992:	4a06      	ldr	r2, [pc, #24]	; (80029ac <byteToIntegerVal+0x1c>)
 8002994:	f100 0318 	add.w	r3, r0, #24
 8002998:	1a09      	subs	r1, r1, r0
 800299a:	1844      	adds	r4, r0, r1
 800299c:	f810 5b01 	ldrb.w	r5, [r0], #1
 80029a0:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
while (zx<24)
 80029a4:	4298      	cmp	r0, r3
 80029a6:	d1f8      	bne.n	800299a <byteToIntegerVal+0xa>

	*dat++;
	zx++;

	}
}
 80029a8:	bd30      	pop	{r4, r5, pc}
 80029aa:	bf00      	nop
 80029ac:	20000ae4 	.word	0x20000ae4

080029b0 <intToByte>:

void intToByte(int val)
{
test = val ;
 80029b0:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <intToByte+0x34>)
 80029b2:	6018      	str	r0, [r3, #0]
test &=0xFF ;
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	601a      	str	r2, [r3, #0]
crcVal[0]= test;
 80029ba:	4a0b      	ldr	r2, [pc, #44]	; (80029e8 <intToByte+0x38>)
 80029bc:	6819      	ldr	r1, [r3, #0]
 80029be:	7011      	strb	r1, [r2, #0]

test = (val & 0xFF00) >> 8 ;
 80029c0:	f3c0 2107 	ubfx	r1, r0, #8, #8
 80029c4:	6019      	str	r1, [r3, #0]
crcVal[1]= test ;
 80029c6:	6819      	ldr	r1, [r3, #0]
 80029c8:	7051      	strb	r1, [r2, #1]

test = (val & 0xFF0000) >> 16;
 80029ca:	f3c0 4107 	ubfx	r1, r0, #16, #8
 80029ce:	6019      	str	r1, [r3, #0]
crcVal[2]= test ;
test = (val & 0xFF000000) >> 24;
 80029d0:	0e00      	lsrs	r0, r0, #24
crcVal[2]= test ;
 80029d2:	6819      	ldr	r1, [r3, #0]
test = (val & 0xFF000000) >> 24;
 80029d4:	6018      	str	r0, [r3, #0]
crcVal[3]= test ;
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	70d3      	strb	r3, [r2, #3]
crcVal[4]= 0 ;
 80029da:	2300      	movs	r3, #0
crcVal[2]= test ;
 80029dc:	7091      	strb	r1, [r2, #2]
crcVal[4]= 0 ;
 80029de:	7113      	strb	r3, [r2, #4]
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	20000030 	.word	0x20000030
 80029e8:	20000b5d 	.word	0x20000b5d

080029ec <clearStringNsign>:


		void clearStringNsign(void)
		{
int a =0 ;
	for (a=0;a<100;a++)
 80029ec:	2300      	movs	r3, #0
		{
string[a]=0;
 80029ee:	4804      	ldr	r0, [pc, #16]	; (8002a00 <clearStringNsign+0x14>)
sign[a]=0;
 80029f0:	4904      	ldr	r1, [pc, #16]	; (8002a04 <clearStringNsign+0x18>)
string[a]=0;
 80029f2:	461a      	mov	r2, r3
 80029f4:	541a      	strb	r2, [r3, r0]
sign[a]=0;
 80029f6:	545a      	strb	r2, [r3, r1]
	for (a=0;a<100;a++)
 80029f8:	3301      	adds	r3, #1
 80029fa:	2b64      	cmp	r3, #100	; 0x64
 80029fc:	d1fa      	bne.n	80029f4 <clearStringNsign+0x8>
}
}
 80029fe:	4770      	bx	lr
 8002a00:	20000be9 	.word	0x20000be9
 8002a04:	20000b76 	.word	0x20000b76

08002a08 <msgParse>:
	{
 8002a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0a:	4606      	mov	r6, r0
 8002a0c:	4615      	mov	r5, r2
 8002a0e:	460f      	mov	r7, r1
	 signCntr = 0 ;
 8002a10:	4c29      	ldr	r4, [pc, #164]	; (8002ab8 <msgParse+0xb0>)
	 clearStringNsign();
 8002a12:	f7ff ffeb 	bl	80029ec <clearStringNsign>
	 msgCntr =  0 ;
 8002a16:	4b29      	ldr	r3, [pc, #164]	; (8002abc <msgParse+0xb4>)
	 signCntr = 0 ;
 8002a18:	2200      	movs	r2, #0
 8002a1a:	8022      	strh	r2, [r4, #0]
	 msgCntr =  0 ;
 8002a1c:	801a      	strh	r2, [r3, #0]
 8002a1e:	4630      	mov	r0, r6
 8002a20:	4602      	mov	r2, r0
 8002a22:	3001      	adds	r0, #1
	  while(*SPtr == '\0'){
 8002a24:	7811      	ldrb	r1, [r2, #0]
 8002a26:	b329      	cbz	r1, 8002a74 <msgParse+0x6c>
 8002a28:	4e25      	ldr	r6, [pc, #148]	; (8002ac0 <msgParse+0xb8>)
 8002a2a:	3a01      	subs	r2, #1
		while(*SPtr != '\0') {
 8002a2c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8002a30:	bb21      	cbnz	r1, 8002a7c <msgParse+0x74>
      string[msgCntr] =  '\0' ;
 8002a32:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a36:	54b1      	strb	r1, [r6, r2]
 8002a38:	1e79      	subs	r1, r7, #1
 8002a3a:	4f22      	ldr	r7, [pc, #136]	; (8002ac4 <msgParse+0xbc>)
      while(*sigPtr != '\0') {
 8002a3c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
      sign[signCntr] =  *sigPtr ;
 8002a40:	f9b4 2000 	ldrsh.w	r2, [r4]
 8002a44:	54b8      	strb	r0, [r7, r2]
      while(*sigPtr != '\0') {
 8002a46:	b9f8      	cbnz	r0, 8002a88 <msgParse+0x80>
 8002a48:	1c6a      	adds	r2, r5, #1
	 signCntr = 0 ;
 8002a4a:	8020      	strh	r0, [r4, #0]
 8002a4c:	b292      	uxth	r2, r2
	 msgCntr = pointer ;
 8002a4e:	4601      	mov	r1, r0
            if(string[msgCntr]!=sign[signCntr])
 8002a50:	1e55      	subs	r5, r2, #1
 8002a52:	b22d      	sxth	r5, r5
 8002a54:	f816 e005 	ldrb.w	lr, [r6, r5]
 8002a58:	5c7d      	ldrb	r5, [r7, r1]
 8002a5a:	45ae      	cmp	lr, r5
 8002a5c:	b215      	sxth	r5, r2
 8002a5e:	d01b      	beq.n	8002a98 <msgParse+0x90>
                if (string[msgCntr]=='\0')
 8002a60:	f816 e005 	ldrb.w	lr, [r6, r5]
 8002a64:	f1be 0f00 	cmp.w	lr, #0
 8002a68:	d111      	bne.n	8002a8e <msgParse+0x86>
 8002a6a:	801d      	strh	r5, [r3, #0]
 8002a6c:	b100      	cbz	r0, 8002a70 <msgParse+0x68>
 8002a6e:	8021      	strh	r1, [r4, #0]
                 return 0 ;
 8002a70:	2000      	movs	r0, #0
 8002a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	   msgCntr++;
 8002a74:	881a      	ldrh	r2, [r3, #0]
 8002a76:	3201      	adds	r2, #1
 8002a78:	801a      	strh	r2, [r3, #0]
 8002a7a:	e7d1      	b.n	8002a20 <msgParse+0x18>
      string[msgCntr] =  *SPtr ;
 8002a7c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002a80:	5431      	strb	r1, [r6, r0]
      msgCntr++;
 8002a82:	3001      	adds	r0, #1
 8002a84:	8018      	strh	r0, [r3, #0]
 8002a86:	e7d1      	b.n	8002a2c <msgParse+0x24>
      signCntr++;
 8002a88:	3201      	adds	r2, #1
 8002a8a:	8022      	strh	r2, [r4, #0]
 8002a8c:	e7d6      	b.n	8002a3c <msgParse+0x34>
				signCntr = 0 ;  // Reset signature counter
 8002a8e:	2100      	movs	r1, #0
 8002a90:	3201      	adds	r2, #1
 8002a92:	b292      	uxth	r2, r2
 8002a94:	2001      	movs	r0, #1
 8002a96:	e7db      	b.n	8002a50 <msgParse+0x48>
            signCntr++ ;
 8002a98:	3101      	adds	r1, #1
 8002a9a:	b209      	sxth	r1, r1
            msgCntr++ ;
 8002a9c:	4628      	mov	r0, r5
                if (sign[signCntr]=='\0')
 8002a9e:	f817 e001 	ldrb.w	lr, [r7, r1]
 8002aa2:	f1be 0f00 	cmp.w	lr, #0
 8002aa6:	d102      	bne.n	8002aae <msgParse+0xa6>
 8002aa8:	801d      	strh	r5, [r3, #0]
 8002aaa:	8021      	strh	r1, [r4, #0]
 8002aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                if (string[msgCntr]=='\0')
 8002aae:	5d70      	ldrb	r0, [r6, r5]
 8002ab0:	2800      	cmp	r0, #0
 8002ab2:	d1ed      	bne.n	8002a90 <msgParse+0x88>
 8002ab4:	801d      	strh	r5, [r3, #0]
 8002ab6:	e7da      	b.n	8002a6e <msgParse+0x66>
 8002ab8:	20000036 	.word	0x20000036
 8002abc:	20000034 	.word	0x20000034
 8002ac0:	20000be9 	.word	0x20000be9
 8002ac4:	20000b76 	.word	0x20000b76

08002ac8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ac8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aca:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <HAL_MspInit+0x34>)
 8002acc:	2100      	movs	r1, #0
 8002ace:	9100      	str	r1, [sp, #0]
 8002ad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ad2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ad6:	645a      	str	r2, [r3, #68]	; 0x44
 8002ad8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ada:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002ade:	9200      	str	r2, [sp, #0]
 8002ae0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae2:	9101      	str	r1, [sp, #4]
 8002ae4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ae6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002aea:	641a      	str	r2, [r3, #64]	; 0x40
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002af6:	b002      	add	sp, #8
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800

08002b00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b00:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b02:	2214      	movs	r2, #20
{
 8002b04:	b08a      	sub	sp, #40	; 0x28
 8002b06:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b08:	2100      	movs	r1, #0
 8002b0a:	eb0d 0002 	add.w	r0, sp, r2
 8002b0e:	f000 fecd 	bl	80038ac <memset>
  if(hadc->Instance==ADC1)
 8002b12:	6823      	ldr	r3, [r4, #0]
 8002b14:	4a1e      	ldr	r2, [pc, #120]	; (8002b90 <HAL_ADC_MspInit+0x90>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d11f      	bne.n	8002b5a <HAL_ADC_MspInit+0x5a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b1a:	4b1e      	ldr	r3, [pc, #120]	; (8002b94 <HAL_ADC_MspInit+0x94>)
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	9101      	str	r1, [sp, #4]
 8002b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b26:	645a      	str	r2, [r3, #68]	; 0x44
 8002b28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b2a:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002b2e:	9201      	str	r2, [sp, #4]
 8002b30:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b32:	9102      	str	r1, [sp, #8]
 8002b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b36:	f042 0202 	orr.w	r2, r2, #2
 8002b3a:	631a      	str	r2, [r3, #48]	; 0x30
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	9302      	str	r3, [sp, #8]
 8002b44:	9b02      	ldr	r3, [sp, #8]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b46:	2301      	movs	r3, #1
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
    /**ADC2 GPIO Configuration    
    PB1     ------> ADC2_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b48:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b4c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4e:	4812      	ldr	r0, [pc, #72]	; (8002b98 <HAL_ADC_MspInit+0x98>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b50:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b52:	f7fd ffbb 	bl	8000acc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002b56:	b00a      	add	sp, #40	; 0x28
 8002b58:	bd10      	pop	{r4, pc}
  else if(hadc->Instance==ADC2)
 8002b5a:	4a10      	ldr	r2, [pc, #64]	; (8002b9c <HAL_ADC_MspInit+0x9c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d1fa      	bne.n	8002b56 <HAL_ADC_MspInit+0x56>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002b60:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <HAL_ADC_MspInit+0x94>)
 8002b62:	2100      	movs	r1, #0
 8002b64:	9103      	str	r1, [sp, #12]
 8002b66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44
 8002b6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b70:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002b74:	9203      	str	r2, [sp, #12]
 8002b76:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b78:	9104      	str	r1, [sp, #16]
 8002b7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b7c:	f042 0202 	orr.w	r2, r2, #2
 8002b80:	631a      	str	r2, [r3, #48]	; 0x30
 8002b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	9304      	str	r3, [sp, #16]
 8002b8a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	e7db      	b.n	8002b48 <HAL_ADC_MspInit+0x48>
 8002b90:	40012000 	.word	0x40012000
 8002b94:	40023800 	.word	0x40023800
 8002b98:	40020400 	.word	0x40020400
 8002b9c:	40012100 	.word	0x40012100

08002ba0 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8002ba0:	6802      	ldr	r2, [r0, #0]
 8002ba2:	4b09      	ldr	r3, [pc, #36]	; (8002bc8 <HAL_CRC_MspInit+0x28>)
 8002ba4:	429a      	cmp	r2, r3
{
 8002ba6:	b082      	sub	sp, #8
  if(hcrc->Instance==CRC)
 8002ba8:	d10b      	bne.n	8002bc2 <HAL_CRC_MspInit+0x22>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	4b07      	ldr	r3, [pc, #28]	; (8002bcc <HAL_CRC_MspInit+0x2c>)
 8002bb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002bb6:	631a      	str	r2, [r3, #48]	; 0x30
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bbe:	9301      	str	r3, [sp, #4]
 8002bc0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002bc2:	b002      	add	sp, #8
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	40023000 	.word	0x40023000
 8002bcc:	40023800 	.word	0x40023800

08002bd0 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 8002bd0:	6803      	ldr	r3, [r0, #0]
 8002bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002bd6:	b084      	sub	sp, #16
  if(htim_pwm->Instance==TIM2)
 8002bd8:	d10d      	bne.n	8002bf6 <HAL_TIM_PWM_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	4b1e      	ldr	r3, [pc, #120]	; (8002c58 <HAL_TIM_PWM_MspInit+0x88>)
 8002be0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002be2:	f042 0201 	orr.w	r2, r2, #1
 8002be6:	641a      	str	r2, [r3, #64]	; 0x40
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002bf2:	b004      	add	sp, #16
 8002bf4:	4770      	bx	lr
  else if(htim_pwm->Instance==TIM3)
 8002bf6:	4a19      	ldr	r2, [pc, #100]	; (8002c5c <HAL_TIM_PWM_MspInit+0x8c>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d10c      	bne.n	8002c16 <HAL_TIM_PWM_MspInit+0x46>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	4b15      	ldr	r3, [pc, #84]	; (8002c58 <HAL_TIM_PWM_MspInit+0x88>)
 8002c02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c04:	f042 0202 	orr.w	r2, r2, #2
 8002c08:	641a      	str	r2, [r3, #64]	; 0x40
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	9301      	str	r3, [sp, #4]
 8002c12:	9b01      	ldr	r3, [sp, #4]
 8002c14:	e7ed      	b.n	8002bf2 <HAL_TIM_PWM_MspInit+0x22>
  else if(htim_pwm->Instance==TIM4)
 8002c16:	4a12      	ldr	r2, [pc, #72]	; (8002c60 <HAL_TIM_PWM_MspInit+0x90>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d10c      	bne.n	8002c36 <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	9302      	str	r3, [sp, #8]
 8002c20:	4b0d      	ldr	r3, [pc, #52]	; (8002c58 <HAL_TIM_PWM_MspInit+0x88>)
 8002c22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c24:	f042 0204 	orr.w	r2, r2, #4
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	9302      	str	r3, [sp, #8]
 8002c32:	9b02      	ldr	r3, [sp, #8]
 8002c34:	e7dd      	b.n	8002bf2 <HAL_TIM_PWM_MspInit+0x22>
  else if(htim_pwm->Instance==TIM5)
 8002c36:	4a0b      	ldr	r2, [pc, #44]	; (8002c64 <HAL_TIM_PWM_MspInit+0x94>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d1da      	bne.n	8002bf2 <HAL_TIM_PWM_MspInit+0x22>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	9303      	str	r3, [sp, #12]
 8002c40:	4b05      	ldr	r3, [pc, #20]	; (8002c58 <HAL_TIM_PWM_MspInit+0x88>)
 8002c42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c44:	f042 0208 	orr.w	r2, r2, #8
 8002c48:	641a      	str	r2, [r3, #64]	; 0x40
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4c:	f003 0308 	and.w	r3, r3, #8
 8002c50:	9303      	str	r3, [sp, #12]
 8002c52:	9b03      	ldr	r3, [sp, #12]
}
 8002c54:	e7cd      	b.n	8002bf2 <HAL_TIM_PWM_MspInit+0x22>
 8002c56:	bf00      	nop
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	40000400 	.word	0x40000400
 8002c60:	40000800 	.word	0x40000800
 8002c64:	40000c00 	.word	0x40000c00

08002c68 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM10)
 8002c68:	6803      	ldr	r3, [r0, #0]
 8002c6a:	4a21      	ldr	r2, [pc, #132]	; (8002cf0 <HAL_TIM_Base_MspInit+0x88>)
 8002c6c:	4293      	cmp	r3, r2
{
 8002c6e:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM10)
 8002c70:	d10d      	bne.n	8002c8e <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	4b1f      	ldr	r3, [pc, #124]	; (8002cf4 <HAL_TIM_Base_MspInit+0x8c>)
 8002c78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c7a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002c7e:	645a      	str	r2, [r3, #68]	; 0x44
 8002c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002c8a:	b004      	add	sp, #16
 8002c8c:	4770      	bx	lr
  else if(htim_base->Instance==TIM11)
 8002c8e:	4a1a      	ldr	r2, [pc, #104]	; (8002cf8 <HAL_TIM_Base_MspInit+0x90>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d10c      	bne.n	8002cae <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002c94:	2300      	movs	r3, #0
 8002c96:	9301      	str	r3, [sp, #4]
 8002c98:	4b16      	ldr	r3, [pc, #88]	; (8002cf4 <HAL_TIM_Base_MspInit+0x8c>)
 8002c9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c9c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ca0:	645a      	str	r2, [r3, #68]	; 0x44
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ca8:	9301      	str	r3, [sp, #4]
 8002caa:	9b01      	ldr	r3, [sp, #4]
 8002cac:	e7ed      	b.n	8002c8a <HAL_TIM_Base_MspInit+0x22>
  else if(htim_base->Instance==TIM13)
 8002cae:	4a13      	ldr	r2, [pc, #76]	; (8002cfc <HAL_TIM_Base_MspInit+0x94>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d10c      	bne.n	8002cce <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	9302      	str	r3, [sp, #8]
 8002cb8:	4b0e      	ldr	r3, [pc, #56]	; (8002cf4 <HAL_TIM_Base_MspInit+0x8c>)
 8002cba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cbc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002cc0:	641a      	str	r2, [r3, #64]	; 0x40
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc8:	9302      	str	r3, [sp, #8]
 8002cca:	9b02      	ldr	r3, [sp, #8]
 8002ccc:	e7dd      	b.n	8002c8a <HAL_TIM_Base_MspInit+0x22>
  else if(htim_base->Instance==TIM14)
 8002cce:	4a0c      	ldr	r2, [pc, #48]	; (8002d00 <HAL_TIM_Base_MspInit+0x98>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d1da      	bne.n	8002c8a <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	9303      	str	r3, [sp, #12]
 8002cd8:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <HAL_TIM_Base_MspInit+0x8c>)
 8002cda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ce0:	641a      	str	r2, [r3, #64]	; 0x40
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce8:	9303      	str	r3, [sp, #12]
 8002cea:	9b03      	ldr	r3, [sp, #12]
}
 8002cec:	e7cd      	b.n	8002c8a <HAL_TIM_Base_MspInit+0x22>
 8002cee:	bf00      	nop
 8002cf0:	40014400 	.word	0x40014400
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	40014800 	.word	0x40014800
 8002cfc:	40001c00 	.word	0x40001c00
 8002d00:	40002000 	.word	0x40002000

08002d04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d04:	b510      	push	{r4, lr}
 8002d06:	4604      	mov	r4, r0
 8002d08:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d0a:	2214      	movs	r2, #20
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	a807      	add	r0, sp, #28
 8002d10:	f000 fdcc 	bl	80038ac <memset>
  if(htim->Instance==TIM2)
 8002d14:	6823      	ldr	r3, [r4, #0]
 8002d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d1a:	d117      	bne.n	8002d4c <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	4b46      	ldr	r3, [pc, #280]	; (8002e3c <HAL_TIM_MspPostInit+0x138>)
 8002d22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d24:	f042 0202 	orr.w	r2, r2, #2
 8002d28:	631a      	str	r2, [r3, #48]	; 0x30
 8002d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	9b00      	ldr	r3, [sp, #0]
    /**TIM2 GPIO Configuration    
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d34:	2308      	movs	r3, #8
 8002d36:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d3c:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d3e:	4840      	ldr	r0, [pc, #256]	; (8002e40 <HAL_TIM_MspPostInit+0x13c>)
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002d40:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d42:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d44:	f7fd fec2 	bl	8000acc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8002d48:	b00c      	add	sp, #48	; 0x30
 8002d4a:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM3)
 8002d4c:	4a3d      	ldr	r2, [pc, #244]	; (8002e44 <HAL_TIM_MspPostInit+0x140>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d110      	bne.n	8002d74 <HAL_TIM_MspPostInit+0x70>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	9301      	str	r3, [sp, #4]
 8002d56:	4b39      	ldr	r3, [pc, #228]	; (8002e3c <HAL_TIM_MspPostInit+0x138>)
 8002d58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d5a:	f042 0202 	orr.w	r2, r2, #2
 8002d5e:	631a      	str	r2, [r3, #48]	; 0x30
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	9301      	str	r3, [sp, #4]
 8002d68:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002d6a:	2310      	movs	r3, #16
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d6c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	9308      	str	r3, [sp, #32]
 8002d72:	e7e4      	b.n	8002d3e <HAL_TIM_MspPostInit+0x3a>
  else if(htim->Instance==TIM4)
 8002d74:	4a34      	ldr	r2, [pc, #208]	; (8002e48 <HAL_TIM_MspPostInit+0x144>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d10e      	bne.n	8002d98 <HAL_TIM_MspPostInit+0x94>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	9302      	str	r3, [sp, #8]
 8002d7e:	4b2f      	ldr	r3, [pc, #188]	; (8002e3c <HAL_TIM_MspPostInit+0x138>)
 8002d80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d82:	f042 0202 	orr.w	r2, r2, #2
 8002d86:	631a      	str	r2, [r3, #48]	; 0x30
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	9302      	str	r3, [sp, #8]
 8002d90:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d96:	e7e9      	b.n	8002d6c <HAL_TIM_MspPostInit+0x68>
  else if(htim->Instance==TIM5)
 8002d98:	4a2c      	ldr	r2, [pc, #176]	; (8002e4c <HAL_TIM_MspPostInit+0x148>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d112      	bne.n	8002dc4 <HAL_TIM_MspPostInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	9303      	str	r3, [sp, #12]
 8002da2:	4b26      	ldr	r3, [pc, #152]	; (8002e3c <HAL_TIM_MspPostInit+0x138>)
 8002da4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002da6:	f042 0201 	orr.w	r2, r2, #1
 8002daa:	631a      	str	r2, [r3, #48]	; 0x30
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	9303      	str	r3, [sp, #12]
 8002db4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002db6:	2302      	movs	r3, #2
 8002db8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dba:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8002dbc:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dbe:	a907      	add	r1, sp, #28
 8002dc0:	4823      	ldr	r0, [pc, #140]	; (8002e50 <HAL_TIM_MspPostInit+0x14c>)
 8002dc2:	e7bf      	b.n	8002d44 <HAL_TIM_MspPostInit+0x40>
  else if(htim->Instance==TIM10)
 8002dc4:	4a23      	ldr	r2, [pc, #140]	; (8002e54 <HAL_TIM_MspPostInit+0x150>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d112      	bne.n	8002df0 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	9304      	str	r3, [sp, #16]
 8002dce:	4b1b      	ldr	r3, [pc, #108]	; (8002e3c <HAL_TIM_MspPostInit+0x138>)
 8002dd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dd2:	f042 0202 	orr.w	r2, r2, #2
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	9304      	str	r3, [sp, #16]
 8002de0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002de2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002de6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de8:	2302      	movs	r3, #2
 8002dea:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e7a6      	b.n	8002d3e <HAL_TIM_MspPostInit+0x3a>
  else if(htim->Instance==TIM13)
 8002df0:	4a19      	ldr	r2, [pc, #100]	; (8002e58 <HAL_TIM_MspPostInit+0x154>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d111      	bne.n	8002e1a <HAL_TIM_MspPostInit+0x116>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	9305      	str	r3, [sp, #20]
 8002dfa:	4b10      	ldr	r3, [pc, #64]	; (8002e3c <HAL_TIM_MspPostInit+0x138>)
 8002dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dfe:	f042 0201 	orr.w	r2, r2, #1
 8002e02:	631a      	str	r2, [r3, #48]	; 0x30
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	9305      	str	r3, [sp, #20]
 8002e0c:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e0e:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e10:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e12:	2302      	movs	r3, #2
 8002e14:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8002e16:	2309      	movs	r3, #9
 8002e18:	e7d0      	b.n	8002dbc <HAL_TIM_MspPostInit+0xb8>
  else if(htim->Instance==TIM14)
 8002e1a:	4a10      	ldr	r2, [pc, #64]	; (8002e5c <HAL_TIM_MspPostInit+0x158>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d193      	bne.n	8002d48 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e20:	2300      	movs	r3, #0
 8002e22:	9306      	str	r3, [sp, #24]
 8002e24:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <HAL_TIM_MspPostInit+0x138>)
 8002e26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e28:	f042 0201 	orr.w	r2, r2, #1
 8002e2c:	631a      	str	r2, [r3, #48]	; 0x30
 8002e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	9306      	str	r3, [sp, #24]
 8002e36:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	e7e9      	b.n	8002e10 <HAL_TIM_MspPostInit+0x10c>
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	40020400 	.word	0x40020400
 8002e44:	40000400 	.word	0x40000400
 8002e48:	40000800 	.word	0x40000800
 8002e4c:	40000c00 	.word	0x40000c00
 8002e50:	40020000 	.word	0x40020000
 8002e54:	40014400 	.word	0x40014400
 8002e58:	40001c00 	.word	0x40001c00
 8002e5c:	40002000 	.word	0x40002000

08002e60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e64:	4604      	mov	r4, r0
 8002e66:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	2214      	movs	r2, #20
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	a809      	add	r0, sp, #36	; 0x24
 8002e6e:	f000 fd1d 	bl	80038ac <memset>
  if(huart->Instance==USART1)
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	4a6a      	ldr	r2, [pc, #424]	; (8003020 <HAL_UART_MspInit+0x1c0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d12e      	bne.n	8002ed8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e7a:	4b6a      	ldr	r3, [pc, #424]	; (8003024 <HAL_UART_MspInit+0x1c4>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7c:	486a      	ldr	r0, [pc, #424]	; (8003028 <HAL_UART_MspInit+0x1c8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e7e:	2400      	movs	r4, #0
 8002e80:	9400      	str	r4, [sp, #0]
 8002e82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e84:	f042 0210 	orr.w	r2, r2, #16
 8002e88:	645a      	str	r2, [r3, #68]	; 0x44
 8002e8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e8c:	f002 0210 	and.w	r2, r2, #16
 8002e90:	9200      	str	r2, [sp, #0]
 8002e92:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e94:	9401      	str	r4, [sp, #4]
 8002e96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e98:	f042 0202 	orr.w	r2, r2, #2
 8002e9c:	631a      	str	r2, [r3, #48]	; 0x30
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	9301      	str	r3, [sp, #4]
 8002ea6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ea8:	23c0      	movs	r3, #192	; 0xc0
 8002eaa:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eac:	2302      	movs	r3, #2
 8002eae:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	930c      	str	r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb8:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002eba:	2307      	movs	r3, #7
 8002ebc:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ebe:	f7fd fe05 	bl	8000acc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ec2:	2025      	movs	r0, #37	; 0x25
 8002ec4:	4622      	mov	r2, r4
 8002ec6:	4621      	mov	r1, r4
 8002ec8:	f7fd fd6e 	bl	80009a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ecc:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002ece:	f7fd fd9f 	bl	8000a10 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002ed2:	b00e      	add	sp, #56	; 0x38
 8002ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(huart->Instance==USART2)
 8002ed8:	4a54      	ldr	r2, [pc, #336]	; (800302c <HAL_UART_MspInit+0x1cc>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d12a      	bne.n	8002f34 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ede:	4b51      	ldr	r3, [pc, #324]	; (8003024 <HAL_UART_MspInit+0x1c4>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ee0:	4853      	ldr	r0, [pc, #332]	; (8003030 <HAL_UART_MspInit+0x1d0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ee2:	2400      	movs	r4, #0
 8002ee4:	9402      	str	r4, [sp, #8]
 8002ee6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ee8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002eec:	641a      	str	r2, [r3, #64]	; 0x40
 8002eee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ef0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002ef4:	9202      	str	r2, [sp, #8]
 8002ef6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ef8:	9403      	str	r4, [sp, #12]
 8002efa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002efc:	f042 0208 	orr.w	r2, r2, #8
 8002f00:	631a      	str	r2, [r3, #48]	; 0x30
 8002f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f04:	f003 0308 	and.w	r3, r3, #8
 8002f08:	9303      	str	r3, [sp, #12]
 8002f0a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002f0c:	2360      	movs	r3, #96	; 0x60
 8002f0e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f10:	2302      	movs	r3, #2
 8002f12:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f14:	2301      	movs	r3, #1
 8002f16:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	930c      	str	r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f1c:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f1e:	2307      	movs	r3, #7
 8002f20:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f22:	f7fd fdd3 	bl	8000acc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f26:	2026      	movs	r0, #38	; 0x26
 8002f28:	4622      	mov	r2, r4
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	f7fd fd3c 	bl	80009a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f30:	2026      	movs	r0, #38	; 0x26
 8002f32:	e7cc      	b.n	8002ece <HAL_UART_MspInit+0x6e>
  else if(huart->Instance==USART3)
 8002f34:	4a3f      	ldr	r2, [pc, #252]	; (8003034 <HAL_UART_MspInit+0x1d4>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d143      	bne.n	8002fc2 <HAL_UART_MspInit+0x162>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f3a:	4b3a      	ldr	r3, [pc, #232]	; (8003024 <HAL_UART_MspInit+0x1c4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f3c:	483a      	ldr	r0, [pc, #232]	; (8003028 <HAL_UART_MspInit+0x1c8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f3e:	2400      	movs	r4, #0
 8002f40:	9404      	str	r4, [sp, #16]
 8002f42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f44:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
 8002f4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f4c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002f50:	9204      	str	r2, [sp, #16]
 8002f52:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f54:	9405      	str	r4, [sp, #20]
 8002f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f58:	f042 0202 	orr.w	r2, r2, #2
 8002f5c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f60:	f002 0202 	and.w	r2, r2, #2
 8002f64:	9205      	str	r2, [sp, #20]
 8002f66:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f68:	9406      	str	r4, [sp, #24]
 8002f6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f6c:	f042 0208 	orr.w	r2, r2, #8
 8002f70:	631a      	str	r2, [r3, #48]	; 0x30
 8002f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	9306      	str	r3, [sp, #24]
 8002f7a:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f7c:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f84:	2701      	movs	r7, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f86:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f88:	2507      	movs	r5, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f8a:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f8c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8e:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f92:	970b      	str	r7, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f94:	960c      	str	r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f96:	950d      	str	r5, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f98:	f7fd fd98 	bl	8000acc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f9c:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fa0:	a909      	add	r1, sp, #36	; 0x24
 8002fa2:	4823      	ldr	r0, [pc, #140]	; (8003030 <HAL_UART_MspInit+0x1d0>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002fa4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa6:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002faa:	970b      	str	r7, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fac:	960c      	str	r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fae:	950d      	str	r5, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fb0:	f7fd fd8c 	bl	8000acc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002fb4:	2027      	movs	r0, #39	; 0x27
 8002fb6:	4622      	mov	r2, r4
 8002fb8:	4621      	mov	r1, r4
 8002fba:	f7fd fcf5 	bl	80009a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002fbe:	2027      	movs	r0, #39	; 0x27
 8002fc0:	e785      	b.n	8002ece <HAL_UART_MspInit+0x6e>
  else if(huart->Instance==USART6)
 8002fc2:	4a1d      	ldr	r2, [pc, #116]	; (8003038 <HAL_UART_MspInit+0x1d8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d184      	bne.n	8002ed2 <HAL_UART_MspInit+0x72>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002fc8:	4b16      	ldr	r3, [pc, #88]	; (8003024 <HAL_UART_MspInit+0x1c4>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fca:	481c      	ldr	r0, [pc, #112]	; (800303c <HAL_UART_MspInit+0x1dc>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8002fcc:	2400      	movs	r4, #0
 8002fce:	9407      	str	r4, [sp, #28]
 8002fd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fd2:	f042 0220 	orr.w	r2, r2, #32
 8002fd6:	645a      	str	r2, [r3, #68]	; 0x44
 8002fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fda:	f002 0220 	and.w	r2, r2, #32
 8002fde:	9207      	str	r2, [sp, #28]
 8002fe0:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fe2:	9408      	str	r4, [sp, #32]
 8002fe4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fe6:	f042 0204 	orr.w	r2, r2, #4
 8002fea:	631a      	str	r2, [r3, #48]	; 0x30
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	f003 0304 	and.w	r3, r3, #4
 8002ff2:	9308      	str	r3, [sp, #32]
 8002ff4:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ff6:	23c0      	movs	r3, #192	; 0xc0
 8002ff8:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ffe:	2301      	movs	r3, #1
 8003000:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003002:	2303      	movs	r3, #3
 8003004:	930c      	str	r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003006:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003008:	2308      	movs	r3, #8
 800300a:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800300c:	f7fd fd5e 	bl	8000acc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003010:	2047      	movs	r0, #71	; 0x47
 8003012:	4622      	mov	r2, r4
 8003014:	4621      	mov	r1, r4
 8003016:	f7fd fcc7 	bl	80009a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800301a:	2047      	movs	r0, #71	; 0x47
 800301c:	e757      	b.n	8002ece <HAL_UART_MspInit+0x6e>
 800301e:	bf00      	nop
 8003020:	40011000 	.word	0x40011000
 8003024:	40023800 	.word	0x40023800
 8003028:	40020400 	.word	0x40020400
 800302c:	40004400 	.word	0x40004400
 8003030:	40020c00 	.word	0x40020c00
 8003034:	40004800 	.word	0x40004800
 8003038:	40011400 	.word	0x40011400
 800303c:	40020800 	.word	0x40020800

08003040 <NMI_Handler>:
 8003040:	4770      	bx	lr

08003042 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003042:	e7fe      	b.n	8003042 <HardFault_Handler>

08003044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003044:	e7fe      	b.n	8003044 <MemManage_Handler>

08003046 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003046:	e7fe      	b.n	8003046 <BusFault_Handler>

08003048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003048:	e7fe      	b.n	8003048 <UsageFault_Handler>

0800304a <SVC_Handler>:
 800304a:	4770      	bx	lr

0800304c <DebugMon_Handler>:
 800304c:	4770      	bx	lr

0800304e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800304e:	4770      	bx	lr

08003050 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003050:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	          TimingDelay_Decrement();
 8003052:	f7fe ff4f 	bl	8001ef4 <TimingDelay_Decrement>
			  TimingDelay_Decrement1();
 8003056:	f7fe ff55 	bl	8001f04 <TimingDelay_Decrement1>
			  TimingDelay_Decrement3();
 800305a:	f7fe ff5b 	bl	8001f14 <TimingDelay_Decrement3>
			  TimingDelay_Decrement4();
 800305e:	f7fe ff61 	bl	8001f24 <TimingDelay_Decrement4>
			  TimingDelay_Decrement5();
 8003062:	f7fe ff67 	bl	8001f34 <TimingDelay_Decrement5>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003066:	f7fd fa75 	bl	8000554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /*for */
       	if (TimingDelay<2) //if timming delay is less than 2
 800306a:	4b1c      	ldr	r3, [pc, #112]	; (80030dc <SysTick_Handler+0x8c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d809      	bhi.n	8003086 <SysTick_Handler+0x36>
       		{
       		if (flag2==1)  //flag is 1 (flag tells that has msg came)
 8003072:	491b      	ldr	r1, [pc, #108]	; (80030e0 <SysTick_Handler+0x90>)
 8003074:	680a      	ldr	r2, [r1, #0]
 8003076:	2a01      	cmp	r2, #1
 8003078:	d105      	bne.n	8003086 <SysTick_Handler+0x36>
       			{
       //	__HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
       //	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
       //	 	HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer1,1);

             flag2= 0 ;
 800307a:	2300      	movs	r3, #0
 800307c:	600b      	str	r3, [r1, #0]
       		  msgUnPrcd = 1 ;     //Raise flag to indicate a msg to be processed by main is present
 800307e:	4919      	ldr	r1, [pc, #100]	; (80030e4 <SysTick_Handler+0x94>)
 8003080:	600a      	str	r2, [r1, #0]
       		  RxCount2 = 0 ;
 8003082:	4a19      	ldr	r2, [pc, #100]	; (80030e8 <SysTick_Handler+0x98>)
 8003084:	8013      	strh	r3, [r2, #0]
       //      USART_ITConfig(USART1, USART_IT_RXNE, DISABLE);

       }
       }
        /*for uart1*/
         	if (TimingDelay1<2) //if timming delay is less than 2
 8003086:	4b19      	ldr	r3, [pc, #100]	; (80030ec <SysTick_Handler+0x9c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d809      	bhi.n	80030a2 <SysTick_Handler+0x52>
         		{
         		if (flag1==1)  //flag is 1 (flag tells that has msg came)
 800308e:	4918      	ldr	r1, [pc, #96]	; (80030f0 <SysTick_Handler+0xa0>)
 8003090:	680a      	ldr	r2, [r1, #0]
 8003092:	2a01      	cmp	r2, #1
 8003094:	d105      	bne.n	80030a2 <SysTick_Handler+0x52>
         			{
         //	__HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
         //	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
         //	 	HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer1,1);

               flag1= 0 ;
 8003096:	2300      	movs	r3, #0
 8003098:	600b      	str	r3, [r1, #0]
         		  msgUnPrcd1 = 1 ;     //Raise flag to indicate a msg to be processed by main is present
 800309a:	4916      	ldr	r1, [pc, #88]	; (80030f4 <SysTick_Handler+0xa4>)
 800309c:	600a      	str	r2, [r1, #0]
         		  RxCount1 = 0 ;
 800309e:	4a16      	ldr	r2, [pc, #88]	; (80030f8 <SysTick_Handler+0xa8>)
 80030a0:	8013      	strh	r3, [r2, #0]
         //      USART_ITConfig(USART1, USART_IT_RXNE, DISABLE);

         }
         }
            /*for uart3*/
              	if (TimingDelay3<2) //if timming delay is less than 2
 80030a2:	4b16      	ldr	r3, [pc, #88]	; (80030fc <SysTick_Handler+0xac>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d809      	bhi.n	80030be <SysTick_Handler+0x6e>
              		{
              		if (flag3==1)  //flag is 1 (flag tells that has msg came)
 80030aa:	4915      	ldr	r1, [pc, #84]	; (8003100 <SysTick_Handler+0xb0>)
 80030ac:	680a      	ldr	r2, [r1, #0]
 80030ae:	2a01      	cmp	r2, #1
 80030b0:	d105      	bne.n	80030be <SysTick_Handler+0x6e>
              			{
              //	__HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
              //	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
              //	 	HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer1,1);

                    flag3= 0 ;
 80030b2:	2300      	movs	r3, #0
 80030b4:	600b      	str	r3, [r1, #0]
              		  msgUnPrcd3 = 1 ;     //Raise flag to indicate a msg to be processed by main is present
 80030b6:	4913      	ldr	r1, [pc, #76]	; (8003104 <SysTick_Handler+0xb4>)
 80030b8:	600a      	str	r2, [r1, #0]
              		  RxCount3 = 0 ;
 80030ba:	4a13      	ldr	r2, [pc, #76]	; (8003108 <SysTick_Handler+0xb8>)
 80030bc:	8013      	strh	r3, [r2, #0]
              //      USART_ITConfig(USART1, USART_IT_RXNE, DISABLE);

              }
              }
                /*for uart2*/
                  	if (TimingDelay4<2) //if timming delay is less than 2
 80030be:	4b13      	ldr	r3, [pc, #76]	; (800310c <SysTick_Handler+0xbc>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d809      	bhi.n	80030da <SysTick_Handler+0x8a>
                  		{
                  		if (flag4==1)  //flag is 1 (flag tells that has msg came)
 80030c6:	4912      	ldr	r1, [pc, #72]	; (8003110 <SysTick_Handler+0xc0>)
 80030c8:	680a      	ldr	r2, [r1, #0]
 80030ca:	2a01      	cmp	r2, #1
 80030cc:	d105      	bne.n	80030da <SysTick_Handler+0x8a>
                  			{
                  //	__HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
                  //	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
                  //	 	HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer1,1);

                        flag4= 0 ;
 80030ce:	2300      	movs	r3, #0
 80030d0:	600b      	str	r3, [r1, #0]
                  		  msgUnPrcd4 = 1 ;     //Raise flag to indicate a msg to be processed by main is present
 80030d2:	4910      	ldr	r1, [pc, #64]	; (8003114 <SysTick_Handler+0xc4>)
 80030d4:	600a      	str	r2, [r1, #0]
                  		  RxCount4 = 0 ;
 80030d6:	4a10      	ldr	r2, [pc, #64]	; (8003118 <SysTick_Handler+0xc8>)
 80030d8:	8013      	strh	r3, [r2, #0]
 80030da:	bd08      	pop	{r3, pc}
 80030dc:	200003e8 	.word	0x200003e8
 80030e0:	20000044 	.word	0x20000044
 80030e4:	20000434 	.word	0x20000434
 80030e8:	2000003a 	.word	0x2000003a
 80030ec:	20000a54 	.word	0x20000a54
 80030f0:	20000040 	.word	0x20000040
 80030f4:	200008a4 	.word	0x200008a4
 80030f8:	20000038 	.word	0x20000038
 80030fc:	20000298 	.word	0x20000298
 8003100:	20000048 	.word	0x20000048
 8003104:	20000698 	.word	0x20000698
 8003108:	2000003c 	.word	0x2000003c
 800310c:	200009cc 	.word	0x200009cc
 8003110:	2000004c 	.word	0x2000004c
 8003114:	20000364 	.word	0x20000364
 8003118:	2000003e 	.word	0x2000003e

0800311c <USART1_IRQHandler>:
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */
	TimingDelay1 = 10; //initilizing timingDelay with 10 & decremening this delay.
 800311c:	4b0e      	ldr	r3, [pc, #56]	; (8003158 <USART1_IRQHandler+0x3c>)
 800311e:	220a      	movs	r2, #10
{
 8003120:	b510      	push	{r4, lr}
	TimingDelay1 = 10; //initilizing timingDelay with 10 & decremening this delay.
 8003122:	601a      	str	r2, [r3, #0]
  	if(flag1==0)     //if flag was previous 0,it means that 1byte is being rec(fresh msg) if not goes to else part
 8003124:	4b0d      	ldr	r3, [pc, #52]	; (800315c <USART1_IRQHandler+0x40>)
 8003126:	4c0e      	ldr	r4, [pc, #56]	; (8003160 <USART1_IRQHandler+0x44>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	b98a      	cbnz	r2, 8003150 <USART1_IRQHandler+0x34>
  {
  RxCount1 = 0 ; //initilizing the count of recieved array with 0,means that it is the first byte(0 is used bcoz indexing in array is done from 0th index)
 800312c:	8022      	strh	r2, [r4, #0]
  flag1=1;   		//UART is active in process of receiving a messege
 800312e:	2201      	movs	r2, #1
 8003130:	601a      	str	r2, [r3, #0]
//	msgTime = 0 ;
  }
	else // if it is not a fresh msg than incrementing RxCount2(RxCount2 shows the number of bytes being rec)
		RxCount1++;

	if (RxCount1>50)
 8003132:	8822      	ldrh	r2, [r4, #0]
//		comCount=1;
//		comCount=2;

  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003134:	480b      	ldr	r0, [pc, #44]	; (8003164 <USART1_IRQHandler+0x48>)
	if (RxCount1>50)
 8003136:	2a32      	cmp	r2, #50	; 0x32
		flag1=0 ;
 8003138:	bf82      	ittt	hi
 800313a:	2200      	movhi	r2, #0
 800313c:	601a      	strhi	r2, [r3, #0]
		RxCount1 = 0 ;
 800313e:	8022      	strhhi	r2, [r4, #0]
  HAL_UART_IRQHandler(&huart1);
 8003140:	f7fe fcc8 	bl	8001ad4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  RecMsg1[RxCount1]=aRxBuffer1[0]; //after every byte is rec it is transferred to RecMsg2 array(here RxCount2 counter is used for placing the rec byte at correct index place)
 8003144:	4a08      	ldr	r2, [pc, #32]	; (8003168 <USART1_IRQHandler+0x4c>)
 8003146:	8823      	ldrh	r3, [r4, #0]
 8003148:	7811      	ldrb	r1, [r2, #0]
 800314a:	4a08      	ldr	r2, [pc, #32]	; (800316c <USART1_IRQHandler+0x50>)
 800314c:	54d1      	strb	r1, [r2, r3]
 800314e:	bd10      	pop	{r4, pc}
		RxCount1++;
 8003150:	8822      	ldrh	r2, [r4, #0]
 8003152:	3201      	adds	r2, #1
 8003154:	8022      	strh	r2, [r4, #0]
 8003156:	e7ec      	b.n	8003132 <USART1_IRQHandler+0x16>
 8003158:	20000a54 	.word	0x20000a54
 800315c:	20000040 	.word	0x20000040
 8003160:	20000038 	.word	0x20000038
 8003164:	20000560 	.word	0x20000560
 8003168:	2000069c 	.word	0x2000069c
 800316c:	20000ebe 	.word	0x20000ebe

08003170 <USART2_IRQHandler>:
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */
	TimingDelay4 = 10; //initilizing timingDelay with 10 & decremening this delay.
 8003170:	4b10      	ldr	r3, [pc, #64]	; (80031b4 <USART2_IRQHandler+0x44>)
 8003172:	220a      	movs	r2, #10
{
 8003174:	b510      	push	{r4, lr}
	TimingDelay4 = 10; //initilizing timingDelay with 10 & decremening this delay.
 8003176:	601a      	str	r2, [r3, #0]
				  	if(flag4==0)     //if flag was previous 0,it means that 1byte is being rec(fresh msg) if not goes to else part
 8003178:	4b0f      	ldr	r3, [pc, #60]	; (80031b8 <USART2_IRQHandler+0x48>)
 800317a:	4c10      	ldr	r4, [pc, #64]	; (80031bc <USART2_IRQHandler+0x4c>)
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	b99a      	cbnz	r2, 80031a8 <USART2_IRQHandler+0x38>
				  {
				  RxCount4 = 0 ; //initilizing the count of recieved array with 0,means that it is the first byte(0 is used bcoz indexing in array is done from 0th index)
 8003180:	8022      	strh	r2, [r4, #0]
				  flag4=1;   		//UART is active in process of receiving a messege
 8003182:	2201      	movs	r2, #1
 8003184:	601a      	str	r2, [r3, #0]
				//	msgTime = 0 ;
				  }
					else // if it is not a fresh msg than incrementing RxCount2(RxCount2 shows the number of bytes being rec)
						RxCount4++;

					if (RxCount4>150)
 8003186:	8822      	ldrh	r2, [r4, #0]
				//		comCount=1;
				//		comCount=2;

				  }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003188:	480d      	ldr	r0, [pc, #52]	; (80031c0 <USART2_IRQHandler+0x50>)
					if (RxCount4>150)
 800318a:	b292      	uxth	r2, r2
 800318c:	2a96      	cmp	r2, #150	; 0x96
						flag4=0 ;
 800318e:	bf82      	ittt	hi
 8003190:	2200      	movhi	r2, #0
 8003192:	601a      	strhi	r2, [r3, #0]
						RxCount4 = 0 ;
 8003194:	8022      	strhhi	r2, [r4, #0]
  HAL_UART_IRQHandler(&huart2);
 8003196:	f7fe fc9d 	bl	8001ad4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  RecMsg4[RxCount4]=aRxBuffer4[0]; //after every byte is rec it is transferred to RecMsg2 array(here RxCount2 counter is used for placing the rec byte at correct index place)
 800319a:	4a0a      	ldr	r2, [pc, #40]	; (80031c4 <USART2_IRQHandler+0x54>)
 800319c:	8823      	ldrh	r3, [r4, #0]
 800319e:	7811      	ldrb	r1, [r2, #0]
 80031a0:	4a09      	ldr	r2, [pc, #36]	; (80031c8 <USART2_IRQHandler+0x58>)
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	54d1      	strb	r1, [r2, r3]
 80031a6:	bd10      	pop	{r4, pc}
						RxCount4++;
 80031a8:	8822      	ldrh	r2, [r4, #0]
 80031aa:	3201      	adds	r2, #1
 80031ac:	b292      	uxth	r2, r2
 80031ae:	8022      	strh	r2, [r4, #0]
 80031b0:	e7e9      	b.n	8003186 <USART2_IRQHandler+0x16>
 80031b2:	bf00      	nop
 80031b4:	200009cc 	.word	0x200009cc
 80031b8:	2000004c 	.word	0x2000004c
 80031bc:	2000003e 	.word	0x2000003e
 80031c0:	200009d0 	.word	0x200009d0
 80031c4:	200008a8 	.word	0x200008a8
 80031c8:	20000054 	.word	0x20000054

080031cc <USART3_IRQHandler>:
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */
	TimingDelay3 = 10; //initilizing timingDelay with 10 & decremening this delay.
 80031cc:	4b0e      	ldr	r3, [pc, #56]	; (8003208 <USART3_IRQHandler+0x3c>)
 80031ce:	220a      	movs	r2, #10
{
 80031d0:	b510      	push	{r4, lr}
	TimingDelay3 = 10; //initilizing timingDelay with 10 & decremening this delay.
 80031d2:	601a      	str	r2, [r3, #0]
			  	if(flag3==0)     //if flag was previous 0,it means that 1byte is being rec(fresh msg) if not goes to else part
 80031d4:	4b0d      	ldr	r3, [pc, #52]	; (800320c <USART3_IRQHandler+0x40>)
 80031d6:	4c0e      	ldr	r4, [pc, #56]	; (8003210 <USART3_IRQHandler+0x44>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	b98a      	cbnz	r2, 8003200 <USART3_IRQHandler+0x34>
			  {
			  RxCount3 = 0 ; //initilizing the count of recieved array with 0,means that it is the first byte(0 is used bcoz indexing in array is done from 0th index)
 80031dc:	8022      	strh	r2, [r4, #0]
			  flag3=1;   		//UART is active in process of receiving a messege
 80031de:	2201      	movs	r2, #1
 80031e0:	601a      	str	r2, [r3, #0]
			//	msgTime = 0 ;
			  }
				else // if it is not a fresh msg than incrementing RxCount2(RxCount2 shows the number of bytes being rec)
					RxCount3++;

				if (RxCount3>50)
 80031e2:	8822      	ldrh	r2, [r4, #0]
			//		comCount=1;
			//		comCount=2;

			  }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80031e4:	480b      	ldr	r0, [pc, #44]	; (8003214 <USART3_IRQHandler+0x48>)
				if (RxCount3>50)
 80031e6:	2a32      	cmp	r2, #50	; 0x32
					flag3=0 ;
 80031e8:	bf82      	ittt	hi
 80031ea:	2200      	movhi	r2, #0
 80031ec:	601a      	strhi	r2, [r3, #0]
					RxCount3 = 0 ;
 80031ee:	8022      	strhhi	r2, [r4, #0]
  HAL_UART_IRQHandler(&huart3);
 80031f0:	f7fe fc70 	bl	8001ad4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  RecMsg3[RxCount3]=aRxBuffer3[0]; //after every byte is rec it is transferred to RecMsg2 array(here RxCount2 counter is used for placing the rec byte at correct index place)
 80031f4:	4a08      	ldr	r2, [pc, #32]	; (8003218 <USART3_IRQHandler+0x4c>)
 80031f6:	8823      	ldrh	r3, [r4, #0]
 80031f8:	7811      	ldrb	r1, [r2, #0]
 80031fa:	4a08      	ldr	r2, [pc, #32]	; (800321c <USART3_IRQHandler+0x50>)
 80031fc:	54d1      	strb	r1, [r2, r3]
 80031fe:	bd10      	pop	{r4, pc}
					RxCount3++;
 8003200:	8822      	ldrh	r2, [r4, #0]
 8003202:	3201      	adds	r2, #1
 8003204:	8022      	strh	r2, [r4, #0]
 8003206:	e7ec      	b.n	80031e2 <USART3_IRQHandler+0x16>
 8003208:	20000298 	.word	0x20000298
 800320c:	20000048 	.word	0x20000048
 8003210:	2000003c 	.word	0x2000003c
 8003214:	2000029c 	.word	0x2000029c
 8003218:	2000043c 	.word	0x2000043c
 800321c:	20000dc4 	.word	0x20000dc4

08003220 <USART6_IRQHandler>:
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */
	TimingDelay = 10; //initilizing timingDelay with 10 & decremening this delay.
 8003220:	4b0e      	ldr	r3, [pc, #56]	; (800325c <USART6_IRQHandler+0x3c>)
 8003222:	220a      	movs	r2, #10
{
 8003224:	b510      	push	{r4, lr}
	TimingDelay = 10; //initilizing timingDelay with 10 & decremening this delay.
 8003226:	601a      	str	r2, [r3, #0]
					  	if(flag2==0)     //if flag was previous 0,it means that 1byte is being rec(fresh msg) if not goes to else part
 8003228:	4b0d      	ldr	r3, [pc, #52]	; (8003260 <USART6_IRQHandler+0x40>)
 800322a:	4c0e      	ldr	r4, [pc, #56]	; (8003264 <USART6_IRQHandler+0x44>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	b98a      	cbnz	r2, 8003254 <USART6_IRQHandler+0x34>
					  {
					  RxCount2 = 0 ; //initilizing the count of recieved array with 0,means that it is the first byte(0 is used bcoz indexing in array is done from 0th index)
 8003230:	8022      	strh	r2, [r4, #0]
					  flag2=1;   		//UART is active in process of receiving a messege
 8003232:	2201      	movs	r2, #1
 8003234:	601a      	str	r2, [r3, #0]
					//	msgTime = 0 ;
					  }
						else // if it is not a fresh msg than incrementing RxCount2(RxCount2 shows the number of bytes being rec)
							RxCount2++;

						if (RxCount2>50)
 8003236:	8822      	ldrh	r2, [r4, #0]
					//		comCount=1;
					//		comCount=2;

					  }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003238:	480b      	ldr	r0, [pc, #44]	; (8003268 <USART6_IRQHandler+0x48>)
						if (RxCount2>50)
 800323a:	2a32      	cmp	r2, #50	; 0x32
							flag2=0 ;
 800323c:	bf82      	ittt	hi
 800323e:	2200      	movhi	r2, #0
 8003240:	601a      	strhi	r2, [r3, #0]
							RxCount2 = 0 ;
 8003242:	8022      	strhhi	r2, [r4, #0]
  HAL_UART_IRQHandler(&huart6);
 8003244:	f7fe fc46 	bl	8001ad4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
  RecMsg2[RxCount2]=aRxBuffer[0]; //after every byte is rec it is transferred to RecMsg2 array(here RxCount2 counter is used for placing the rec byte at correct index place)
 8003248:	4a08      	ldr	r2, [pc, #32]	; (800326c <USART6_IRQHandler+0x4c>)
 800324a:	8823      	ldrh	r3, [r4, #0]
 800324c:	7811      	ldrb	r1, [r2, #0]
 800324e:	4a08      	ldr	r2, [pc, #32]	; (8003270 <USART6_IRQHandler+0x50>)
 8003250:	54d1      	strb	r1, [r2, r3]
 8003252:	bd10      	pop	{r4, pc}
							RxCount2++;
 8003254:	8822      	ldrh	r2, [r4, #0]
 8003256:	3201      	adds	r2, #1
 8003258:	8022      	strh	r2, [r4, #0]
 800325a:	e7ec      	b.n	8003236 <USART6_IRQHandler+0x16>
 800325c:	200003e8 	.word	0x200003e8
 8003260:	20000044 	.word	0x20000044
 8003264:	2000003a 	.word	0x2000003a
 8003268:	20000780 	.word	0x20000780
 800326c:	200007c0 	.word	0x200007c0
 8003270:	20000cca 	.word	0x20000cca

08003274 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003274:	490f      	ldr	r1, [pc, #60]	; (80032b4 <SystemInit+0x40>)
 8003276:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800327a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800327e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003282:	4b0d      	ldr	r3, [pc, #52]	; (80032b8 <SystemInit+0x44>)
 8003284:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003286:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800328e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003296:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800329a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800329c:	4a07      	ldr	r2, [pc, #28]	; (80032bc <SystemInit+0x48>)
 800329e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032a6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80032a8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80032ae:	608b      	str	r3, [r1, #8]
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000ed00 	.word	0xe000ed00
 80032b8:	40023800 	.word	0x40023800
 80032bc:	24003010 	.word	0x24003010

080032c0 <checkSide>:
void checkSide(){

//	RecMsg4[5]=0x84;//side13
//	RecMsg4[6]=0x38;
	/*----------------seperating the values of sides------------------*/
	sideNo1= RecMsg4[5] >> 4; // right shift 4 bit
 80032c0:	4911      	ldr	r1, [pc, #68]	; (8003308 <checkSide+0x48>)
	sideNo1=sideNo1 << 4 ; //left shift 4 bit
 80032c2:	4812      	ldr	r0, [pc, #72]	; (800330c <checkSide+0x4c>)
	sideNo1= RecMsg4[5] >> 4; // right shift 4 bit
 80032c4:	794b      	ldrb	r3, [r1, #5]
	sideNo1=sideNo1 << 4 ; //left shift 4 bit
 80032c6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032ca:	7002      	strb	r2, [r0, #0]
    /*-----------------making it for 8bit--------------for ex-side1=0x80 converting it to 0x88*/
	sideNo1N=sideNo1 >> 4;
	sideNo1N=sideNo1^sideNo1N;
 80032cc:	4810      	ldr	r0, [pc, #64]	; (8003310 <checkSide+0x50>)
 80032ce:	ea42 1213 	orr.w	r2, r2, r3, lsr #4
 80032d2:	7002      	strb	r2, [r0, #0]

	sideNo3=  RecMsg4[5] ^ sideNo1; //
 80032d4:	4a0f      	ldr	r2, [pc, #60]	; (8003314 <checkSide+0x54>)
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	7013      	strb	r3, [r2, #0]

    sideNo3N=sideNo3 << 4;
    sideNo3N=sideNo3N^sideNo3;
 80032dc:	4a0e      	ldr	r2, [pc, #56]	; (8003318 <checkSide+0x58>)
 80032de:	ea43 1303 	orr.w	r3, r3, r3, lsl #4
 80032e2:	7013      	strb	r3, [r2, #0]


	sideNo2= RecMsg4[6] >> 4; // right shift 4 bit
 80032e4:	798b      	ldrb	r3, [r1, #6]
	sideNo2=sideNo2 << 4 ; //left shift 4 bit
 80032e6:	490d      	ldr	r1, [pc, #52]	; (800331c <checkSide+0x5c>)
 80032e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032ec:	700a      	strb	r2, [r1, #0]

	/*-----------------making it for 8bit--------------for ex-side1=0x80 converting it to 0x88*/
		sideNo2N=sideNo2 >> 4;
		sideNo2N=sideNo2^sideNo2N;
 80032ee:	490c      	ldr	r1, [pc, #48]	; (8003320 <checkSide+0x60>)
 80032f0:	ea42 1213 	orr.w	r2, r2, r3, lsr #4
 80032f4:	700a      	strb	r2, [r1, #0]


	sideNo4=  RecMsg4[6] ^ sideNo2; //
 80032f6:	4a0b      	ldr	r2, [pc, #44]	; (8003324 <checkSide+0x64>)
 80032f8:	f003 030f 	and.w	r3, r3, #15
 80032fc:	7013      	strb	r3, [r2, #0]

	sideNo4N=sideNo4 << 4;
	sideNo4N=sideNo4N^sideNo4;
 80032fe:	4a0a      	ldr	r2, [pc, #40]	; (8003328 <checkSide+0x68>)
 8003300:	ea43 1303 	orr.w	r3, r3, r3, lsl #4
 8003304:	7013      	strb	r3, [r2, #0]
 8003306:	4770      	bx	lr
 8003308:	20000054 	.word	0x20000054
 800330c:	20000fb9 	.word	0x20000fb9
 8003310:	20000fba 	.word	0x20000fba
 8003314:	20000fbe 	.word	0x20000fbe
 8003318:	20000fc1 	.word	0x20000fc1
 800331c:	20000fbc 	.word	0x20000fbc
 8003320:	20000fc0 	.word	0x20000fc0
 8003324:	20000fbb 	.word	0x20000fbb
 8003328:	20000fc2 	.word	0x20000fc2

0800332c <checkFeedback>:


}


void checkFeedback(){
 800332c:	b570      	push	{r4, r5, r6, lr}

	adcVal1=0;
 800332e:	4dcb      	ldr	r5, [pc, #812]	; (800365c <checkFeedback+0x330>)
	adcVal2=0;
 8003330:	4ccb      	ldr	r4, [pc, #812]	; (8003660 <checkFeedback+0x334>)
	/*-------------------ADC---------------------------*/

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET); //a       0
 8003332:	48cc      	ldr	r0, [pc, #816]	; (8003664 <checkFeedback+0x338>)
	adcVal1=0;
 8003334:	2600      	movs	r6, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET); //a       0
 8003336:	4632      	mov	r2, r6
 8003338:	2180      	movs	r1, #128	; 0x80
	adcVal1=0;
 800333a:	702e      	strb	r6, [r5, #0]
	adcVal2=0;
 800333c:	7026      	strb	r6, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET); //a       0
 800333e:	f7fd fcab 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET); //b       0
 8003342:	4632      	mov	r2, r6
 8003344:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003348:	48c6      	ldr	r0, [pc, #792]	; (8003664 <checkFeedback+0x338>)
 800334a:	f7fd fca5 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET); //c       0
 800334e:	4632      	mov	r2, r6
 8003350:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003354:	48c3      	ldr	r0, [pc, #780]	; (8003664 <checkFeedback+0x338>)

	SetAdcChannel(ADC_CHANNEL_9);
	HAL_ADC_Start(&hadc2);
	HAL_ADC_PollForConversion(&hadc2, 100);

	AdcVal[1] = HAL_ADC_GetValue(&hadc2);
 8003356:	4ec4      	ldr	r6, [pc, #784]	; (8003668 <checkFeedback+0x33c>)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET); //c       0
 8003358:	f7fd fc9e 	bl	8000c98 <HAL_GPIO_WritePin>
	SetAdcChannel(ADC_CHANNEL_9);
 800335c:	2009      	movs	r0, #9
 800335e:	f7ff fadd 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 8003362:	48c2      	ldr	r0, [pc, #776]	; (800366c <checkFeedback+0x340>)
 8003364:	f7fd f9ae 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 8003368:	2164      	movs	r1, #100	; 0x64
 800336a:	48c0      	ldr	r0, [pc, #768]	; (800366c <checkFeedback+0x340>)
 800336c:	f7fd fa20 	bl	80007b0 <HAL_ADC_PollForConversion>
	AdcVal[1] = HAL_ADC_GetValue(&hadc2);
 8003370:	48be      	ldr	r0, [pc, #760]	; (800366c <checkFeedback+0x340>)
 8003372:	f7fd fa6d 	bl	8000850 <HAL_ADC_GetValue>
 8003376:	782b      	ldrb	r3, [r5, #0]
 8003378:	6070      	str	r0, [r6, #4]

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[1]>100)
 800337a:	2864      	cmp	r0, #100	; 0x64
   {
	adcVal1=adcVal1^0x01;
 800337c:	bf8c      	ite	hi
 800337e:	f083 0301 	eorhi.w	r3, r3, #1
   }
   else{
	adcVal1=adcVal1&0xFE;
 8003382:	f023 0301 	bicls.w	r3, r3, #1
   }

	SetAdcChannel(ADC_CHANNEL_8);
 8003386:	2008      	movs	r0, #8
	adcVal1=adcVal1&0xFE;
 8003388:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 800338a:	f7ff fac7 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 800338e:	48b8      	ldr	r0, [pc, #736]	; (8003670 <checkFeedback+0x344>)
 8003390:	f7fd f998 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8003394:	2164      	movs	r1, #100	; 0x64
 8003396:	48b6      	ldr	r0, [pc, #728]	; (8003670 <checkFeedback+0x344>)
 8003398:	f7fd fa0a 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[9] = HAL_ADC_GetValue(&hadc1);
 800339c:	48b4      	ldr	r0, [pc, #720]	; (8003670 <checkFeedback+0x344>)
 800339e:	f7fd fa57 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[9]>100)
   {
	adcVal2=adcVal2^0x01;
 80033a2:	7823      	ldrb	r3, [r4, #0]
	AdcVal[9] = HAL_ADC_GetValue(&hadc1);
 80033a4:	6270      	str	r0, [r6, #36]	; 0x24
   if(AdcVal[9]>100)
 80033a6:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x01;
 80033a8:	bf8c      	ite	hi
 80033aa:	f083 0301 	eorhi.w	r3, r3, #1
   }
   else{
	adcVal2=adcVal2&0xFE;
 80033ae:	f023 0301 	bicls.w	r3, r3, #1
   }

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);		//a       1
 80033b2:	2201      	movs	r2, #1
 80033b4:	2180      	movs	r1, #128	; 0x80
 80033b6:	48ab      	ldr	r0, [pc, #684]	; (8003664 <checkFeedback+0x338>)
	adcVal2=adcVal2&0xFE;
 80033b8:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);		//a       1
 80033ba:	f7fd fc6d 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);		//b   0
 80033be:	2200      	movs	r2, #0
 80033c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80033c4:	48a7      	ldr	r0, [pc, #668]	; (8003664 <checkFeedback+0x338>)
 80033c6:	f7fd fc67 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);		//c   0
 80033ca:	2200      	movs	r2, #0
 80033cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80033d0:	48a4      	ldr	r0, [pc, #656]	; (8003664 <checkFeedback+0x338>)
 80033d2:	f7fd fc61 	bl	8000c98 <HAL_GPIO_WritePin>
	//for channel 1

	SetAdcChannel(ADC_CHANNEL_9);
 80033d6:	2009      	movs	r0, #9
 80033d8:	f7ff faa0 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 80033dc:	48a3      	ldr	r0, [pc, #652]	; (800366c <checkFeedback+0x340>)
 80033de:	f7fd f971 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 80033e2:	2164      	movs	r1, #100	; 0x64
 80033e4:	48a1      	ldr	r0, [pc, #644]	; (800366c <checkFeedback+0x340>)
 80033e6:	f7fd f9e3 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[2] = HAL_ADC_GetValue(&hadc2);
 80033ea:	48a0      	ldr	r0, [pc, #640]	; (800366c <checkFeedback+0x340>)
 80033ec:	f7fd fa30 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[2]>100)
   {
	adcVal1=adcVal1^0x02;
 80033f0:	782b      	ldrb	r3, [r5, #0]
	AdcVal[2] = HAL_ADC_GetValue(&hadc2);
 80033f2:	60b0      	str	r0, [r6, #8]
   if(AdcVal[2]>100)
 80033f4:	2864      	cmp	r0, #100	; 0x64
	adcVal1=adcVal1^0x02;
 80033f6:	bf8c      	ite	hi
 80033f8:	f083 0302 	eorhi.w	r3, r3, #2
   }
   else{
	adcVal1=adcVal1&0xFD;
 80033fc:	f023 0302 	bicls.w	r3, r3, #2
   }


	SetAdcChannel(ADC_CHANNEL_8);
 8003400:	2008      	movs	r0, #8
	adcVal1=adcVal1&0xFD;
 8003402:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 8003404:	f7ff fa8a 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 8003408:	4899      	ldr	r0, [pc, #612]	; (8003670 <checkFeedback+0x344>)
 800340a:	f7fd f95b 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 800340e:	2164      	movs	r1, #100	; 0x64
 8003410:	4897      	ldr	r0, [pc, #604]	; (8003670 <checkFeedback+0x344>)
 8003412:	f7fd f9cd 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[10] = HAL_ADC_GetValue(&hadc1);
 8003416:	4896      	ldr	r0, [pc, #600]	; (8003670 <checkFeedback+0x344>)
 8003418:	f7fd fa1a 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[10]>100)
   {
	adcVal2=adcVal2^0x02;
 800341c:	7823      	ldrb	r3, [r4, #0]
	AdcVal[10] = HAL_ADC_GetValue(&hadc1);
 800341e:	62b0      	str	r0, [r6, #40]	; 0x28
   if(AdcVal[10]>100)
 8003420:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x02;
 8003422:	bf8c      	ite	hi
 8003424:	f083 0302 	eorhi.w	r3, r3, #2
   }
   else{
	adcVal2=adcVal2&0xFD;
 8003428:	f023 0302 	bicls.w	r3, r3, #2
   }

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);	//a     0
 800342c:	2200      	movs	r2, #0
 800342e:	2180      	movs	r1, #128	; 0x80
 8003430:	488c      	ldr	r0, [pc, #560]	; (8003664 <checkFeedback+0x338>)
	adcVal2=adcVal2&0xFD;
 8003432:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);	//a     0
 8003434:	f7fd fc30 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);	//b         1
 8003438:	2201      	movs	r2, #1
 800343a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800343e:	4889      	ldr	r0, [pc, #548]	; (8003664 <checkFeedback+0x338>)
 8003440:	f7fd fc2a 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);	//c     0
 8003444:	2200      	movs	r2, #0
 8003446:	f44f 7100 	mov.w	r1, #512	; 0x200
 800344a:	4886      	ldr	r0, [pc, #536]	; (8003664 <checkFeedback+0x338>)
 800344c:	f7fd fc24 	bl	8000c98 <HAL_GPIO_WritePin>
	//for channel 2

	SetAdcChannel(ADC_CHANNEL_9);
 8003450:	2009      	movs	r0, #9
 8003452:	f7ff fa63 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 8003456:	4885      	ldr	r0, [pc, #532]	; (800366c <checkFeedback+0x340>)
 8003458:	f7fd f934 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 800345c:	2164      	movs	r1, #100	; 0x64
 800345e:	4883      	ldr	r0, [pc, #524]	; (800366c <checkFeedback+0x340>)
 8003460:	f7fd f9a6 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[3] = HAL_ADC_GetValue(&hadc2);
 8003464:	4881      	ldr	r0, [pc, #516]	; (800366c <checkFeedback+0x340>)
 8003466:	f7fd f9f3 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[3]>100)
   {
	adcVal1=adcVal1^0x04;
 800346a:	782b      	ldrb	r3, [r5, #0]
	AdcVal[3] = HAL_ADC_GetValue(&hadc2);
 800346c:	60f0      	str	r0, [r6, #12]
   if(AdcVal[3]>100)
 800346e:	2864      	cmp	r0, #100	; 0x64
	adcVal1=adcVal1^0x04;
 8003470:	bf8c      	ite	hi
 8003472:	f083 0304 	eorhi.w	r3, r3, #4
   }
   else{
	adcVal1=adcVal1&0xFB;
 8003476:	f023 0304 	bicls.w	r3, r3, #4
   }


	SetAdcChannel(ADC_CHANNEL_8);
 800347a:	2008      	movs	r0, #8
	adcVal1=adcVal1&0xFB;
 800347c:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 800347e:	f7ff fa4d 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 8003482:	487b      	ldr	r0, [pc, #492]	; (8003670 <checkFeedback+0x344>)
 8003484:	f7fd f91e 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8003488:	2164      	movs	r1, #100	; 0x64
 800348a:	4879      	ldr	r0, [pc, #484]	; (8003670 <checkFeedback+0x344>)
 800348c:	f7fd f990 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[11] = HAL_ADC_GetValue(&hadc1);
 8003490:	4877      	ldr	r0, [pc, #476]	; (8003670 <checkFeedback+0x344>)
 8003492:	f7fd f9dd 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[11]>100)
   {
	adcVal2=adcVal2^0x04;
 8003496:	7823      	ldrb	r3, [r4, #0]
	AdcVal[11] = HAL_ADC_GetValue(&hadc1);
 8003498:	62f0      	str	r0, [r6, #44]	; 0x2c
   if(AdcVal[11]>100)
 800349a:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x04;
 800349c:	bf8c      	ite	hi
 800349e:	f083 0304 	eorhi.w	r3, r3, #4
   }
   else{
	adcVal2=adcVal2&0xFB;
 80034a2:	f023 0304 	bicls.w	r3, r3, #4
   }

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);		//a       1
 80034a6:	2201      	movs	r2, #1
 80034a8:	2180      	movs	r1, #128	; 0x80
 80034aa:	486e      	ldr	r0, [pc, #440]	; (8003664 <checkFeedback+0x338>)
	adcVal2=adcVal2&0xFB;
 80034ac:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);		//a       1
 80034ae:	f7fd fbf3 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);		//b       1
 80034b2:	2201      	movs	r2, #1
 80034b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034b8:	486a      	ldr	r0, [pc, #424]	; (8003664 <checkFeedback+0x338>)
 80034ba:	f7fd fbed 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);		//c   0
 80034be:	2200      	movs	r2, #0
 80034c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80034c4:	4867      	ldr	r0, [pc, #412]	; (8003664 <checkFeedback+0x338>)
 80034c6:	f7fd fbe7 	bl	8000c98 <HAL_GPIO_WritePin>
	//for channel 3

	SetAdcChannel(ADC_CHANNEL_9);
 80034ca:	2009      	movs	r0, #9
 80034cc:	f7ff fa26 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 80034d0:	4866      	ldr	r0, [pc, #408]	; (800366c <checkFeedback+0x340>)
 80034d2:	f7fd f8f7 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 80034d6:	2164      	movs	r1, #100	; 0x64
 80034d8:	4864      	ldr	r0, [pc, #400]	; (800366c <checkFeedback+0x340>)
 80034da:	f7fd f969 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[4] = HAL_ADC_GetValue(&hadc2);
 80034de:	4863      	ldr	r0, [pc, #396]	; (800366c <checkFeedback+0x340>)
 80034e0:	f7fd f9b6 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[4]>100)
   {
	adcVal1=adcVal1^0x08;
 80034e4:	782b      	ldrb	r3, [r5, #0]
	AdcVal[4] = HAL_ADC_GetValue(&hadc2);
 80034e6:	6130      	str	r0, [r6, #16]
   if(AdcVal[4]>100)
 80034e8:	2864      	cmp	r0, #100	; 0x64
	adcVal1=adcVal1^0x08;
 80034ea:	bf8c      	ite	hi
 80034ec:	f083 0308 	eorhi.w	r3, r3, #8
   }
   else{
	adcVal1=adcVal1&0xF7;
 80034f0:	f023 0308 	bicls.w	r3, r3, #8
   }

	SetAdcChannel(ADC_CHANNEL_8);
 80034f4:	2008      	movs	r0, #8
	adcVal1=adcVal1&0xF7;
 80034f6:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 80034f8:	f7ff fa10 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 80034fc:	485c      	ldr	r0, [pc, #368]	; (8003670 <checkFeedback+0x344>)
 80034fe:	f7fd f8e1 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8003502:	2164      	movs	r1, #100	; 0x64
 8003504:	485a      	ldr	r0, [pc, #360]	; (8003670 <checkFeedback+0x344>)
 8003506:	f7fd f953 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[12] = HAL_ADC_GetValue(&hadc1);
 800350a:	4859      	ldr	r0, [pc, #356]	; (8003670 <checkFeedback+0x344>)
 800350c:	f7fd f9a0 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[12]>100)
   {
	adcVal2=adcVal2^0x08;
 8003510:	7823      	ldrb	r3, [r4, #0]
	AdcVal[12] = HAL_ADC_GetValue(&hadc1);
 8003512:	6330      	str	r0, [r6, #48]	; 0x30
   if(AdcVal[12]>100)
 8003514:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x08;
 8003516:	bf8c      	ite	hi
 8003518:	f083 0308 	eorhi.w	r3, r3, #8
   }
   else{
	adcVal2=adcVal2&0xF7;
 800351c:	f023 0308 	bicls.w	r3, r3, #8
   }


	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);	//a         0
 8003520:	2200      	movs	r2, #0
 8003522:	2180      	movs	r1, #128	; 0x80
 8003524:	484f      	ldr	r0, [pc, #316]	; (8003664 <checkFeedback+0x338>)
	adcVal2=adcVal2&0xF7;
 8003526:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);	//a         0
 8003528:	f7fd fbb6 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);	//b         0
 800352c:	2200      	movs	r2, #0
 800352e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003532:	484c      	ldr	r0, [pc, #304]	; (8003664 <checkFeedback+0x338>)
 8003534:	f7fd fbb0 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);		//c         1
 8003538:	2201      	movs	r2, #1
 800353a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800353e:	4849      	ldr	r0, [pc, #292]	; (8003664 <checkFeedback+0x338>)
 8003540:	f7fd fbaa 	bl	8000c98 <HAL_GPIO_WritePin>
	//for channel 4

	SetAdcChannel(ADC_CHANNEL_9);
 8003544:	2009      	movs	r0, #9
 8003546:	f7ff f9e9 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 800354a:	4848      	ldr	r0, [pc, #288]	; (800366c <checkFeedback+0x340>)
 800354c:	f7fd f8ba 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 8003550:	2164      	movs	r1, #100	; 0x64
 8003552:	4846      	ldr	r0, [pc, #280]	; (800366c <checkFeedback+0x340>)
 8003554:	f7fd f92c 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[5] = HAL_ADC_GetValue(&hadc2);
 8003558:	4844      	ldr	r0, [pc, #272]	; (800366c <checkFeedback+0x340>)
 800355a:	f7fd f979 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[5]>100)
   {
	adcVal1=adcVal1^0x10;
 800355e:	782b      	ldrb	r3, [r5, #0]
	AdcVal[5] = HAL_ADC_GetValue(&hadc2);
 8003560:	6170      	str	r0, [r6, #20]
   if(AdcVal[5]>100)
 8003562:	2864      	cmp	r0, #100	; 0x64
	adcVal1=adcVal1^0x10;
 8003564:	bf8c      	ite	hi
 8003566:	f083 0310 	eorhi.w	r3, r3, #16
   }
   else{
	adcVal1=adcVal1&0xEF;
 800356a:	f023 0310 	bicls.w	r3, r3, #16
   }

	SetAdcChannel(ADC_CHANNEL_8);
 800356e:	2008      	movs	r0, #8
	adcVal1=adcVal1&0xEF;
 8003570:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 8003572:	f7ff f9d3 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 8003576:	483e      	ldr	r0, [pc, #248]	; (8003670 <checkFeedback+0x344>)
 8003578:	f7fd f8a4 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 800357c:	2164      	movs	r1, #100	; 0x64
 800357e:	483c      	ldr	r0, [pc, #240]	; (8003670 <checkFeedback+0x344>)
 8003580:	f7fd f916 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[13] = HAL_ADC_GetValue(&hadc1);
 8003584:	483a      	ldr	r0, [pc, #232]	; (8003670 <checkFeedback+0x344>)
 8003586:	f7fd f963 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[13]>100)
   {
	adcVal2=adcVal2^0x10;
 800358a:	7823      	ldrb	r3, [r4, #0]
	AdcVal[13] = HAL_ADC_GetValue(&hadc1);
 800358c:	6370      	str	r0, [r6, #52]	; 0x34
   if(AdcVal[13]>100)
 800358e:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x10;
 8003590:	bf8c      	ite	hi
 8003592:	f083 0310 	eorhi.w	r3, r3, #16
   }
   else{
	adcVal2=adcVal2&0xEF;
 8003596:	f023 0310 	bicls.w	r3, r3, #16
   }

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);		//a        1
 800359a:	2201      	movs	r2, #1
 800359c:	2180      	movs	r1, #128	; 0x80
 800359e:	4831      	ldr	r0, [pc, #196]	; (8003664 <checkFeedback+0x338>)
	adcVal2=adcVal2&0xEF;
 80035a0:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);		//a        1
 80035a2:	f7fd fb79 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);	//b        0
 80035a6:	2200      	movs	r2, #0
 80035a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035ac:	482d      	ldr	r0, [pc, #180]	; (8003664 <checkFeedback+0x338>)
 80035ae:	f7fd fb73 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);		//c        1
 80035b2:	2201      	movs	r2, #1
 80035b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035b8:	482a      	ldr	r0, [pc, #168]	; (8003664 <checkFeedback+0x338>)
 80035ba:	f7fd fb6d 	bl	8000c98 <HAL_GPIO_WritePin>
	//for channel 5

	SetAdcChannel(ADC_CHANNEL_9);
 80035be:	2009      	movs	r0, #9
 80035c0:	f7ff f9ac 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 80035c4:	4829      	ldr	r0, [pc, #164]	; (800366c <checkFeedback+0x340>)
 80035c6:	f7fd f87d 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 80035ca:	2164      	movs	r1, #100	; 0x64
 80035cc:	4827      	ldr	r0, [pc, #156]	; (800366c <checkFeedback+0x340>)
 80035ce:	f7fd f8ef 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[6] = HAL_ADC_GetValue(&hadc2);
 80035d2:	4826      	ldr	r0, [pc, #152]	; (800366c <checkFeedback+0x340>)
 80035d4:	f7fd f93c 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[6]>100)
   {
	adcVal1=adcVal1^0x20;
 80035d8:	782b      	ldrb	r3, [r5, #0]
	AdcVal[6] = HAL_ADC_GetValue(&hadc2);
 80035da:	61b0      	str	r0, [r6, #24]
   if(AdcVal[6]>100)
 80035dc:	2864      	cmp	r0, #100	; 0x64
	adcVal1=adcVal1^0x20;
 80035de:	bf8c      	ite	hi
 80035e0:	f083 0320 	eorhi.w	r3, r3, #32
   }
   else{
	adcVal1=adcVal1&0xDF;
 80035e4:	f023 0320 	bicls.w	r3, r3, #32
   }

	SetAdcChannel(ADC_CHANNEL_8);
 80035e8:	2008      	movs	r0, #8
	adcVal1=adcVal1&0xDF;
 80035ea:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 80035ec:	f7ff f996 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 80035f0:	481f      	ldr	r0, [pc, #124]	; (8003670 <checkFeedback+0x344>)
 80035f2:	f7fd f867 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 80035f6:	2164      	movs	r1, #100	; 0x64
 80035f8:	481d      	ldr	r0, [pc, #116]	; (8003670 <checkFeedback+0x344>)
 80035fa:	f7fd f8d9 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[14] = HAL_ADC_GetValue(&hadc1);
 80035fe:	481c      	ldr	r0, [pc, #112]	; (8003670 <checkFeedback+0x344>)
 8003600:	f7fd f926 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[14]>100)
   {
	adcVal2=adcVal2^0x20;
 8003604:	7823      	ldrb	r3, [r4, #0]
	AdcVal[14] = HAL_ADC_GetValue(&hadc1);
 8003606:	63b0      	str	r0, [r6, #56]	; 0x38
   if(AdcVal[14]>100)
 8003608:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x20;
 800360a:	bf8c      	ite	hi
 800360c:	f083 0320 	eorhi.w	r3, r3, #32
   }
   else{
	adcVal2=adcVal2&0xDF;
 8003610:	f023 0320 	bicls.w	r3, r3, #32
   }

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);	//a      0
 8003614:	2200      	movs	r2, #0
 8003616:	2180      	movs	r1, #128	; 0x80
 8003618:	4812      	ldr	r0, [pc, #72]	; (8003664 <checkFeedback+0x338>)
	adcVal2=adcVal2&0xDF;
 800361a:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);	//a      0
 800361c:	f7fd fb3c 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);		//b      1
 8003620:	2201      	movs	r2, #1
 8003622:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003626:	480f      	ldr	r0, [pc, #60]	; (8003664 <checkFeedback+0x338>)
 8003628:	f7fd fb36 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);		//c      1
 800362c:	2201      	movs	r2, #1
 800362e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003632:	480c      	ldr	r0, [pc, #48]	; (8003664 <checkFeedback+0x338>)
 8003634:	f7fd fb30 	bl	8000c98 <HAL_GPIO_WritePin>
	//for channel 6

	SetAdcChannel(ADC_CHANNEL_9);
 8003638:	2009      	movs	r0, #9
 800363a:	f7ff f96f 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 800363e:	480b      	ldr	r0, [pc, #44]	; (800366c <checkFeedback+0x340>)
 8003640:	f7fd f840 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 8003644:	2164      	movs	r1, #100	; 0x64
 8003646:	4809      	ldr	r0, [pc, #36]	; (800366c <checkFeedback+0x340>)
 8003648:	f7fd f8b2 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[7] = HAL_ADC_GetValue(&hadc2);
 800364c:	4807      	ldr	r0, [pc, #28]	; (800366c <checkFeedback+0x340>)
 800364e:	f7fd f8ff 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[7]>100)
   {
	adcVal1=adcVal1^0x40;
 8003652:	782b      	ldrb	r3, [r5, #0]
	AdcVal[7] = HAL_ADC_GetValue(&hadc2);
 8003654:	61f0      	str	r0, [r6, #28]
   if(AdcVal[7]>100)
 8003656:	2864      	cmp	r0, #100	; 0x64
 8003658:	e00c      	b.n	8003674 <checkFeedback+0x348>
 800365a:	bf00      	nop
 800365c:	20000fbf 	.word	0x20000fbf
 8003660:	20000fb8 	.word	0x20000fb8
 8003664:	40021000 	.word	0x40021000
 8003668:	20000648 	.word	0x20000648
 800366c:	200002dc 	.word	0x200002dc
 8003670:	200003ec 	.word	0x200003ec
	adcVal1=adcVal1^0x40;
 8003674:	bf8c      	ite	hi
 8003676:	f083 0340 	eorhi.w	r3, r3, #64	; 0x40
   }
   else{
	adcVal1=adcVal1&0xBF;
 800367a:	f023 0340 	bicls.w	r3, r3, #64	; 0x40
   }

	SetAdcChannel(ADC_CHANNEL_8);
 800367e:	2008      	movs	r0, #8
	adcVal1=adcVal1&0xBF;
 8003680:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 8003682:	f7ff f94b 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 8003686:	482c      	ldr	r0, [pc, #176]	; (8003738 <checkFeedback+0x40c>)
 8003688:	f7fd f81c 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 800368c:	2164      	movs	r1, #100	; 0x64
 800368e:	482a      	ldr	r0, [pc, #168]	; (8003738 <checkFeedback+0x40c>)
 8003690:	f7fd f88e 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[15] = HAL_ADC_GetValue(&hadc1);
 8003694:	4828      	ldr	r0, [pc, #160]	; (8003738 <checkFeedback+0x40c>)
 8003696:	f7fd f8db 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[15]>100)
   {
	adcVal2=adcVal2^0x40;
 800369a:	7823      	ldrb	r3, [r4, #0]
	AdcVal[15] = HAL_ADC_GetValue(&hadc1);
 800369c:	63f0      	str	r0, [r6, #60]	; 0x3c
   if(AdcVal[15]>100)
 800369e:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x40;
 80036a0:	bf8c      	ite	hi
 80036a2:	f083 0340 	eorhi.w	r3, r3, #64	; 0x40
   }
   else{
	adcVal2=adcVal2&0xBF;
 80036a6:	f023 0340 	bicls.w	r3, r3, #64	; 0x40
   }

//	       AdcVal[1] = HAL_ADC_GetValue(&hadc2);

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);	//a        1
 80036aa:	2201      	movs	r2, #1
 80036ac:	2180      	movs	r1, #128	; 0x80
 80036ae:	4823      	ldr	r0, [pc, #140]	; (800373c <checkFeedback+0x410>)
	adcVal2=adcVal2&0xBF;
 80036b0:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);	//a        1
 80036b2:	f7fd faf1 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);	//b        1
 80036b6:	2201      	movs	r2, #1
 80036b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036bc:	481f      	ldr	r0, [pc, #124]	; (800373c <checkFeedback+0x410>)
 80036be:	f7fd faeb 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);	//c        1
 80036c2:	2201      	movs	r2, #1
 80036c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036c8:	481c      	ldr	r0, [pc, #112]	; (800373c <checkFeedback+0x410>)
 80036ca:	f7fd fae5 	bl	8000c98 <HAL_GPIO_WritePin>
	//for channel 6

	SetAdcChannel(ADC_CHANNEL_9);
 80036ce:	2009      	movs	r0, #9
 80036d0:	f7ff f924 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc2);
 80036d4:	481a      	ldr	r0, [pc, #104]	; (8003740 <checkFeedback+0x414>)
 80036d6:	f7fc fff5 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 100);
 80036da:	2164      	movs	r1, #100	; 0x64
 80036dc:	4818      	ldr	r0, [pc, #96]	; (8003740 <checkFeedback+0x414>)
 80036de:	f7fd f867 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[8] = HAL_ADC_GetValue(&hadc2);
 80036e2:	4817      	ldr	r0, [pc, #92]	; (8003740 <checkFeedback+0x414>)
 80036e4:	f7fd f8b4 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[8]>100)
   {
	adcVal1=adcVal1^0x80;
 80036e8:	782b      	ldrb	r3, [r5, #0]
	AdcVal[8] = HAL_ADC_GetValue(&hadc2);
 80036ea:	6230      	str	r0, [r6, #32]
   if(AdcVal[8]>100)
 80036ec:	2864      	cmp	r0, #100	; 0x64
	adcVal1=adcVal1^0x80;
 80036ee:	bf8c      	ite	hi
 80036f0:	f083 0380 	eorhi.w	r3, r3, #128	; 0x80
   }
   else{
	adcVal1=adcVal1&0x7F;
 80036f4:	f003 037f 	andls.w	r3, r3, #127	; 0x7f
   }

	SetAdcChannel(ADC_CHANNEL_8);
 80036f8:	2008      	movs	r0, #8
	adcVal1=adcVal1&0x7F;
 80036fa:	702b      	strb	r3, [r5, #0]
	SetAdcChannel(ADC_CHANNEL_8);
 80036fc:	f7ff f90e 	bl	800291c <SetAdcChannel>
	HAL_ADC_Start(&hadc1);
 8003700:	480d      	ldr	r0, [pc, #52]	; (8003738 <checkFeedback+0x40c>)
 8003702:	f7fc ffdf 	bl	80006c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8003706:	2164      	movs	r1, #100	; 0x64
 8003708:	480b      	ldr	r0, [pc, #44]	; (8003738 <checkFeedback+0x40c>)
 800370a:	f7fd f851 	bl	80007b0 <HAL_ADC_PollForConversion>

	AdcVal[16] = HAL_ADC_GetValue(&hadc1);
 800370e:	480a      	ldr	r0, [pc, #40]	; (8003738 <checkFeedback+0x40c>)
 8003710:	f7fd f89e 	bl	8000850 <HAL_ADC_GetValue>

	/*--------------updating the value of adc variable-----------------------*/
   if(AdcVal[16]>100)
   {
	adcVal2=adcVal2^0x80;
 8003714:	7823      	ldrb	r3, [r4, #0]
	AdcVal[16] = HAL_ADC_GetValue(&hadc1);
 8003716:	6430      	str	r0, [r6, #64]	; 0x40
   if(AdcVal[16]>100)
 8003718:	2864      	cmp	r0, #100	; 0x64
	adcVal2=adcVal2^0x80;
 800371a:	bf8c      	ite	hi
 800371c:	f083 0380 	eorhi.w	r3, r3, #128	; 0x80
   }
   else{
	adcVal2=adcVal2&0x7F;
 8003720:	f003 037f 	andls.w	r3, r3, #127	; 0x7f
 8003724:	7023      	strb	r3, [r4, #0]
   }

/*-----------------if adcVal1 or adcVal2 is 0, making it 0xFF-----------------*/

   if(adcVal1==0x00){
 8003726:	782b      	ldrb	r3, [r5, #0]
 8003728:	b90b      	cbnz	r3, 800372e <checkFeedback+0x402>
	   adcVal1=0xFF;
 800372a:	23ff      	movs	r3, #255	; 0xff
 800372c:	702b      	strb	r3, [r5, #0]
   }
   if(adcVal2==0x00){
 800372e:	7823      	ldrb	r3, [r4, #0]
 8003730:	b90b      	cbnz	r3, 8003736 <checkFeedback+0x40a>
	   adcVal2=0xFF;
 8003732:	23ff      	movs	r3, #255	; 0xff
 8003734:	7023      	strb	r3, [r4, #0]
 8003736:	bd70      	pop	{r4, r5, r6, pc}
 8003738:	200003ec 	.word	0x200003ec
 800373c:	40021000 	.word	0x40021000
 8003740:	200002dc 	.word	0x200002dc

08003744 <offAll>:


}


void offAll(){
 8003744:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8003746:	4c2e      	ldr	r4, [pc, #184]	; (8003800 <offAll+0xbc>)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8003748:	4d2e      	ldr	r5, [pc, #184]	; (8003804 <offAll+0xc0>)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 800374a:	4620      	mov	r0, r4
 800374c:	2200      	movs	r2, #0
 800374e:	2101      	movs	r1, #1
 8003750:	f7fd faa2 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8003754:	4620      	mov	r0, r4
 8003756:	2200      	movs	r2, #0
 8003758:	2102      	movs	r1, #2
 800375a:	f7fd fa9d 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800375e:	4628      	mov	r0, r5
 8003760:	2200      	movs	r2, #0
 8003762:	2101      	movs	r1, #1
 8003764:	f7fd fa98 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8003768:	4620      	mov	r0, r4
 800376a:	2200      	movs	r2, #0
 800376c:	2108      	movs	r1, #8
 800376e:	f7fd fa93 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8003772:	4620      	mov	r0, r4
 8003774:	2200      	movs	r2, #0
 8003776:	2110      	movs	r1, #16
 8003778:	f7fd fa8e 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800377c:	4620      	mov	r0, r4
 800377e:	2200      	movs	r2, #0
 8003780:	2180      	movs	r1, #128	; 0x80
 8003782:	f7fd fa89 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8003786:	4620      	mov	r0, r4
 8003788:	2200      	movs	r2, #0
 800378a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800378e:	f7fd fa83 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8003792:	4620      	mov	r0, r4
 8003794:	2200      	movs	r2, #0
 8003796:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800379a:	f7fd fa7d 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 800379e:	4620      	mov	r0, r4
 80037a0:	2200      	movs	r2, #0
 80037a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80037a6:	f7fd fa77 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80037aa:	4620      	mov	r0, r4
 80037ac:	2200      	movs	r2, #0
 80037ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037b2:	f7fd fa71 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80037b6:	4620      	mov	r0, r4
 80037b8:	2200      	movs	r2, #0
 80037ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80037be:	f7fd fa6b 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80037c2:	4620      	mov	r0, r4
 80037c4:	2200      	movs	r2, #0
 80037c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037ca:	f7fd fa65 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80037ce:	4620      	mov	r0, r4
 80037d0:	2200      	movs	r2, #0
 80037d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037d6:	f7fd fa5f 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);
 80037da:	2200      	movs	r2, #0
 80037dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037e0:	4809      	ldr	r0, [pc, #36]	; (8003808 <offAll+0xc4>)
 80037e2:	f7fd fa59 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80037e6:	4628      	mov	r0, r5
 80037e8:	2200      	movs	r2, #0
 80037ea:	2108      	movs	r1, #8
 80037ec:	f7fd fa54 	bl	8000c98 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80037f0:	2200      	movs	r2, #0
 80037f2:	2108      	movs	r1, #8
 80037f4:	4805      	ldr	r0, [pc, #20]	; (800380c <offAll+0xc8>)
}
 80037f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80037fa:	f7fd ba4d 	b.w	8000c98 <HAL_GPIO_WritePin>
 80037fe:	bf00      	nop
 8003800:	40020c00 	.word	0x40020c00
 8003804:	40020000 	.word	0x40020000
 8003808:	40021000 	.word	0x40021000
 800380c:	40020800 	.word	0x40020800

08003810 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003810:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003848 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003814:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003816:	e003      	b.n	8003820 <LoopCopyDataInit>

08003818 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003818:	4b0c      	ldr	r3, [pc, #48]	; (800384c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800381a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800381c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800381e:	3104      	adds	r1, #4

08003820 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003820:	480b      	ldr	r0, [pc, #44]	; (8003850 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003822:	4b0c      	ldr	r3, [pc, #48]	; (8003854 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003824:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003826:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003828:	d3f6      	bcc.n	8003818 <CopyDataInit>
  ldr  r2, =_sbss
 800382a:	4a0b      	ldr	r2, [pc, #44]	; (8003858 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800382c:	e002      	b.n	8003834 <LoopFillZerobss>

0800382e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800382e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003830:	f842 3b04 	str.w	r3, [r2], #4

08003834 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003834:	4b09      	ldr	r3, [pc, #36]	; (800385c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003836:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003838:	d3f9      	bcc.n	800382e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800383a:	f7ff fd1b 	bl	8003274 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800383e:	f000 f811 	bl	8003864 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003842:	f7fe fc4b 	bl	80020dc <main>
  bx  lr    
 8003846:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003848:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800384c:	08003900 	.word	0x08003900
  ldr  r0, =_sdata
 8003850:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003854:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8003858:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 800385c:	20000fc4 	.word	0x20000fc4

08003860 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003860:	e7fe      	b.n	8003860 <ADC_IRQHandler>
	...

08003864 <__libc_init_array>:
 8003864:	b570      	push	{r4, r5, r6, lr}
 8003866:	4e0d      	ldr	r6, [pc, #52]	; (800389c <__libc_init_array+0x38>)
 8003868:	4c0d      	ldr	r4, [pc, #52]	; (80038a0 <__libc_init_array+0x3c>)
 800386a:	1ba4      	subs	r4, r4, r6
 800386c:	10a4      	asrs	r4, r4, #2
 800386e:	2500      	movs	r5, #0
 8003870:	42a5      	cmp	r5, r4
 8003872:	d109      	bne.n	8003888 <__libc_init_array+0x24>
 8003874:	4e0b      	ldr	r6, [pc, #44]	; (80038a4 <__libc_init_array+0x40>)
 8003876:	4c0c      	ldr	r4, [pc, #48]	; (80038a8 <__libc_init_array+0x44>)
 8003878:	f000 f820 	bl	80038bc <_init>
 800387c:	1ba4      	subs	r4, r4, r6
 800387e:	10a4      	asrs	r4, r4, #2
 8003880:	2500      	movs	r5, #0
 8003882:	42a5      	cmp	r5, r4
 8003884:	d105      	bne.n	8003892 <__libc_init_array+0x2e>
 8003886:	bd70      	pop	{r4, r5, r6, pc}
 8003888:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800388c:	4798      	blx	r3
 800388e:	3501      	adds	r5, #1
 8003890:	e7ee      	b.n	8003870 <__libc_init_array+0xc>
 8003892:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003896:	4798      	blx	r3
 8003898:	3501      	adds	r5, #1
 800389a:	e7f2      	b.n	8003882 <__libc_init_array+0x1e>
 800389c:	080038f8 	.word	0x080038f8
 80038a0:	080038f8 	.word	0x080038f8
 80038a4:	080038f8 	.word	0x080038f8
 80038a8:	080038fc 	.word	0x080038fc

080038ac <memset>:
 80038ac:	4402      	add	r2, r0
 80038ae:	4603      	mov	r3, r0
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d100      	bne.n	80038b6 <memset+0xa>
 80038b4:	4770      	bx	lr
 80038b6:	f803 1b01 	strb.w	r1, [r3], #1
 80038ba:	e7f9      	b.n	80038b0 <memset+0x4>

080038bc <_init>:
 80038bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038be:	bf00      	nop
 80038c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038c2:	bc08      	pop	{r3}
 80038c4:	469e      	mov	lr, r3
 80038c6:	4770      	bx	lr

080038c8 <_fini>:
 80038c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ca:	bf00      	nop
 80038cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ce:	bc08      	pop	{r3}
 80038d0:	469e      	mov	lr, r3
 80038d2:	4770      	bx	lr
