Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: testBigMod.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testBigMod.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testBigMod"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : testBigMod
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\ipcore_dir\Screeen.v" into library work
Parsing module <Screeen>.
Analyzing Verilog file "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\VController.v" into library work
Parsing module <VController>.
Analyzing Verilog file "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\InterruptManager.v" into library work
Parsing module <InterruptManager>.
Analyzing Verilog file "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\count2bit.v" into library work
Parsing module <count2bit>.
Analyzing Verilog file "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\ColorSelector.v" into library work
Parsing module <ColorSelector>.
Analyzing Verilog file "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\testBigMod.v" into library work
Parsing module <testBigMod>.
Analyzing Verilog file "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\ipcore_dir\cccc\example_design\cccc_exdes.v" into library work
Parsing module <cccc_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <testBigMod>.

Elaborating module <count2bit>.

Elaborating module <VController>.

Elaborating module <InterruptManager>.

Elaborating module <Screeen>.
WARNING:HDLCompiler:1499 - "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\ipcore_dir\Screeen.v" Line 39: Empty module <Screeen> remains a black box.

Elaborating module <ColorSelector>.
WARNING:HDLCompiler:634 - "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\ColorSelector.v" Line 33: Net <tst[15][511]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <testBigMod>.
    Related source file is "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\testBigMod.v".
    Summary:
	no macro.
Unit <testBigMod> synthesized.

Synthesizing Unit <count2bit>.
    Related source file is "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\count2bit.v".
    Found 1-bit register for signal <clkdiv>.
    Found 1-bit register for signal <out>.
    Found 1-bit adder for signal <out_PWR_2_o_add_1_OUT<0>> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count2bit> synthesized.

Synthesizing Unit <VController>.
    Related source file is "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\VController.v".
        hpixels = 10'b1100100000
        hbackporch = 10'b0010010000
        hfrontporch = 10'b1100010000
        hpulsewidth = 10'b0001100000
        vpixels = 10'b1000001001
        vbackporch = 10'b0000011111
        vfrontporch = 10'b0111111111
        vpulsewidth = 10'b0000000010
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <hcount>.
    Found 10-bit adder for signal <hcount[9]_GND_3_o_add_8_OUT> created at line 56.
    Found 10-bit adder for signal <vcount[9]_GND_3_o_add_10_OUT> created at line 60.
    Found 10-bit comparator greater for signal <hcount[9]_PWR_3_o_LessThan_3_o> created at line 47
    Found 10-bit comparator greater for signal <GND_3_o_hcount[9]_LessThan_4_o> created at line 47
    Found 10-bit comparator lessequal for signal <n0005> created at line 47
    Found 10-bit comparator greater for signal <GND_3_o_vcount[9]_LessThan_6_o> created at line 47
    Found 10-bit comparator greater for signal <hcount[9]_PWR_3_o_LessThan_8_o> created at line 55
    Found 10-bit comparator greater for signal <vcount[9]_PWR_3_o_LessThan_10_o> created at line 59
    Found 10-bit comparator lessequal for signal <hc[9]_GND_3_o_LessThan_17_o> created at line 66
    Found 10-bit comparator lessequal for signal <vc[9]_GND_3_o_LessThan_18_o> created at line 67
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VController> synthesized.

Synthesizing Unit <InterruptManager>.
    Related source file is "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\InterruptManager.v".
        hleft = 10'b0010010000
        vtop = 10'b0000011111
    Found 11-bit subtractor for signal <n0014> created at line 44.
    Found 11-bit subtractor for signal <n0016> created at line 44.
    Found 13-bit adder for signal <GND_4_o_GND_4_o_add_3_OUT> created at line 44.
    Found 10x7-bit multiplier for signal <n0015> created at line 44.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <InterruptManager> synthesized.

Synthesizing Unit <ColorSelector>.
    Related source file is "\\psf\home\Desktop\github\DigitalProject2\VGA\Controller\ColorSelector.v".
        hleft = 10'b0010010000
        vtop = 10'b0000011111
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tst<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tst<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_7_OUT> created at line 57.
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_8_OUT> created at line 57.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_10_OUT> created at line 57.
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_11_OUT> created at line 57.
    Found 32-bit adder for signal <GND_7_o_GND_7_o_add_12_OUT> created at line 57.
    Found 32-bit adder for signal <n0047> created at line 60.
    Found 32-bit adder for signal <n0048> created at line 61.
    Found 32-bit adder for signal <n0049> created at line 63.
    Found 32-bit adder for signal <n0050> created at line 64.
    Found 32-bit adder for signal <n0051> created at line 65.
    Found 32-bit adder for signal <n0052> created at line 67.
    Found 32-bit adder for signal <n0053> created at line 68.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  26 Multiplexer(s).
Unit <ColorSelector> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 10x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 18
 1-bit adder                                           : 1
 10-bit adder                                          : 2
 11-bit subtractor                                     : 4
 13-bit adder                                          : 1
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
# Registers                                            : 4
 1-bit register                                        : 2
 10-bit register                                       : 2
# Comparators                                          : 8
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 26
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Screeen.ngc>.
Loading core <Screeen> for timing and area information for instance <screen>.

Synthesizing (advanced) Unit <InterruptManager>.
	Multiplier <Mmult_n0015> in block <InterruptManager> and adder/subtractor <Madd_GND_4_o_GND_4_o_add_3_OUT> in block <InterruptManager> are combined into a MAC<Maddsub_n0015>.
Unit <InterruptManager> synthesized (advanced).

Synthesizing (advanced) Unit <VController>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <VController> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 10x7-to-13-bit MAC                                    : 1
# Adders/Subtractors                                   : 13
 1-bit adder                                           : 1
 11-bit subtractor                                     : 2
 3-bit subtractor borrow in                            : 2
 32-bit adder                                          : 1
 9-bit adder                                           : 7
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 8
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 25
 13-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <testBigMod> ...

Optimizing unit <VController> ...

Optimizing unit <ColorSelector> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testBigMod, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : testBigMod.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 135
#      GND                         : 2
#      INV                         : 3
#      LUT2                        : 11
#      LUT3                        : 4
#      LUT4                        : 11
#      LUT5                        : 21
#      LUT6                        : 26
#      MUXCY                       : 26
#      VCC                         : 2
#      XORCY                       : 29
# FlipFlops/Latches                : 22
#      FDC                         : 11
#      FDCE                        : 11
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  126800     0%  
 Number of Slice LUTs:                   76  out of  63400     0%  
    Number used as Logic:                76  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     76
   Number with an unused Flip Flop:      54  out of     76    71%  
   Number with an unused LUT:             0  out of     76     0%  
   Number of fully used LUT-FF pairs:    22  out of     76    28%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
hi/clkdiv                          | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                         | Buffer(FF name)                                                                                                                                   | Load  |
---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
inter/screen/N1(inter/screen/XST_GND:G)| NONE(inter/screen/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.541ns (Maximum Frequency: 393.515MHz)
   Minimum input arrival time before clock: 0.725ns
   Maximum output required time after clock: 3.720ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.132ns (frequency: 883.548MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.132ns (Levels of Logic = 1)
  Source:            hi/out (FF)
  Destination:       hi/clkdiv (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: hi/out to hi/clkdiv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  hi/out (hi/out)
     INV:I->O              2   0.113   0.283  hi/out_inv1_INV_0 (hi/out_inv)
     FDCE:CE                   0.095          hi/clkdiv
    ----------------------------------------
    Total                      1.132ns (0.569ns logic, 0.563ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi/clkdiv'
  Clock period: 2.541ns (frequency: 393.515MHz)
  Total number of paths / destination ports: 1077 / 30
-------------------------------------------------------------------------
Delay:               2.541ns (Levels of Logic = 12)
  Source:            cont/hcount_7 (FF)
  Destination:       cont/hcount_9 (FF)
  Source Clock:      hi/clkdiv rising
  Destination Clock: hi/clkdiv rising

  Data Path: cont/hcount_7 to cont/hcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.735  cont/hcount_7 (cont/hcount_7)
     LUT6:I0->O           10   0.097   0.337  cont/hcount[9]_PWR_3_o_LessThan_8_o_inv_inv11 (cont/hcount[9]_PWR_3_o_LessThan_8_o_inv_inv1)
     LUT6:I5->O            1   0.097   0.000  cont/Mcount_hcount_lut<0> (cont/Mcount_hcount_lut<0>)
     MUXCY:S->O            1   0.353   0.000  cont/Mcount_hcount_cy<0> (cont/Mcount_hcount_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cont/Mcount_hcount_cy<1> (cont/Mcount_hcount_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cont/Mcount_hcount_cy<2> (cont/Mcount_hcount_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cont/Mcount_hcount_cy<3> (cont/Mcount_hcount_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cont/Mcount_hcount_cy<4> (cont/Mcount_hcount_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cont/Mcount_hcount_cy<5> (cont/Mcount_hcount_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cont/Mcount_hcount_cy<6> (cont/Mcount_hcount_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cont/Mcount_hcount_cy<7> (cont/Mcount_hcount_cy<7>)
     MUXCY:CI->O           0   0.023   0.000  cont/Mcount_hcount_cy<8> (cont/Mcount_hcount_cy<8>)
     XORCY:CI->O           1   0.370   0.000  cont/Mcount_hcount_xor<9> (cont/Mcount_hcount9)
     FDC:D                     0.008          cont/hcount_9
    ----------------------------------------
    Total                      2.541ns (1.470ns logic, 1.071ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.725ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       hi/clkdiv (FF)
  Destination Clock: clk rising

  Data Path: rst to hi/clkdiv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.375  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          hi/out
    ----------------------------------------
    Total                      0.725ns (0.350ns logic, 0.375ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi/clkdiv'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              0.725ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       cont/vcount_9 (FF)
  Destination Clock: hi/clkdiv rising

  Data Path: rst to cont/vcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.375  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          cont/hcount_0
    ----------------------------------------
    Total                      0.725ns (0.350ns logic, 0.375ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi/clkdiv'
  Total number of paths / destination ports: 174 / 10
-------------------------------------------------------------------------
Offset:              3.720ns (Levels of Logic = 5)
  Source:            cont/hcount_4 (FF)
  Destination:       r<0> (PAD)
  Source Clock:      hi/clkdiv rising

  Data Path: cont/hcount_4 to r<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.361   0.711  cont/hcount_4 (cont/hcount_4)
     LUT5:I0->O            1   0.097   0.511  cont/bright2 (cont/bright1)
     LUT6:I3->O           11   0.097   0.740  cont/bright3 (cont/bright3)
     LUT6:I0->O           11   0.097   0.730  cont/bright4 (bright)
     LUT5:I0->O            1   0.097   0.279  col/Mmux_R<0>21 (r_0_OBUF)
     OBUF:I->O                 0.000          r_0_OBUF (r<0>)
    ----------------------------------------
    Total                      3.720ns (0.749ns logic, 2.971ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.132|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi/clkdiv
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi/clkdiv      |    2.541|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.02 secs
 
--> 

Total memory usage is 465876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    0 (   0 filtered)

