/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Mar 31 15:03:10 2016
 *                 Full Compile MD5 Checksum  c4047ee397223298a92cb5ed9f7003ae
 *                     (minus title and desc)
 *                 MD5 Checksum               3a2da73040e5919d5073d624063d2523
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     899
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_AIF_WB_CAB_ANA_H__
#define BCHP_AIF_WB_CAB_ANA_H__

/***************************************************************************
 *AIF_WB_CAB_ANA - AIF WB CAB ANA WBADC Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0            0x022e2000 /* [RW] adc_cntl0 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1            0x022e2004 /* [RW] adc_cntl1 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2            0x022e2008 /* [RW] adc_cntl2 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3            0x022e200c /* [RW] adc_cntl3 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4            0x022e2010 /* [RW] adc_cntl4 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5            0x022e2014 /* [RW] adc_cntl5 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL6            0x022e2018 /* [RW] adc_cntl6 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7            0x022e201c /* [RW] adc_cntl7 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8            0x022e2020 /* [RW] adc_cntl8 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL9            0x022e2024 /* [RW] adc_cntl9 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10           0x022e2028 /* [RW] adc_cntl10 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11           0x022e202c /* [RW] adc_cntl11 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL12           0x022e2030 /* [RW] adc_cntl12 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13           0x022e2034 /* [RW] adc_cntl13 */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL14           0x022e2038 /* [RW] adc_cntl14 */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL          0x022e203c /* [RW] agcdac_cntl */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0          0x022e2040 /* [RW] pilot_cntl0 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1          0x022e2044 /* [RW] pilot_cntl1 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL2          0x022e2048 /* [RW] pilot_cntl2 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL3          0x022e204c /* [RW] pilot_cntl3 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4          0x022e2050 /* [RW] pilot_cntl4 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5          0x022e2054 /* [RW] pilot_cntl5 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6          0x022e2058 /* [RW] pilot_cntl6 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL7          0x022e205c /* [RW] pilot_cntl7 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL8          0x022e2060 /* [RW] pilot_cntl8 */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL9          0x022e2064 /* [RW] pilot_cntl9 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0            0x022e2068 /* [RW] pll_cntl0 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1            0x022e206c /* [RW] pll_cntl1 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2            0x022e2070 /* [RW] pll_cntl2 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3            0x022e2074 /* [RW] pll_cntl3 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4            0x022e2078 /* [RW] pll_cntl4 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5            0x022e207c /* [RW] pll_cntl5 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6            0x022e2080 /* [RW] pll_cntl6 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7            0x022e2084 /* [RW] pll_cntl7 */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL             0x022e2088 /* [RW] sys_cntl */
#define BCHP_AIF_WB_CAB_ANA_PILOT_PLL_STAT       0x022e208c /* [RO] pilot_pll_stat */
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT             0x022e2090 /* [RO] pll_stat */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL             0x022e2094 /* [RW] clk_ctrl */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL    0x022e2098 /* [RW] clk_ctrl */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN             0x022e209c /* [RW] pga_gain */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0            0x022e20a0 /* [RW] sw_spare0 */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1            0x022e20a4 /* [RW] sw_spare1 */

/***************************************************************************
 *ADC_CNTL0 - adc_cntl0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_31_24 [31:24] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_31_24_MASK 0xff000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_31_24_SHIFT 24
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_31_24_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Digisum1_Output_Format_MSB_bit [23:23] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_MASK 0x00800000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_SHIFT 23
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Flash_input_timing_adjust_control [22:22] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Flash_input_timing_adjust_control_MASK 0x00400000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Flash_input_timing_adjust_control_SHIFT 22
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Flash_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: MDAC3_input_timing_adjust_control [21:21] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC3_input_timing_adjust_control_MASK 0x00200000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC3_input_timing_adjust_control_SHIFT 21
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC3_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: MDAC2_input_timing_adjust_control [20:20] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC2_input_timing_adjust_control_MASK 0x00100000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC2_input_timing_adjust_control_SHIFT 20
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC2_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: MDAC1_input_timing_adjust_control [19:19] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC1_input_timing_adjust_control_MASK 0x00080000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC1_input_timing_adjust_control_SHIFT 19
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC1_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Flash_input_sampling_edge_selection [18:18] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Flash_input_sampling_edge_selection_MASK 0x00040000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Flash_input_sampling_edge_selection_SHIFT 18
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Flash_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: MDAC3_input_sampling_edge_selection [17:17] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC3_input_sampling_edge_selection_MASK 0x00020000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC3_input_sampling_edge_selection_SHIFT 17
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC3_input_sampling_edge_selection_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: MDAC2_input_sampling_edge_selection [16:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC2_input_sampling_edge_selection_MASK 0x00010000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC2_input_sampling_edge_selection_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC2_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: MDAC1_input_sampling_edge_selection [15:15] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC1_input_sampling_edge_selection_MASK 0x00008000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC1_input_sampling_edge_selection_SHIFT 15
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MDAC1_input_sampling_edge_selection_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Saturation_bypass [14:14] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Saturation_bypass_MASK       0x00004000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Saturation_bypass_SHIFT      14
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Saturation_bypass_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Digisum1_Output_Format_LSB_bit [13:13] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_MASK 0x00002000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_SHIFT 13
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: enable [12:12] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_enable_MASK                  0x00001000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_enable_SHIFT                 12
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_enable_DEFAULT               0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Invert_half_speed_output_clock_phase [11:11] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Invert_half_speed_output_clock_phase_MASK 0x00000800
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Invert_half_speed_output_clock_phase_SHIFT 11
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Invert_half_speed_output_clock_phase_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: LSFR_MODE [10:10] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_LSFR_MODE_MASK               0x00000400
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_LSFR_MODE_SHIFT              10
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_LSFR_MODE_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: MSB_ALIGN [09:09] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MSB_ALIGN_MASK               0x00000200
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MSB_ALIGN_SHIFT              9
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_MSB_ALIGN_DEFAULT            0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_8 [08:08] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_8_MASK  0x00000100
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_8_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_8_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_7 [07:07] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_7_MASK  0x00000080
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_7_SHIFT 7
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_7_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Reserved_i_adc_cntl0_6_4 [06:04] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_6_4_MASK 0x00000070
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_6_4_SHIFT 4
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Reserved_i_adc_cntl0_6_4_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Data_mask_control [03:02] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Data_mask_control_MASK       0x0000000c
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Data_mask_control_SHIFT      2
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Data_mask_control_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Output_data_format [01:01] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Output_data_format_MASK      0x00000002
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Output_data_format_SHIFT     1
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Output_data_format_DEFAULT   0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL0 :: Invert_full_speed_output_clock_phase [00:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Invert_full_speed_output_clock_phase_MASK 0x00000001
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Invert_full_speed_output_clock_phase_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL0_Invert_full_speed_output_clock_phase_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL1 - adc_cntl1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: LDO_current [31:30] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_current_MASK             0xc0000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_current_SHIFT            30
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_current_DEFAULT          0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: LDO_ref_current [29:27] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_ref_current_MASK         0x38000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_ref_current_SHIFT        27
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_ref_current_DEFAULT      0x00000003

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: REFGEN_ref_current [26:24] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_REFGEN_ref_current_MASK      0x07000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_REFGEN_ref_current_SHIFT     24
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_REFGEN_ref_current_DEFAULT   0x00000003

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: LDO_common_mode [23:21] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_common_mode_MASK         0x00e00000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_common_mode_SHIFT        21
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_common_mode_DEFAULT      0x00000002

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: LDO_amplitude [20:17] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_amplitude_MASK           0x001e0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_amplitude_SHIFT          17
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_LDO_amplitude_DEFAULT        0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: BUFFER_input_common_mode [16:15] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BUFFER_input_common_mode_MASK 0x00018000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BUFFER_input_common_mode_SHIFT 15
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BUFFER_input_common_mode_DEFAULT 0x00000002

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: Full_scale [14:11] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_Full_scale_MASK              0x00007800
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_Full_scale_SHIFT             11
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_Full_scale_DEFAULT           0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: AMP_output_common_mode [10:08] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_AMP_output_common_mode_MASK  0x00000700
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_AMP_output_common_mode_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_AMP_output_common_mode_DEFAULT 0x00000002

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: Ext_R_based_current_control [07:04] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_Ext_R_based_current_control_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_Ext_R_based_current_control_SHIFT 4
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_Ext_R_based_current_control_DEFAULT 0x00000008

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: BG_V_control [03:02] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BG_V_control_MASK            0x0000000c
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BG_V_control_SHIFT           2
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BG_V_control_DEFAULT         0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL1 :: BG_R_control [01:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BG_R_control_MASK            0x00000003
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BG_R_control_SHIFT           0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL1_BG_R_control_DEFAULT         0x00000001

/***************************************************************************
 *ADC_CNTL2 - adc_cntl2
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: FLASH6_current [31:30] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_FLASH6_current_MASK          0xc0000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_FLASH6_current_SHIFT         30
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_FLASH6_current_DEFAULT       0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: MDAC3_FLASH3_current [29:28] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC3_FLASH3_current_MASK    0x30000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC3_FLASH3_current_SHIFT   28
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC3_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: MDAC2_FLASH3_current [27:26] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC2_FLASH3_current_MASK    0x0c000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC2_FLASH3_current_SHIFT   26
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC2_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: MDAC1_FLASH3_current [25:24] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC1_FLASH3_current_MASK    0x03000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC1_FLASH3_current_SHIFT   24
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC1_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: BUFFER_gb_current [23:22] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_BUFFER_gb_current_MASK       0x00c00000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_BUFFER_gb_current_SHIFT      22
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_BUFFER_gb_current_DEFAULT    0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: REFBUF_current [21:20] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_REFBUF_current_MASK          0x00300000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_REFBUF_current_SHIFT         20
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_REFBUF_current_DEFAULT       0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: REFGEN_current [19:18] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_REFGEN_current_MASK          0x000c0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_REFGEN_current_SHIFT         18
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_REFGEN_current_DEFAULT       0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: AMP_cascode_current [17:15] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_AMP_cascode_current_MASK     0x00038000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_AMP_cascode_current_SHIFT    15
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_AMP_cascode_current_DEFAULT  0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: MDAC3_AMP_current [14:12] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC3_AMP_current_MASK       0x00007000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC3_AMP_current_SHIFT      12
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC3_AMP_current_DEFAULT    0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: MDAC2_AMP_current [11:09] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC2_AMP_current_MASK       0x00000e00
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC2_AMP_current_SHIFT      9
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC2_AMP_current_DEFAULT    0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: MDAC1_AMP_current [08:06] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC1_AMP_current_MASK       0x000001c0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC1_AMP_current_SHIFT      6
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_MDAC1_AMP_current_DEFAULT    0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: SHA_AMP_current [05:03] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_SHA_AMP_current_MASK         0x00000038
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_SHA_AMP_current_SHIFT        3
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_SHA_AMP_current_DEFAULT      0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL2 :: BUFFER_current [02:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_BUFFER_current_MASK          0x00000007
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_BUFFER_current_SHIFT         0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL2_BUFFER_current_DEFAULT       0x00000004

/***************************************************************************
 *ADC_CNTL3 - adc_cntl3
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: Reserved_i_adc_cntl3_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_Reserved_i_adc_cntl3_31_MASK 0x80000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_Reserved_i_adc_cntl3_31_SHIFT 31
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_Reserved_i_adc_cntl3_31_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: BG_fast_start [30:30] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_BG_fast_start_MASK           0x40000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_BG_fast_start_SHIFT          30
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_BG_fast_start_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: CALDAC_current [29:28] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_CALDAC_current_MASK          0x30000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_CALDAC_current_SHIFT         28
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_CALDAC_current_DEFAULT       0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: REFBUF_output_current [27:26] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_REFBUF_output_current_MASK   0x0c000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_REFBUF_output_current_SHIFT  26
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_REFBUF_output_current_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: FLASH6_bias [25:20] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_FLASH6_bias_MASK             0x03f00000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_FLASH6_bias_SHIFT            20
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_FLASH6_bias_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: FLASH3_bias [19:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_FLASH3_bias_MASK             0x000f0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_FLASH3_bias_SHIFT            16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_FLASH3_bias_DEFAULT          0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: AMP_cascode_bias [15:14] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_AMP_cascode_bias_MASK        0x0000c000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_AMP_cascode_bias_SHIFT       14
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_AMP_cascode_bias_DEFAULT     0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: MDAC3_AMP_bias [13:11] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC3_AMP_bias_MASK          0x00003800
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC3_AMP_bias_SHIFT         11
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC3_AMP_bias_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: MDAC2_AMP_bias [10:08] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC2_AMP_bias_MASK          0x00000700
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC2_AMP_bias_SHIFT         8
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC2_AMP_bias_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: MDAC1_AMP_bias [07:05] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC1_AMP_bias_MASK          0x000000e0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC1_AMP_bias_SHIFT         5
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_MDAC1_AMP_bias_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: SHA_AMP_bias [04:02] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_SHA_AMP_bias_MASK            0x0000001c
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_SHA_AMP_bias_SHIFT           2
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_SHA_AMP_bias_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL3 :: BUFFER_bias [01:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_BUFFER_bias_MASK             0x00000003
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_BUFFER_bias_SHIFT            0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL3_BUFFER_bias_DEFAULT          0x00000000

/***************************************************************************
 *ADC_CNTL4 - adc_cntl4
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: Test_mux_select [31:28] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Test_mux_select_MASK         0xf0000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Test_mux_select_SHIFT        28
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Test_mux_select_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: CALDAC_output_current [27:25] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_output_current_MASK   0x0e000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_output_current_SHIFT  25
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_output_current_DEFAULT 0x00000003

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: CALDAC_data_sync [24:24] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_data_sync_MASK        0x01000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_data_sync_SHIFT       24
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_data_sync_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: CALDAC_clock_divide [23:21] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_clock_divide_MASK     0x00e00000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_clock_divide_SHIFT    21
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_clock_divide_DEFAULT  0x00000007

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: CALDAC_clock_phase [20:20] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_clock_phase_MASK      0x00100000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_clock_phase_SHIFT     20
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_clock_phase_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: CALDAC_data_shuffle [19:19] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_data_shuffle_MASK     0x00080000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_data_shuffle_SHIFT    19
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_CALDAC_data_shuffle_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: FLASH6_timing_control [18:15] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_FLASH6_timing_control_MASK   0x00078000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_FLASH6_timing_control_SHIFT  15
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_FLASH6_timing_control_DEFAULT 0x00000003

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: MDAC3_FLASH3_timing_control [14:12] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC3_FLASH3_timing_control_MASK 0x00007000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC3_FLASH3_timing_control_SHIFT 12
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC3_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: MDAC2_FLASH3_timing_control [11:09] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC2_FLASH3_timing_control_MASK 0x00000e00
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC2_FLASH3_timing_control_SHIFT 9
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC2_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: MDAC1_FLASH3_timing_control [08:06] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC1_FLASH3_timing_control_MASK 0x000001c0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC1_FLASH3_timing_control_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_MDAC1_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: Non_overlap_time [05:03] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Non_overlap_time_MASK        0x00000038
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Non_overlap_time_SHIFT       3
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Non_overlap_time_DEFAULT     0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: SHA_sampling_mode [02:01] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_SHA_sampling_mode_MASK       0x00000006
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_SHA_sampling_mode_SHIFT      1
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_SHA_sampling_mode_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL4 :: Clock_level_shifter_mode [00:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Clock_level_shifter_mode_MASK 0x00000001
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Clock_level_shifter_mode_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL4_Clock_level_shifter_mode_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL5 - adc_cntl5
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Digisum_phaseSelMSB [31:31] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Digisum_phaseSelMSB_MASK 0x80000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Digisum_phaseSelMSB_SHIFT 31
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Digisum_phaseSelMSB_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Digisum_sawcnt_inc [30:29] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Digisum_sawcnt_inc_MASK 0x60000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Digisum_sawcnt_inc_SHIFT 29
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Digisum_sawcnt_inc_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Delay_decoder_control [28:26] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Delay_decoder_control_MASK 0x1c000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Delay_decoder_control_SHIFT 26
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Delay_decoder_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Pong_delay_range [25:23] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Pong_delay_range_MASK 0x03800000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Pong_delay_range_SHIFT 23
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Pong_delay_range_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Pong_delay [22:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Pong_delay_MASK       0x007f0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Pong_delay_SHIFT      16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Pong_delay_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Ping_delay_range [15:13] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Ping_delay_range_MASK 0x0000e000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Ping_delay_range_SHIFT 13
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Ping_delay_range_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Ping_delay [12:06] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Ping_delay_MASK       0x00001fc0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Ping_delay_SHIFT      6
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Ping_delay_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Phase [05:03] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Phase_MASK            0x00000038
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Phase_SHIFT           3
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Phase_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL5 :: Slice0_Clock_rate [02:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Clock_rate_MASK       0x00000007
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Clock_rate_SHIFT      0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL5_Slice0_Clock_rate_DEFAULT    0x00000000

/***************************************************************************
 *ADC_CNTL6 - adc_cntl6
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL6 :: Slice0_MDAC2_calibration [31:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL6_Slice0_MDAC2_calibration_MASK 0xffff0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL6_Slice0_MDAC2_calibration_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL6_Slice0_MDAC2_calibration_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL6 :: Slice0_MDAC1_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL6_Slice0_MDAC1_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL6_Slice0_MDAC1_calibration_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL6_Slice0_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL7 - adc_cntl7
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL7 :: Reserved_i_adc_cntl7_31_30 [31:30] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Reserved_i_adc_cntl7_31_30_MASK 0xc0000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Reserved_i_adc_cntl7_31_30_SHIFT 30
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Reserved_i_adc_cntl7_31_30_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL7 :: Slice0_Test_enable [29:29] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_Test_enable_MASK      0x20000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_Test_enable_SHIFT     29
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_Test_enable_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL7 :: Slice0_CALDAC_enable [28:28] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_CALDAC_enable_MASK    0x10000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_CALDAC_enable_SHIFT   28
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_CALDAC_enable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL7 :: Slice0_CALDAC_data [27:18] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_CALDAC_data_MASK      0x0ffc0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_CALDAC_data_SHIFT     18
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_CALDAC_data_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL7 :: Slice0_BUFFER_sleep_control [17:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_BUFFER_sleep_control_MASK 0x00030000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_BUFFER_sleep_control_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_BUFFER_sleep_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL7 :: Slice0_MDAC3_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_MDAC3_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_MDAC3_calibration_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL7_Slice0_MDAC3_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL8 - adc_cntl8
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Digisum_phaseSelMSB [31:31] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Digisum_phaseSelMSB_MASK 0x80000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Digisum_phaseSelMSB_SHIFT 31
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Digisum_phaseSelMSB_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Digisum_sawcnt_inc [30:29] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Digisum_sawcnt_inc_MASK 0x60000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Digisum_sawcnt_inc_SHIFT 29
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Digisum_sawcnt_inc_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Delay_decoder_control [28:26] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Delay_decoder_control_MASK 0x1c000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Delay_decoder_control_SHIFT 26
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Delay_decoder_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Pong_delay_range [25:23] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Pong_delay_range_MASK 0x03800000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Pong_delay_range_SHIFT 23
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Pong_delay_range_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Pong_delay [22:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Pong_delay_MASK       0x007f0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Pong_delay_SHIFT      16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Pong_delay_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Ping_delay_range [15:13] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Ping_delay_range_MASK 0x0000e000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Ping_delay_range_SHIFT 13
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Ping_delay_range_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Ping_delay [12:06] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Ping_delay_MASK       0x00001fc0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Ping_delay_SHIFT      6
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Ping_delay_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Phase [05:03] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Phase_MASK            0x00000038
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Phase_SHIFT           3
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Phase_DEFAULT         0x00000001

/* AIF_WB_CAB_ANA :: ADC_CNTL8 :: Slice1_Clock_rate [02:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Clock_rate_MASK       0x00000007
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Clock_rate_SHIFT      0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL8_Slice1_Clock_rate_DEFAULT    0x00000000

/***************************************************************************
 *ADC_CNTL9 - adc_cntl9
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL9 :: Slice1_MDAC2_calibration [31:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL9_Slice1_MDAC2_calibration_MASK 0xffff0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL9_Slice1_MDAC2_calibration_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL9_Slice1_MDAC2_calibration_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL9 :: Slice1_MDAC1_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL9_Slice1_MDAC1_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL9_Slice1_MDAC1_calibration_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL9_Slice1_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL10 - adc_cntl10
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL10 :: Reserved_i_adc_cntl10_31_30 [31:30] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Reserved_i_adc_cntl10_31_30_MASK 0xc0000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Reserved_i_adc_cntl10_31_30_SHIFT 30
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Reserved_i_adc_cntl10_31_30_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL10 :: Slice1_Test_enable [29:29] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_Test_enable_MASK     0x20000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_Test_enable_SHIFT    29
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_Test_enable_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL10 :: Slice1_CALDAC_enable [28:28] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_CALDAC_enable_MASK   0x10000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_CALDAC_enable_SHIFT  28
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_CALDAC_enable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL10 :: Slice1_CALDAC_data [27:18] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_CALDAC_data_MASK     0x0ffc0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_CALDAC_data_SHIFT    18
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_CALDAC_data_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL10 :: Slice1_BUFFER_sleep_control [17:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_BUFFER_sleep_control_MASK 0x00030000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_BUFFER_sleep_control_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_BUFFER_sleep_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL10 :: Slice1_MDAC3_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_MDAC3_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_MDAC3_calibration_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL10_Slice1_MDAC3_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL11 - adc_cntl11
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Digisum_phaseSelMSB [31:31] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Digisum_phaseSelMSB_MASK 0x80000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Digisum_phaseSelMSB_SHIFT 31
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Digisum_phaseSelMSB_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Digisum_sawcnt_inc [30:29] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Digisum_sawcnt_inc_MASK 0x60000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Digisum_sawcnt_inc_SHIFT 29
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Digisum_sawcnt_inc_DEFAULT 0x00000002

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Delay_decoder_control [28:26] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Delay_decoder_control_MASK 0x1c000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Delay_decoder_control_SHIFT 26
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Delay_decoder_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Pong_delay_range [25:23] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Pong_delay_range_MASK 0x03800000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Pong_delay_range_SHIFT 23
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Pong_delay_range_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Pong_delay [22:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Pong_delay_MASK     0x007f0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Pong_delay_SHIFT    16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Pong_delay_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Ping_delay_range [15:13] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Ping_delay_range_MASK 0x0000e000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Ping_delay_range_SHIFT 13
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Ping_delay_range_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Ping_delay [12:06] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Ping_delay_MASK     0x00001fc0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Ping_delay_SHIFT    6
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Ping_delay_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Phase [05:03] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Phase_MASK          0x00000038
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Phase_SHIFT         3
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Phase_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL11 :: replica_Clock_rate [02:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Clock_rate_MASK     0x00000007
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Clock_rate_SHIFT    0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL11_replica_Clock_rate_DEFAULT  0x00000000

/***************************************************************************
 *ADC_CNTL12 - adc_cntl12
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL12 :: replica_MDAC2_calibration [31:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL12_replica_MDAC2_calibration_MASK 0xffff0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL12_replica_MDAC2_calibration_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL12_replica_MDAC2_calibration_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL12 :: replica_MDAC1_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL12_replica_MDAC1_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL12_replica_MDAC1_calibration_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL12_replica_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL13 - adc_cntl13
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL13 :: Reserved_i_adc_cntl13_31_30 [31:30] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_Reserved_i_adc_cntl13_31_30_MASK 0xc0000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_Reserved_i_adc_cntl13_31_30_SHIFT 30
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_Reserved_i_adc_cntl13_31_30_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL13 :: replica_Test_enable [29:29] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_Test_enable_MASK    0x20000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_Test_enable_SHIFT   29
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_Test_enable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL13 :: replica_CALDAC_enable [28:28] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_CALDAC_enable_MASK  0x10000000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_CALDAC_enable_SHIFT 28
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_CALDAC_enable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL13 :: replica_CALDAC_data [27:18] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_CALDAC_data_MASK    0x0ffc0000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_CALDAC_data_SHIFT   18
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_CALDAC_data_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL13 :: replica_BUFFER_sleep_control [17:16] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_BUFFER_sleep_control_MASK 0x00030000
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_BUFFER_sleep_control_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_BUFFER_sleep_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: ADC_CNTL13 :: replica_MDAC3_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_MDAC3_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_MDAC3_calibration_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL13_replica_MDAC3_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL14 - adc_cntl14
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: ADC_CNTL14 :: Reserved_i_adc_cntl14 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL14_Reserved_i_adc_cntl14_MASK  0xffffffff
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL14_Reserved_i_adc_cntl14_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_ADC_CNTL14_Reserved_i_adc_cntl14_DEFAULT 0x00000000

/***************************************************************************
 *AGCDAC_CNTL - agcdac_cntl
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: Reserved_i_agcdac_cntl_31_21 [31:21] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_Reserved_i_agcdac_cntl_31_21_MASK 0xffe00000
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_Reserved_i_agcdac_cntl_31_21_SHIFT 21
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_Reserved_i_agcdac_cntl_31_21_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_control_register_TBD [20:12] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_control_register_TBD_MASK 0x001ff000
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_control_register_TBD_SHIFT 12
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_control_register_TBD_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_igen_cntl [11:10] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_igen_cntl_MASK     0x00000c00
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_igen_cntl_SHIFT    10
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_igen_cntl_DEFAULT  0x00000001

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_dac_ref_cntl [09:08] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_dac_ref_cntl_MASK  0x00000300
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_dac_ref_cntl_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_dac_ref_cntl_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_bg_fine_cntl [07:06] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_fine_cntl_MASK  0x000000c0
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_fine_cntl_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_fine_cntl_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_bg_coarse_cntl [05:04] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_coarse_cntl_MASK 0x00000030
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_coarse_cntl_SHIFT 4
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_coarse_cntl_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_bg_startup_cntl [03:03] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_startup_cntl_MASK 0x00000008
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_startup_cntl_SHIFT 3
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_bg_startup_cntl_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_gslt_vdac [02:02] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_gslt_vdac_MASK     0x00000004
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_gslt_vdac_SHIFT    2
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_gslt_vdac_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_pga_gain_ctl_vdac [01:01] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_pga_gain_ctl_vdac_MASK 0x00000002
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_pga_gain_ctl_vdac_SHIFT 1
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_pga_gain_ctl_vdac_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: AGCDAC_CNTL :: AGC_DAC_clk_slt [00:00] */
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_clk_slt_MASK       0x00000001
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_clk_slt_SHIFT      0
#define BCHP_AIF_WB_CAB_ANA_AGCDAC_CNTL_AGC_DAC_clk_slt_DEFAULT    0x00000000

/***************************************************************************
 *PILOT_CNTL0 - pilot_cntl0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DDFS_DC_data [31:20] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_DC_data_MASK    0xfff00000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_DC_data_SHIFT   20
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_DC_data_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DDFS_edge_detect [19:19] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_edge_detect_MASK 0x00080000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_edge_detect_SHIFT 19
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_edge_detect_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DDFS_data_format [18:18] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_data_format_MASK 0x00040000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_data_format_SHIFT 18
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_data_format_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DDFS_2_tone_enable [17:17] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_2_tone_enable_MASK 0x00020000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_2_tone_enable_SHIFT 17
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_2_tone_enable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DDFS_clock_enable [16:16] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_clock_enable_MASK 0x00010000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_clock_enable_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DDFS_clock_enable_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DAC_bias_generation [15:13] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_bias_generation_MASK 0x0000e000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_bias_generation_SHIFT 13
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_bias_generation_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DAC_low_noise_mode_enable [12:12] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_low_noise_mode_enable_MASK 0x00001000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_low_noise_mode_enable_SHIFT 12
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_low_noise_mode_enable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DAC_output_amplitude [11:08] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_output_amplitude_MASK 0x00000f00
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_output_amplitude_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_output_amplitude_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DAC_reference_R_select [07:06] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_reference_R_select_MASK 0x000000c0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_reference_R_select_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_reference_R_select_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DAC_LDO_output_voltage_select [05:03] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_LDO_output_voltage_select_MASK 0x00000038
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_LDO_output_voltage_select_SHIFT 3
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_LDO_output_voltage_select_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL0 :: Pilot_DAC_bandgap_temperature_sensitivity [02:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_bandgap_temperature_sensitivity_MASK 0x00000007
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_bandgap_temperature_sensitivity_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL0_Pilot_DAC_bandgap_temperature_sensitivity_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_CNTL1 - pilot_cntl1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL1 :: Pilot_DDFS_scale_2 [31:24] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DDFS_scale_2_MASK    0xff000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DDFS_scale_2_SHIFT   24
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DDFS_scale_2_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL1 :: Pilot_DDFS_scale_1 [23:16] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DDFS_scale_1_MASK    0x00ff0000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DDFS_scale_1_SHIFT   16
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DDFS_scale_1_DEFAULT 0x00000040

/* AIF_WB_CAB_ANA :: PILOT_CNTL1 :: Pilot_DAC_bias_R_cal_select [15:09] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_bias_R_cal_select_MASK 0x0000fe00
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_bias_R_cal_select_SHIFT 9
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_bias_R_cal_select_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL1 :: Pilot_DAC_R_cal_monitor_enable [08:07] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_R_cal_monitor_enable_MASK 0x00000180
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_R_cal_monitor_enable_SHIFT 7
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_R_cal_monitor_enable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL1 :: Pilot_DAC_source_select [06:05] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_source_select_MASK 0x00000060
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_source_select_SHIFT 5
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_source_select_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL1 :: Pilot_DAC_saw_triangle_gen_freq_select [04:01] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_saw_triangle_gen_freq_select_MASK 0x0000001e
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_saw_triangle_gen_freq_select_SHIFT 1
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_saw_triangle_gen_freq_select_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL1 :: Pilot_DAC_saw_triangle_gen_enable [00:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_saw_triangle_gen_enable_MASK 0x00000001
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_saw_triangle_gen_enable_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL1_Pilot_DAC_saw_triangle_gen_enable_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_CNTL2 - pilot_cntl2
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL2 :: Pilot_DDFS_frequency_control_word_1_FCW1 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL2_Pilot_DDFS_frequency_control_word_1_FCW1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL2_Pilot_DDFS_frequency_control_word_1_FCW1_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL2_Pilot_DDFS_frequency_control_word_1_FCW1_DEFAULT 0x611a0ef6

/***************************************************************************
 *PILOT_CNTL3 - pilot_cntl3
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL3 :: Pilot_DDFS_frequency_control_word_2_FCW2 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL3_Pilot_DDFS_frequency_control_word_2_FCW2_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL3_Pilot_DDFS_frequency_control_word_2_FCW2_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL3_Pilot_DDFS_frequency_control_word_2_FCW2_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_CNTL4 - pilot_cntl4
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL4 :: Reserved_i_pilot_cntl4_31_28 [31:28] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Reserved_i_pilot_cntl4_31_28_MASK 0xf0000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Reserved_i_pilot_cntl4_31_28_SHIFT 28
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Reserved_i_pilot_cntl4_31_28_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL4 :: Pilot_PLL_Kp [27:24] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_Kp_MASK          0x0f000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_Kp_SHIFT         24
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_Kp_DEFAULT       0x00000005

/* AIF_WB_CAB_ANA :: PILOT_CNTL4 :: Pilot_PLL_Ki [23:21] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_Ki_MASK          0x00e00000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_Ki_SHIFT         21
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_Ki_DEFAULT       0x00000003

/* AIF_WB_CAB_ANA :: PILOT_CNTL4 :: Pilot_PLL_pdiv [20:17] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_pdiv_MASK        0x001e0000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_pdiv_SHIFT       17
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_pdiv_DEFAULT     0x00000004

/* AIF_WB_CAB_ANA :: PILOT_CNTL4 :: Pilot_PLL_ref_clk_sel [16:16] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_ref_clk_sel_MASK 0x00010000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_ref_clk_sel_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_ref_clk_sel_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL4 :: Pilot_PLL_ndiv_int [15:06] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_ndiv_int_MASK    0x0000ffc0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_ndiv_int_SHIFT   6
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_ndiv_int_DEFAULT 0x000000c7

/* AIF_WB_CAB_ANA :: PILOT_CNTL4 :: Pilot_PLL_bandgap_voltage [05:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_bandgap_voltage_MASK 0x0000003f
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_bandgap_voltage_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL4_Pilot_PLL_bandgap_voltage_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_CNTL5 - pilot_cntl5
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_T2D_delay_cell_sel [31:28] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_T2D_delay_cell_sel_MASK 0xf0000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_T2D_delay_cell_sel_SHIFT 28
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_T2D_delay_cell_sel_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_LC_boost [27:27] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_LC_boost_MASK    0x08000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_LC_boost_SHIFT   27
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_LC_boost_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_fbpdiv [26:26] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_fbpdiv_MASK      0x04000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_fbpdiv_SHIFT     26
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_fbpdiv_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_DCO_clko_en [25:25] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_clko_en_MASK 0x02000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_clko_en_SHIFT 25
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_clko_en_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_measure_update [24:24] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_update_MASK 0x01000000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_update_SHIFT 24
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_update_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_measure_sel [23:21] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_sel_MASK 0x00e00000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_sel_SHIFT 21
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_sel_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_measure_mode [20:19] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_mode_MASK 0x00180000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_mode_SHIFT 19
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_mode_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_measure_reset [18:18] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_reset_MASK 0x00040000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_reset_SHIFT 18
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_measure_reset_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_DCO_bypass_mode [17:17] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_bypass_mode_MASK 0x00020000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_bypass_mode_SHIFT 17
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_bypass_mode_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_DCO_bypass_en [16:16] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_bypass_en_MASK 0x00010000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_bypass_en_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_bypass_en_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL5 :: Pilot_PLL_DCO_freq_word [15:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_freq_word_MASK 0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_freq_word_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL5_Pilot_PLL_DCO_freq_word_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_CNTL6 - pilot_cntl6
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Reserved_i_pilot_cntl6_31_16 [31:16] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Reserved_i_pilot_cntl6_31_16_MASK 0xffff0000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Reserved_i_pilot_cntl6_31_16_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Reserved_i_pilot_cntl6_31_16_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_output_clock_sel [15:13] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_output_clock_sel_MASK 0x0000e000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_output_clock_sel_SHIFT 13
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_output_clock_sel_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_VCO_divide_by_3_en [12:12] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_VCO_divide_by_3_en_MASK 0x00001000
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_VCO_divide_by_3_en_SHIFT 12
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_VCO_divide_by_3_en_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_Ki_start_low_en [11:11] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_Ki_start_low_en_MASK 0x00000800
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_Ki_start_low_en_SHIFT 11
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_Ki_start_low_en_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_postdiv_reset_mode [10:09] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_postdiv_reset_mode_MASK 0x00000600
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_postdiv_reset_mode_SHIFT 9
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_postdiv_reset_mode_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_DCO_PWM_rate [08:07] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_DCO_PWM_rate_MASK 0x00000180
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_DCO_PWM_rate_SHIFT 7
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_DCO_PWM_rate_DEFAULT 0x00000002

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_Kpp [06:03] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_Kpp_MASK         0x00000078
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_Kpp_SHIFT        3
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_Kpp_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_T2D_test_clk_sel [02:02] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_T2D_test_clk_sel_MASK 0x00000004
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_T2D_test_clk_sel_SHIFT 2
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_T2D_test_clk_sel_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_T2D_test_clk_en [01:01] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_T2D_test_clk_en_MASK 0x00000002
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_T2D_test_clk_en_SHIFT 1
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_T2D_test_clk_en_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PILOT_CNTL6 :: Pilot_PLL_bb_en [00:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_bb_en_MASK       0x00000001
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_bb_en_SHIFT      0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL6_Pilot_PLL_bb_en_DEFAULT    0x00000000

/***************************************************************************
 *PILOT_CNTL7 - pilot_cntl7
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL7 :: Pilot_DDFS_threshold_control_1_TH1 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL7_Pilot_DDFS_threshold_control_1_TH1_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL7_Pilot_DDFS_threshold_control_1_TH1_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL7_Pilot_DDFS_threshold_control_1_TH1_DEFAULT 0xfffffd7d

/***************************************************************************
 *PILOT_CNTL8 - pilot_cntl8
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL8 :: Pilot_DDFS_threshold_control_2_TH2 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL8_Pilot_DDFS_threshold_control_2_TH2_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL8_Pilot_DDFS_threshold_control_2_TH2_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL8_Pilot_DDFS_threshold_control_2_TH2_DEFAULT 0x00000000

/***************************************************************************
 *PILOT_CNTL9 - pilot_cntl9
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_CNTL9 :: i_pilot_cntl9_31_0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL9_i_pilot_cntl9_31_0_MASK    0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL9_i_pilot_cntl9_31_0_SHIFT   0
#define BCHP_AIF_WB_CAB_ANA_PILOT_CNTL9_i_pilot_cntl9_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CNTL0 - pll_cntl0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: Reserved_i_pll_cntl0_31_21 [31:23] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_31_21_MASK 0xff800000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_31_21_SHIFT 23
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_31_21_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: pll_test_enable [22:22] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_test_enable_MASK         0x00400000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_test_enable_SHIFT        22
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_test_enable_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: pll_pdiv_4b [21:18] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_pdiv_4b_MASK             0x003c0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_pdiv_4b_SHIFT            18
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_pdiv_4b_DEFAULT          0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: pll_test_sel_3b [17:15] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_test_sel_3b_MASK         0x00038000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_test_sel_3b_SHIFT        15
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_test_sel_3b_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: pll_output_sel_3b [14:12] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_output_sel_3b_MASK       0x00007000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_output_sel_3b_SHIFT      12
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_output_sel_3b_DEFAULT    0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: pll_kp_4b [11:08] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_kp_4b_MASK               0x00000f00
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_kp_4b_SHIFT              8
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_kp_4b_DEFAULT            0x00000005

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: Reserved_i_pll_cntl0_7 [07:07] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_7_MASK  0x00000080
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_7_SHIFT 7
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_7_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: pll_ki_3b [06:04] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_ki_3b_MASK               0x00000070
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_ki_3b_SHIFT              4
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_ki_3b_DEFAULT            0x00000003

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: Reserved_i_pll_cntl0_3_1 [03:01] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_MASK 0x0000000e
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_SHIFT 1
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: pll_refclk_sel [00:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_refclk_sel_MASK          0x00000001
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_refclk_sel_SHIFT         0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_pll_refclk_sel_DEFAULT       0x00000001

/***************************************************************************
 *PLL_CNTL1 - pll_cntl1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: Reserved_i_pll_cntl1_31_30 [31:30] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_MASK 0xc0000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_SHIFT 30
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: Reserved_i_pll_cntl1_29_10 [29:10] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_MASK 0x3ffffc00
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_SHIFT 10
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: pll_ndiv_int_10b [09:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pll_ndiv_int_10b_MASK        0x000003ff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pll_ndiv_int_10b_SHIFT       0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pll_ndiv_int_10b_DEFAULT     0x00000032

/***************************************************************************
 *PLL_CNTL2 - pll_cntl2
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: pll_ctrl_lsb_32b [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_ctrl_lsb_32b_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_ctrl_lsb_32b_SHIFT       0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_ctrl_lsb_32b_DEFAULT     0x0a040000

/***************************************************************************
 *PLL_CNTL3 - pll_cntl3
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL3 :: pll_ctrl_msb_32b [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_ctrl_msb_32b_MASK        0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_ctrl_msb_32b_SHIFT       0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_ctrl_msb_32b_DEFAULT     0x00000100

/***************************************************************************
 *PLL_CNTL4 - pll_cntl4
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: Reserved_i_pll_cntl4_31_16 [31:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_MASK 0xffff0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: Reserved_i_pll_cntl4_15_6 [15:06] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_MASK 0x0000ffc0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: pll_ldo_ctrl_6b [05:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_pll_ldo_ctrl_6b_MASK         0x0000003f
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_pll_ldo_ctrl_6b_SHIFT        0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_pll_ldo_ctrl_6b_DEFAULT      0x00000000

/***************************************************************************
 *PLL_CNTL5 - pll_cntl5
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: Reserved_i_pll_cntl5_31_25 [31:25] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_MASK 0xfe000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_SHIFT 25
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: pll_mdel_ch_6b [24:19] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_mdel_ch_6b_MASK          0x01f80000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_mdel_ch_6b_SHIFT         19
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_mdel_ch_6b_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: pll_byp_en_ch_6b [18:13] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_byp_en_ch_6b_MASK        0x0007e000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_byp_en_ch_6b_SHIFT       13
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_byp_en_ch_6b_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: pll_hold_ch_all [12:12] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_hold_ch_all_MASK         0x00001000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_hold_ch_all_SHIFT        12
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_hold_ch_all_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: pll_hold_ch_6b [11:06] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_hold_ch_6b_MASK          0x00000fc0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_hold_ch_6b_SHIFT         6
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_hold_ch_6b_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: pll_enableb_ch_6b [05:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_enableb_ch_6b_MASK       0x0000003f
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_enableb_ch_6b_SHIFT      0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_pll_enableb_ch_6b_DEFAULT    0x00000000

/***************************************************************************
 *PLL_CNTL6 - pll_cntl6
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL6 :: pll_ch3_mdiv_8b [31:24] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch3_mdiv_8b_MASK         0xff000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch3_mdiv_8b_SHIFT        24
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch3_mdiv_8b_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL6 :: pll_ch2_mdiv_8b [23:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch2_mdiv_8b_MASK         0x00ff0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch2_mdiv_8b_SHIFT        16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch2_mdiv_8b_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL6 :: pll_ch1_mdiv_8b [15:08] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch1_mdiv_8b_MASK         0x0000ff00
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch1_mdiv_8b_SHIFT        8
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch1_mdiv_8b_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL6 :: pll_ch0_mdiv_8b [07:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch0_mdiv_8b_MASK         0x000000ff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch0_mdiv_8b_SHIFT        0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL6_pll_ch0_mdiv_8b_DEFAULT      0x00000005

/***************************************************************************
 *PLL_CNTL7 - pll_cntl7
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL7 :: Reserved_i_pll_cntl7_31_16 [31:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_MASK 0xffff0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL7 :: pll_ch5_mdiv_8b [15:08] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_pll_ch5_mdiv_8b_MASK         0x0000ff00
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_pll_ch5_mdiv_8b_SHIFT        8
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_pll_ch5_mdiv_8b_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL7 :: pll_ch4_mdiv_8b [07:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_pll_ch4_mdiv_8b_MASK         0x000000ff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_pll_ch4_mdiv_8b_SHIFT        0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL7_pll_ch4_mdiv_8b_DEFAULT      0x00000000

/***************************************************************************
 *SYS_CNTL - sys_cntl
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_31_MASK   0x80000000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_31_SHIFT  31
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_31_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: pilot_gain_control [30:28] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pilot_gain_control_MASK       0x70000000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pilot_gain_control_SHIFT      28
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pilot_gain_control_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: replica_ADC_digisum_resetb [27:27] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_replica_ADC_digisum_resetb_MASK 0x08000000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_replica_ADC_digisum_resetb_SHIFT 27
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_replica_ADC_digisum_resetb_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: replica_ADC_resetb [26:26] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_replica_ADC_resetb_MASK       0x04000000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_replica_ADC_resetb_SHIFT      26
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_replica_ADC_resetb_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Pilot_DAC_resetb [25:25] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_DAC_resetb_MASK         0x02000000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_DAC_resetb_SHIFT        25
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_DAC_resetb_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Pilot_PLL_resetb [24:24] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_PLL_resetb_MASK         0x01000000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_PLL_resetb_SHIFT        24
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_PLL_resetb_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_23 [23:23] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_23_MASK   0x00800000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_23_SHIFT  23
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_23_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC1_digisum_resetb [22:22] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_digisum_resetb_MASK      0x00400000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_digisum_resetb_SHIFT     22
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_digisum_resetb_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC1_ADC_resetb [21:21] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_ADC_resetb_MASK          0x00200000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_ADC_resetb_SHIFT         21
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_ADC_resetb_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC0_digisum_resetb [20:20] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_digisum_resetb_MASK      0x00100000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_digisum_resetb_SHIFT     20
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_digisum_resetb_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC0_resetb [19:19] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_resetb_MASK              0x00080000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_resetb_SHIFT             19
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_resetb_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_18 [18:18] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_18_MASK   0x00040000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_18_SHIFT  18
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_18_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: pll_post_resetb [17:17] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_post_resetb_MASK          0x00020000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_post_resetb_SHIFT         17
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_post_resetb_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: pll_resetb [16:16] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_resetb_MASK               0x00010000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_resetb_SHIFT              16
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_resetb_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_15 [15:15] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_15_MASK   0x00008000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_15_SHIFT  15
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_15_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Replica_ADC_power_up [14:14] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_power_up_MASK     0x00004000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_power_up_SHIFT    14
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_power_up_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Replica_ADC_clock_power_up [13:13] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_clock_power_up_MASK 0x00002000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_clock_power_up_SHIFT 13
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_clock_power_up_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Replica_ADC_bandgap_power_up [12:12] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_bandgap_power_up_MASK 0x00001000
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_bandgap_power_up_SHIFT 12
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Replica_ADC_bandgap_power_up_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Pilot_DAC_power_up [11:11] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_DAC_power_up_MASK       0x00000800
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_DAC_power_up_SHIFT      11
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_DAC_power_up_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Pilot_PLL_power_up [10:10] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_PLL_power_up_MASK       0x00000400
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_PLL_power_up_SHIFT      10
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Pilot_PLL_power_up_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: AGC_DAC_power_up [09:09] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_AGC_DAC_power_up_MASK         0x00000200
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_AGC_DAC_power_up_SHIFT        9
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_AGC_DAC_power_up_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: Reserved_i_sys_cntl_8 [08:08] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_8_MASK    0x00000100
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_8_SHIFT   8
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_Reserved_i_sys_cntl_8_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC1_power_up [07:07] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_power_up_MASK            0x00000080
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_power_up_SHIFT           7
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_power_up_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC1_clock_power_up [06:06] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_clock_power_up_MASK      0x00000040
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_clock_power_up_SHIFT     6
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_clock_power_up_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC1_bandgap_power_up [05:05] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_bandgap_power_up_MASK    0x00000020
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_bandgap_power_up_SHIFT   5
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC1_bandgap_power_up_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC0_power_up [04:04] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_power_up_MASK            0x00000010
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_power_up_SHIFT           4
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_power_up_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC0_clock_power_up [03:03] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_clock_power_up_MASK      0x00000008
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_clock_power_up_SHIFT     3
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_clock_power_up_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: ADC0_bandgap_power_up [02:02] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_bandgap_power_up_MASK    0x00000004
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_bandgap_power_up_SHIFT   2
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_ADC0_bandgap_power_up_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: pll_pwron [01:01] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_pwron_MASK                0x00000002
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_pwron_SHIFT               1
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_pwron_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: SYS_CNTL :: pll_ldo_pwron [00:00] */
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_ldo_pwron_MASK            0x00000001
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_ldo_pwron_SHIFT           0
#define BCHP_AIF_WB_CAB_ANA_SYS_CNTL_pll_ldo_pwron_DEFAULT         0x00000000

/***************************************************************************
 *PILOT_PLL_STAT - pilot_pll_stat
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PILOT_PLL_STAT :: Pilot_PLL_status_output_register [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PILOT_PLL_STAT_Pilot_PLL_status_output_register_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PILOT_PLL_STAT_Pilot_PLL_status_output_register_SHIFT 0

/***************************************************************************
 *PLL_STAT - pll_stat
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_STAT :: PLL_status_output_register [31:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_PLL_status_output_register_MASK 0xffffffff
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_PLL_status_output_register_SHIFT 0

/***************************************************************************
 *CLK_CTRL - clk_ctrl
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CLK_CTRL :: reserved0 [31:14] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_reserved0_MASK                0xffffc000
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_reserved0_SHIFT               14

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_frac_enable [13:13] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_frac_enable_MASK    0x00002000
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_frac_enable_SHIFT   13
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_frac_enable_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_hb_enable [12:12] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_hb_enable_MASK      0x00001000
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_hb_enable_SHIFT     12
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_hb_enable_DEFAULT   0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: pilot_pll_isolation_en [11:11] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_pilot_pll_isolation_en_MASK   0x00000800
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_pilot_pll_isolation_en_SHIFT  11
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_pilot_pll_isolation_en_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: pll_isolation_en [10:10] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_pll_isolation_en_MASK         0x00000400
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_pll_isolation_en_SHIFT        10
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_pll_isolation_en_DEFAULT      0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: clk_out_enable_270 [09:09] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_clk_out_enable_270_MASK       0x00000200
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_clk_out_enable_270_SHIFT      9
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_clk_out_enable_270_DEFAULT    0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: rstn_micro_clk [08:08] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_rstn_micro_clk_MASK           0x00000100
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_rstn_micro_clk_SHIFT          8
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_rstn_micro_clk_DEFAULT        0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_out_enable_ref [07:07] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_ref_MASK 0x00000080
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_ref_SHIFT 7
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_ref_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_out_enable_slc0 [06:06] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_slc0_MASK 0x00000040
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_slc0_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_slc0_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_out_enable_slc1 [05:05] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_slc1_MASK 0x00000020
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_slc1_SHIFT 5
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_out_enable_slc1_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_misc_enable [04:04] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_misc_enable_MASK    0x00000010
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_misc_enable_SHIFT   4
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_misc_enable_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_corr_enable [03:03] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_corr_enable_MASK    0x00000008
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_corr_enable_SHIFT   3
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_corr_enable_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_lic_enable [02:02] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_lic_enable_MASK     0x00000004
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_lic_enable_SHIFT    2
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_lic_enable_DEFAULT  0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_nr_enable [01:01] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_nr_enable_MASK      0x00000002
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_nr_enable_SHIFT     1
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_nr_enable_DEFAULT   0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: wbadc_clk_mdac_enable [00:00] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_mdac_enable_MASK    0x00000001
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_mdac_enable_SHIFT   0
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_wbadc_clk_mdac_enable_DEFAULT 0x00000001

/***************************************************************************
 *MDAC_CAL_CLK_CTRL - clk_ctrl
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: MDAC_CAL_CLK_CTRL :: reserved0 [31:09] */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved0_MASK       0xfffffe00
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved0_SHIFT      9

/* AIF_WB_CAB_ANA :: MDAC_CAL_CLK_CTRL :: rstn_micro_clk [08:08] */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_rstn_micro_clk_MASK  0x00000100
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_rstn_micro_clk_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_rstn_micro_clk_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: MDAC_CAL_CLK_CTRL :: reserved_for_eco1 [07:06] */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved_for_eco1_MASK 0x000000c0
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved_for_eco1_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: MDAC_CAL_CLK_CTRL :: wbadc_clk_out_enable [05:05] */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_out_enable_MASK 0x00000020
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_out_enable_SHIFT 5
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_out_enable_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: MDAC_CAL_CLK_CTRL :: wbadc_clk_misc_enable [04:04] */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_misc_enable_MASK 0x00000010
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_misc_enable_SHIFT 4
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_misc_enable_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: MDAC_CAL_CLK_CTRL :: reserved_for_eco2 [03:01] */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved_for_eco2_MASK 0x0000000e
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved_for_eco2_SHIFT 1
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: MDAC_CAL_CLK_CTRL :: wbadc_clk_mdac_enable [00:00] */
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_mdac_enable_MASK 0x00000001
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_mdac_enable_SHIFT 0
#define BCHP_AIF_WB_CAB_ANA_MDAC_CAL_CLK_CTRL_wbadc_clk_mdac_enable_DEFAULT 0x00000001

/***************************************************************************
 *PGA_GAIN - pga_gain
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PGA_GAIN :: pga_gain_override [31:31] */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_override_MASK        0x80000000
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_override_SHIFT       31
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_override_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: PGA_GAIN :: reserved_for_eco0 [30:07] */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_reserved_for_eco0_MASK        0x7fffff80
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_reserved_for_eco0_SHIFT       7
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_reserved_for_eco0_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: PGA_GAIN :: pga_gain [06:00] */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_MASK                 0x0000007f
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_SHIFT                0
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_DEFAULT              0x00000000

/***************************************************************************
 *SW_SPARE0 - sw_spare0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: SW_SPARE0 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0_sw_spare0_MASK               0xffffffff
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0_sw_spare0_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0_sw_spare0_DEFAULT            0x00000000

/***************************************************************************
 *SW_SPARE1 - sw_spare1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: SW_SPARE1 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1_sw_spare0_MASK               0xffffffff
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1_sw_spare0_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1_sw_spare0_DEFAULT            0x00000000

#endif /* #ifndef BCHP_AIF_WB_CAB_ANA_H__ */

/* End of File */
