// Seed: 1473646439
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output tri0 id_2
);
  wire id_4 = {id_4{id_4}}, id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_7;
  module_2 modCall_1 (
      id_5,
      id_3,
      id_4
  );
  reg  id_8 = id_7;
  tri0 id_9;
  final begin : LABEL_0
    id_1 <= id_7;
  end
  wire id_10;
  notif0 primCall (id_1, id_2, id_3);
endmodule
