"#",Jurisdiction,Kind,Display Key,Lens ID,Publication Date,Publication Year,Application Number,Application Date,Priority Numbers,Earliest Priority Date,Title,Abstract,Applicants,Inventors,Owners,URL,Document Type,Has Full Text,Cites Patent Count,Cited by Patent Count,Simple Family Size,Extended Family Size,Sequence Count,CPC Classifications,IPCR Classifications,US Classifications,NPL Citation Count,NPL Resolved Citation Count,NPL Resolved Lens ID(s),NPL Resolved External ID(s),NPL Citations,Legal Status
1,US,B2,US 11557556 B2,181-857-829-013-388,2023-01-17,2023,US 202117328365 A,2021-05-24,US 202117328365 A;;KR 20190097284 A;;US 202016795658 A,2019-08-09,Semiconductor devices including a thick metal layer and a bump,"A semiconductor device includes an interlayer insulating layer disposed on a substrate; a plurality of middle interconnections disposed in the interlayer insulating layer; a pad disposed on the interlayer insulating layer; an upper interconnection disposed on the interlayer insulating layer; a protective insulating layer covering an edge of the pad, the upper interconnection, and a horizontal gap between the pad and the upper interconnection, the protective insulating layer having an opening on the pad; and a bump disposed on the pad, the bump extending on the protective insulating layer and overlapping the upper interconnection from a top-down view. At least one of the plurality of middle interconnections from among middle interconnections vertically closest to the pad has a first vertical thickness, the pad has a second vertical thickness that is twice to 100 times the first vertical thickness, a length of the gap between the pad and the upper interconnection is 1 μm or more, and an upper surface of the protective insulating layer is planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,,https://lens.org/181-857-829-013-388,Granted Patent,yes,37,0,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/00;;H01L21/56,,0,0,,,,ACTIVE
2,KR,A,KR 20210032044 A,193-045-316-616-046,2021-03-24,2021,KR 20190113261 A,2019-09-16,KR 20190113261 A,2019-09-16,APPARATUS AND METHOD FOR PREPROCESSING DATA,"Disclosed is an apparatus for preprocessing data used in an artificial new network. The disclosed apparatus for preprocessing data may convert data of multiple channels and multiple modalities having different sampling frequencies and different numbers of channels into data of a single channel. Since the data of the single channel is suitable for the artificial neural network to learn or use, the efficiency of the artificial neural network can be improved.",SEOUL NAT UNIV R&DB FOUNDATION,YOUN BYENG DONG;;KIM SOOHO;;CHOI HYUN HEE,,https://lens.org/193-045-316-616-046,Patent Application,no,0,0,2,2,0,G06N3/08;;G06N3/04,G06N3/08;;G06N3/04,,2,0,,,"Rahoon Kang., 효과적인 역 톤 매핑을 위한 필터링 기법, 방송공학회논문지, 217-226pages*;;최인재 et al., 합성곱 신경망과 개선 신경망을 이용한 저해상도 영상 객체 인식, 정보과학회논문지, 831-837pages*",ACTIVE
3,US,B2,US 11049827 B2,090-247-818-000-904,2021-06-29,2021,US 202016795658 A,2020-02-20,KR 20190097284 A,2019-08-09,Semiconductor devices including a thick metal layer and a bump,"A semiconductor device includes an interlayer insulating layer disposed on a substrate; a plurality of middle interconnections disposed in the interlayer insulating layer; a pad disposed on the interlayer insulating layer; an upper interconnection disposed on the interlayer insulating layer; a protective insulating layer covering an edge of the pad, the upper interconnection, and a horizontal gap between the pad and the upper interconnection, the protective insulating layer having an opening on the pad; and a bump disposed on the pad, the bump extending on the protective insulating layer and overlapping the upper interconnection from a top-down view. At least one of the plurality of middle interconnections from among middle interconnections vertically closest to the pad has a first vertical thickness, the pad has a second vertical thickness that is twice to 100 times the first vertical thickness, a length of the gap between the pad and the upper interconnection is 1 μm or more, and an upper surface of the protective insulating layer is planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,SAMSUNG ELECTRONICS CO. LTD (2020-02-11),https://lens.org/090-247-818-000-904,Granted Patent,yes,33,1,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/00;;H01L21/56,,0,0,,,,ACTIVE
4,DE,A1,DE 102020106355 A1,004-637-563-778-160,2021-02-11,2021,DE 102020106355 A,2020-03-09,KR 20190097284 A,2019-08-09,"Halbleitervorrichtung, eine dicke Metallschicht und eine Erhebung enthaltend","Eine Halbleitervorrichtung enthält eine auf einem Substrat angeordnete Zwischenschicht-Isolierschicht; eine in der Zwischenschicht-Isolierschicht angeordnete Mehrzahl an mittleren Verbindungen; ein auf der Zwischenschicht-Isolierschicht angeordnetes Pad; eine auf der Zwischenschicht-Isolierschicht angeordnete obere Verbindung; eine Schutzisolierschicht, die einen Rand des Pads, die obere Verbindung und eine horizontale Lücke zwischen dem Pad und der oberen Verbindung bedeckt, wobei die Schutzisolierschicht eine Öffnung auf dem Pad aufweist; und eine auf dem Pad angeordnete Erhebung, wobei sich die Erhebung auf der Schutzisolierschicht erstreckt und die obere Verbindung von einer Draufsicht aus überlappt. Mindestens eine der Mehrzahl an mittleren Verbindungen aus mittleren Verbindungen, die dem Pad vertikal am nächsten sind, weist eine erste vertikale Dicke auf, das Pad weist eine zweite vertikale Dicke auf, die das Zweifache bis 100-fache der ersten vertikalen Dicke ist, eine Länge der Lücke zwischen dem Pad und der oberen Verbindung ist 1 µm oder mehr, und eine obere Oberfläche der Schutzisolierschicht ist planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,,https://lens.org/004-637-563-778-160,Patent Application,no,0,0,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/488;;H01L23/522,,0,0,,,,PENDING
5,US,A1,US 2024/0047390 A1,077-716-852-195-977,2024-02-08,2024,US 202318377530 A,2023-10-06,US 202318377530 A;;KR 20190097284 A;;US 202318093880 A;;US 202117328365 A;;US 202016795658 A,2019-08-09,SEMICONDUCTOR DEVICES INCLUDING A THICK METAL LAYER AND A BUMP,"A semiconductor device includes an interlayer insulating layer disposed on a substrate; a plurality of middle interconnections disposed in the interlayer insulating layer; a pad disposed on the interlayer insulating layer; an upper interconnection disposed on the interlayer insulating layer; a protective insulating layer covering an edge of the pad, the upper interconnection, and a horizontal gap between the pad and the upper interconnection, the protective insulating layer having an opening on the pad; and a bump disposed on the pad, the bump extending on the protective insulating layer and overlapping the upper interconnection from a top-down view. At least one of the plurality of middle interconnections from among middle interconnections vertically closest to the pad has a first vertical thickness, the pad has a second vertical thickness that is twice to 100 times the first vertical thickness, a length of the gap between the pad and the upper interconnection is 1 μm or more, and an upper surface of the protective insulating layer is planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,,https://lens.org/077-716-852-195-977,Patent Application,yes,0,0,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/00;;H01L21/56,,0,0,,,,PENDING
6,US,A1,US 2021/0280541 A1,119-214-205-179-120,2021-09-09,2021,US 202117328365 A,2021-05-24,US 202117328365 A;;KR 20190097284 A;;US 202016795658 A,2019-08-09,SEMICONDUCTOR DEVICES INCLUDING A THICK METAL LAYER AND A BUMP,"A semiconductor device includes an interlayer insulating layer disposed on a substrate; a plurality of middle interconnections disposed in the interlayer insulating layer; a pad disposed on the interlayer insulating layer; an upper interconnection disposed on the interlayer insulating layer; a protective insulating layer covering an edge of the pad, the upper interconnection, and a horizontal gap between the pad and the upper interconnection, the protective insulating layer having an opening on the pad; and a bump disposed on the pad, the bump extending on the protective insulating layer and overlapping the upper interconnection from a top-down view. At least one of the plurality of middle interconnections from among middle interconnections vertically closest to the pad has a first vertical thickness, the pad has a second vertical thickness that is twice to 100 times the first vertical thickness, a length of the gap between the pad and the upper interconnection is 1 μm or more, and an upper surface of the protective insulating layer is planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,,https://lens.org/119-214-205-179-120,Patent Application,yes,19,0,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/00;;H01L21/56,,0,0,,,,ACTIVE
7,US,B2,US 11817408 B2,184-095-929-022-987,2023-11-14,2023,US 202318093880 A,2023-01-06,US 202318093880 A;;KR 20190097284 A;;US 202117328365 A;;US 202016795658 A,2019-08-09,Semiconductor devices including a thick metal layer and a bump,"A semiconductor device includes an interlayer insulating layer disposed on a substrate; a plurality of middle interconnections disposed in the interlayer insulating layer; a pad disposed on the interlayer insulating layer; an upper interconnection disposed on the interlayer insulating layer; a protective insulating layer covering an edge of the pad, the upper interconnection, and a horizontal gap between the pad and the upper interconnection, the protective insulating layer having an opening on the pad; and a bump disposed on the pad, the bump extending on the protective insulating layer and overlapping the upper interconnection from a top-down view. At least one of the plurality of middle interconnections from among middle interconnections vertically closest to the pad has a first vertical thickness, the pad has a second vertical thickness that is twice to 100 times the first vertical thickness, a length of the gap between the pad and the upper interconnection is 1 μm or more, and an upper surface of the protective insulating layer is planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,,https://lens.org/184-095-929-022-987,Granted Patent,yes,44,0,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/00;;H01L21/56,,1,0,,,"Office Action issued by the German Patent and Trademark Office dated Jul. 26, 2023 for corresponding patent application DE 102020106355.5 (translation provided).",ACTIVE
8,US,A1,US 2022/0384752 A1,020-946-461-565-198,2022-12-01,2022,US 202217738569 A,2022-05-06,KR 20210060809 A,2021-05-11,"METHOD OF PREPARING QUANTUM DOTS, QUANTUM DOT PREPARED BY THE METHOD OF PREPARING QUANTUM DOT, OPTICAL MEMBER INCLUDING THE QUANTUM DOT, AND ELECTRONIC APPARATUS INCLUDING THE QUANTUM DOT","Provided are a method of preparing quantum dots, a quantum dot prepared by the method, an optical member including the quantum dot, and an electronic apparatus including the quantum dot. The method includes: preparing a mixture of a semiconductor compound including indium (In), a first precursor including a first metal element, a second precursor including a second metal element, a third precursor including a third element, and a fourth precursor including a fourth element; and heating the mixture, wherein the first precursor and the second precursor are different from each other, and the third precursor and the fourth precursor are different from each other.",SAMSUNG DISPLAY CO LTD;;RESEARCH & BUSINESS FOUND SUNGKYUNKWAN UNIV,LEE SOOHO;;KIM SUNGWOON;;LIM JAEHOON;;CHOI YEONGHO,SAMSUNG DISPLAY CO. LTD (2021-10-24);;RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITY (2021-10-24),https://lens.org/020-946-461-565-198,Patent Application,yes,0,0,3,3,0,C09K11/883;;C09K11/02;;H10K50/115;;B82Y20/00;;B82Y40/00;;C09K11/62;;C09K11/70;;C09K11/02;;C09K11/025;;C09K11/883;;C09K11/565;;B82Y20/00;;B82Y40/00;;G02B5/206;;G02B2207/101;;G02B1/002;;B82Y20/00;;B82Y40/00;;G02B5/207;;H10K50/115;;H10K85/321;;H10K85/381;;H10K59/38,H01L51/50;;G02B1/00;;G02B5/20;;H01L51/00,,0,0,,,,PENDING
9,US,A1,US 2023/0154876 A1,072-202-752-052-370,2023-05-18,2023,US 202318093880 A,2023-01-06,US 202318093880 A;;KR 20190097284 A;;US 202117328365 A;;US 202016795658 A,2019-08-09,SEMICONDUCTOR DEVICES INCLUDING A THICK METAL LAYER AND A BUMP,"A semiconductor device includes an interlayer insulating layer disposed on a substrate; a plurality of middle interconnections disposed in the interlayer insulating layer; a pad disposed on the interlayer insulating layer; an upper interconnection disposed on the interlayer insulating layer; a protective insulating layer covering an edge of the pad, the upper interconnection, and a horizontal gap between the pad and the upper interconnection, the protective insulating layer having an opening on the pad; and a bump disposed on the pad, the bump extending on the protective insulating layer and overlapping the upper interconnection from a top-down view. At least one of the plurality of middle interconnections from among middle interconnections vertically closest to the pad has a first vertical thickness, the pad has a second vertical thickness that is twice to 100 times the first vertical thickness, a length of the gap between the pad and the upper interconnection is 1 μm or more, and an upper surface of the protective insulating layer is planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,,https://lens.org/072-202-752-052-370,Patent Application,yes,23,0,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/00;;H01L21/56,,0,0,,,,ACTIVE
10,US,A1,US 2021/0043591 A1,105-149-144-995-75X,2021-02-11,2021,US 202016795658 A,2020-02-20,KR 20190097284 A,2019-08-09,SEMICONDUCTOR DEVICES INCLUDING A THICK METAL LAYER AND A BUMP,"A semiconductor device includes an interlayer insulating layer disposed on a substrate; a plurality of middle interconnections disposed in the interlayer insulating layer; a pad disposed on the interlayer insulating layer; an upper interconnection disposed on the interlayer insulating layer; a protective insulating layer covering an edge of the pad, the upper interconnection, and a horizontal gap between the pad and the upper interconnection, the protective insulating layer having an opening on the pad; and a bump disposed on the pad, the bump extending on the protective insulating layer and overlapping the upper interconnection from a top-down view. At least one of the plurality of middle interconnections from among middle interconnections vertically closest to the pad has a first vertical thickness, the pad has a second vertical thickness that is twice to 100 times the first vertical thickness, a length of the gap between the pad and the upper interconnection is 1 μm or more, and an upper surface of the protective insulating layer is planar.",SAMSUNG ELECTRONICS CO LTD,CHOI MINJUNG;;SHIN SOOHO;;LEE YEONJIN;;HAN JUNGHOON,SAMSUNG ELECTRONICS CO. LTD (2020-02-11),https://lens.org/105-149-144-995-75X,Patent Application,yes,0,3,10,10,0,H01L23/3128;;H01L23/49816;;H01L23/49838;;H01L23/481;;H01L24/10;;H01L24/11;;H01L2224/16145;;H01L2224/16225;;H01L2924/181;;H01L2924/15311;;H01L2924/15192;;H01L24/13;;H01L2224/13082;;H01L24/05;;H01L2224/0401;;H01L2224/13025;;H01L24/17;;H01L2224/17181;;H01L24/03;;H01L25/0652;;H01L2225/06517;;H01L2225/06513;;H01L2225/06541;;H01L25/50;;H01L2224/13176;;H01L2224/05669;;H01L2224/13144;;H01L2224/05655;;H01L2224/05639;;H01L2224/13166;;H01L2224/13184;;H01L2224/13169;;H01L2224/05147;;H01L2224/05624;;H01L2224/05657;;H01L2224/05647;;H01L2224/05124;;H01L2224/13124;;H01L2224/05681;;H01L2224/13186;;H01L2224/13111;;H01L2224/05166;;H01L2224/13181;;H01L2224/05686;;H01L2224/13139;;H01L2224/05676;;H01L2224/13155;;H01L2224/05684;;H01L2224/05666;;H01L2224/13147;;H01L23/525;;H01L23/49816;;H01L23/49;;H01L23/485;;H01L24/04;;H01L24/12;;H01L24/28;;H01L21/02164;;H01L21/0217;;H01L21/76885;;H01L21/76897;;H01L24/05;;H01L21/561;;H01L24/13;;H01L24/96;;H01L24/73;;H01L2224/81801;;H01L2924/1304;;H01L2924/18162;;H01L2224/0401;;H01L2224/13099;;H01L2224/12105,H01L23/00;;H01L21/56,,0,0,,,,ACTIVE
11,KR,A,KR 20230046737 A,012-798-615-041-820,2023-04-06,2023,KR 20210130091 A,2021-09-30,KR 20210130091 A,2021-09-30,APPARATUS FOR RACEWAY LIGHTING WITH DEDICATED WIRING PIPE FOR ELECTRONIC DEVICE AND THE CONSTRUCTION METHOD THEREOF,"본 발명은 전장용 배선 전용관이 구비된 레이스웨이 조명장치 및 그 구성 방법에 관한 것으로, 조명등에 전원을 공급하기 위한 강전배선과 카메라, 센서, 스피커 등을 구동에 필요한 전원선, 통신선, 제어선 또는 이들의 조합을 포함한 약전배선을 분리하여 설비하여야 하는 레이스웨이 조명장치에서, 상기 조명등에 공급되는 강전으로 인해 발생하는 전자파(EMI) 등의 노이즈 차단과 화재 발생 위험을 방지하며, 약전배선의 설치작업을 편리하게 수행할 수 있도록 하는 전장용 배선 전용관이 구비된 레이스웨이 조명장치 및 그 구성 방법에 관한 것이다.",SUNIL ELECOMM CO LTD,CHOI JIN HO;;CHOI SUNG WOO;;YANG BYONG MOON;;RYU SOOHO,,https://lens.org/012-798-615-041-820,Patent Application,no,4,0,2,2,0,F21V27/00;;F21V21/02;;H02G3/0437;;H02G3/281;;H02G3/286,F21V27/00;;F21V21/02;;H02G3/04;;H02G3/38,,0,0,,,,ACTIVE
12,KR,A,KR 20200062944 A,189-926-678-190-025,2020-06-04,2020,KR 20180148959 A,2018-11-27,KR 20180148959 A,2018-11-27,Glucose Sensor,The present invention includes: a substrate; an electrode unit formed on the substrate; an electrode protection and electron transport unit formed to cover the electrode unit on the electrode unit; and a glucose reaction unit formed on the electrode protection and electron transport unit. The glucose reaction unit provides a glucose sensor including an enzyme and an immobilizing agent. The present invention can shorten the current saturation time.,DONGWOO FINE CHEM CO LTD,KWON HYERIM;;LEE YOUNGKEUN;;CHO SOOHO;;CHON SEUNGHWAN;;CHOI BYUNG JIN,,https://lens.org/189-926-678-190-025,Patent Application,no,1,3,1,1,0,C12Q1/006;;C12Q1/26;;C12Y101/01047;;G01N27/327;;G01N27/333;;G01N33/66,G01N27/327;;C12Q1/00;;C12Q1/26;;G01N27/333;;G01N33/66,,0,0,,,,PENDING
13,TW,B,TW I819288 B,039-202-347-435-099,2023-10-21,2023,TW 110110166 A,2021-03-22,KR 20200092310 A,2020-07-24,Semiconductor memory devices,,SAMSUNG ELECTRONICS CO LTD,CHOI MINSU;;LEE MYEONG-DONG;;JANG HYEON-WOO;;KIM KEUNNAM;;SHIN SOOHO;;HWANG YOOSANG,,https://lens.org/039-202-347-435-099,Granted Patent,no,2,0,9,9,0,G11C5/02;;H10B12/30;;H10B12/05;;H10B12/315;;H10B12/0335;;H10B12/482;;H10B12/053;;H10B12/34;;H10B12/34;;H10B12/03;;H10B12/48;;H10B12/0335;;H10B12/053;;H10B12/34;;H10B12/315,,,0,0,,,,ACTIVE
14,DE,A1,DE 102021105358 A1,186-692-145-664-509,2022-01-27,2022,DE 102021105358 A,2021-03-05,KR 20200092310 A,2020-07-24,Halbleiterspeichervorrichtungen und Verfahren für deren Herstellung,"Offenbart werden eine Halbleiterspeichervorrichtungen und ein Verfahren für deren Herstellung. Die Vorrichtung umfasst ein Substrat, das eine aktive Struktur mit dotierten Regionen umfasst, eine Gate-Elektrode, welche die aktive Struktur zwischen den dotierten Regionen kreuzt, eine Bit-Leitung, welche die aktive Struktur kreuzt und elektrisch mit einer der dotierten Regionen verbunden ist, einen Abstandhalter auf einer Seitenfläche der Bit-Leitung, einen ersten Kontakt, der mit einer anderen der dotierten Regionen gekoppelt ist und von der Bit-Leitung beabstandet ist, wobei ein Abstandhalter dazwischen eingefügt ist, ein Landing-Pad auf dem ersten Kontakt und ein Datenspeicherelement auf dem Landing-Pad. Die andere der dotierten Regionen weist eine obere Fläche auf, eine obere Seitenfläche und eine gewölbte obere Fläche, die sich von der oberen Fläche zu der oberen Seitenfläche erstreckt. Der erste Kontakt ist mit der gewölbten oberen Fläche und der oberen Seitenfläche in Kontakt.",SAMSUNG ELECTRONICS CO LTD,CHOI MINSU;;LEE MYEONG-DONG;;JANG HYEON-WOO;;KIM KEUNNAM;;SHIN SOOHO;;HWANG YOOSANG,,https://lens.org/186-692-145-664-509,Patent Application,no,1,0,9,9,0,G11C5/02;;H10B12/30;;H10B12/05;;H10B12/315;;H10B12/0335;;H10B12/482;;H10B12/053;;H10B12/34;;H10B12/34;;H10B12/03;;H10B12/48;;H10B12/0335;;H10B12/053;;H10B12/34;;H10B12/315,H01L27/108;;H01L21/8242;;H01L23/522,,0,0,,,,ACTIVE
15,US,A1,US 2023/0337415 A1,118-193-101-068-761,2023-10-19,2023,US 202318337134 A,2023-06-19,US 202318337134 A;;KR 20200092310 A;;US 202117192084 A,2020-07-24,SEMICONDUCTOR MEMORY DEVICES AND METHODS OF FABRICATING THE SAME,"Disclosed are a semiconductor memory device and a method of fabricating the same. The device includes a substrate including an active pattern with doped regions, a gate electrode crossing the active pattern between the doped regions, a bit line crossing the active pattern and being electrically connected to one of the doped regions, a spacer on a side surface of the bit line, a first contact coupled to another of the doped regions and spaced apart from the bit line with the spacer interposed therebetween, a landing pad on the first contact, and a data storing element on the landing pad. The another of the doped regions has a top surface, an upper side surface, and a curved top surface that extends from the top surface to the upper side surface. The first contact is in contact with the curved top surface and the upper side surface.",SAMSUNG ELECTRONICS CO LTD,CHOI MINSU;;LEE MYEONG-DONG;;JANG HYEON-WOO;;KIM KEUNNAM;;SHIN SOOHO;;HWANG YOOSANG,,https://lens.org/118-193-101-068-761,Patent Application,yes,0,0,9,9,0,G11C5/02;;H10B12/30;;H10B12/05;;H10B12/315;;H10B12/0335;;H10B12/482;;H10B12/053;;H10B12/34;;H10B12/34;;H10B12/03;;H10B12/48;;H10B12/0335;;H10B12/053;;H10B12/34;;H10B12/315,H10B12/00,,0,0,,,,PENDING
16,DE,B4,DE 102021105358 B4,092-879-556-406-020,2022-08-11,2022,DE 102021105358 A,2021-03-05,KR 20200092310 A,2020-07-24,Halbleiterspeichervorrichtungen,"Halbleiterspeichervorrichtung aufweisend:ein Substrat (100), das eine erste aktive Struktur (ACT), eine zweite aktive Struktur (ACT) und eine dritte aktive Struktur (ACT) aufweist, die in einer ersten Richtung (D2) aufeinanderfolgend angeordnet sind;eine Bit-Leitung (BL), welche die zweite aktive Struktur (ACT) kreuzt und sich in einer zweiten Richtung (D1) erstreckt, wobei die Bit-Leitung (BL) mit der zweiten aktiven Struktur (ACT) elektrisch verbunden ist;einen ersten Kontakt (CNT1), der mit der ersten aktiven Struktur (ACT) gekoppelt ist;einen zweiten Kontakt (CNT2), der mit der dritten aktiven Struktur (ACT) gekoppelt ist;Landing-Pads (LP) auf jeweils dem ersten (CNT1) und zweiten Kontakt (CNT2); undDatenspeicherelemente (DS) auf jeweils den Landing-Pads (LP),wobei der erste Kontakt (CNT1) mit einer gewölbten oberen Fläche (RTS) der ersten aktiven Struktur (ACT) in Kontakt ist,wobei der zweite Kontakt (CNT2) mit einer gewölbten oberen Fläche (RTS) der dritten aktiven Struktur (ACT) in Kontakt ist,wobei eine unterste Ebene der gewölbten oberen Fläche (RTS) der ersten aktiven Struktur (ACT) auf einer ersten Ebene (LV1) ist,wobei eine unterste Ebene der gewölbten oberen Fläche (RTS) der dritten aktiven Struktur (ACT) auf einer zweiten Ebene (LV2) ist,wobei eine unterste Ebene des ersten Kontakts auf einer dritten Ebene (LV3) ist,wobei eine unterste Ebene des zweiten Kontakts auf einer vierten Ebene (LV4) ist, und wobei eine Differenz zwischen der ersten Ebene (LV1) und der zweiten Ebene (LV2) größer ist als eine Differenz zwischen der dritten Ebene (LV3) und der vierten Ebene (LV4).",SAMSUNG ELECTRONICS CO LTD,CHOI MINSU;;LEE MYEONG-DONG;;JANG HYEON-WOO;;KIM KEUNNAM;;SHIN SOOHO;;HWANG YOOSANG,,https://lens.org/092-879-556-406-020,Granted Patent,no,4,0,9,9,0,G11C5/02;;H10B12/30;;H10B12/05;;H10B12/315;;H10B12/0335;;H10B12/482;;H10B12/053;;H10B12/34;;H10B12/34;;H10B12/03;;H10B12/48;;H10B12/0335;;H10B12/053;;H10B12/34;;H10B12/315,H01L27/108;;H01L21/8242;;H01L23/522,,0,0,,,,ACTIVE
17,US,A1,US 2022/0028860 A1,186-528-299-889-896,2022-01-27,2022,US 202117192084 A,2021-03-04,KR 20200092310 A,2020-07-24,SEMICONDUCTOR MEMORY DEVICES AND METHODS OF FABRICATING THE SAME,"Disclosed are a semiconductor memory device and a method of fabricating the same. The device includes a substrate including an active pattern with doped regions, a gate electrode crossing the active pattern between the doped regions, a bit line crossing the active pattern and being electrically connected to one of the doped regions, a spacer on a side surface of the bit line, a first contact coupled to another of the doped regions and spaced apart from the bit line with the spacer interposed therebetween, a landing pad on the first contact, and a data storing element on the landing pad. The another of the doped regions has a top surface, an upper side surface, and a curved top surface that extends from the top surface to the upper side surface. The first contact is in contact with the curved top surface and the upper side surface.",SAMSUNG ELECTRONICS CO LTD,CHOI MINSU;;LEE MYEONG-DONG;;JANG HYEON-WOO;;KIM KEUNNAM;;SHIN SOOHO;;HWANG YOOSANG,SAMSUNG ELECTRONICS CO. LTD (2021-02-16),https://lens.org/186-528-299-889-896,Patent Application,yes,7,0,9,9,0,G11C5/02;;H10B12/30;;H10B12/05;;H10B12/315;;H10B12/0335;;H10B12/482;;H10B12/053;;H10B12/34;;H10B12/34;;H10B12/03;;H10B12/48;;H10B12/0335;;H10B12/053;;H10B12/34;;H10B12/315,H01L27/108,,0,0,,,,ACTIVE
18,KR,A,KR 20220014387 A,147-908-274-992-483,2022-02-07,2022,KR 20200092310 A,2020-07-24,KR 20200092310 A,2020-07-24,Semiconductor memory device and method for manufacturing the same,"The present invention relates to a semiconductor memory device and a manufacturing method thereof. More specifically, the semiconductor memory device includes: a substrate having a first active pattern, wherein the first active pattern includes first and second source/drain areas; a gate electrode extended in a first direction while crossing the first active pattern, wherein the gate electrode crosses between the first and second source/drain areas; a bit line extended in a second direction while crossing the first active pattern, wherein the bit line is electrically connected with the first source/drain area; a spacer on one side wall of the bit line; a first contact connected to the second source/drain area, wherein the first contact is spaced apart from the bit line with the spacer therebetween; a landing pad on the first contact; and an information storage element on the landing pad. The second source/drain area has an upper side, an upper side wall, and a recessed upper side extended from the upper side to the upper side wall, and the first contact comes in contact with the recessed upper side and the upper side wall. Therefore, the present invention is capable of solving an issue such as a gate induced drain leakage (GIDL).",SAMSUNG ELECTRONICS CO LTD,CHOI MINSU;;LEE MYEONG DONG;;JANG HYEON WOO;;KIM KEUNNAM;;SHIN SOOHO;;HWANG YOOSANG,,https://lens.org/147-908-274-992-483,Patent Application,no,0,0,9,9,0,G11C5/02;;H10B12/30;;H10B12/05;;H10B12/315;;H10B12/0335;;H10B12/482;;H10B12/053;;H10B12/34;;H10B12/34;;H10B12/03;;H10B12/48;;H10B12/0335;;H10B12/053;;H10B12/34;;H10B12/315,H01L27/108,,0,0,,,,PENDING
19,US,B2,US 11723191 B2,171-002-628-199-714,2023-08-08,2023,US 202117192084 A,2021-03-04,KR 20200092310 A,2020-07-24,Semiconductor memory devices having protruding contact portions,"Disclosed are a semiconductor memory device and a method of fabricating the same. The device includes a substrate including an active pattern with doped regions, a gate electrode crossing the active pattern between the doped regions, a bit line crossing the active pattern and being electrically connected to one of the doped regions, a spacer on a side surface of the bit line, a first contact coupled to another of the doped regions and spaced apart from the bit line with the spacer interposed therebetween, a landing pad on the first contact, and a data storing element on the landing pad. The another of the doped regions has a top surface, an upper side surface, and a curved top surface that extends from the top surface to the upper side surface. The first contact is in contact with the curved top surface and the upper side surface.",SAMSUNG ELECTRONICS CO LTD,CHOI MINSU;;LEE MYEONG-DONG;;JANG HYEON-WOO;;KIM KEUNNAM;;SHIN SOOHO;;HWANG YOOSANG,SAMSUNG ELECTRONICS CO. LTD (2021-02-16),https://lens.org/171-002-628-199-714,Granted Patent,yes,22,1,9,9,0,G11C5/02;;H10B12/30;;H10B12/05;;H10B12/315;;H10B12/0335;;H10B12/482;;H10B12/053;;H10B12/34;;H10B12/34;;H10B12/03;;H10B12/48;;H10B12/0335;;H10B12/053;;H10B12/34;;H10B12/315,H10B12/00,,0,0,,,,ACTIVE
20,US,B2,US 10297906 B2,185-556-170-113-511,2019-05-21,2019,US 201815865380 A,2018-01-09,KR 20170056485 A,2017-05-02,Mobile terminal,"A mobile terminal including a terminal body having a display unit disposed on one surface thereof; a frame supporting the display unit; a metal member spaced apart from the frame and exposed to an outside of the mobile terminal; a plurality of connecting members connecting the metal member to the frame and grounding the metal member; and an antenna unit disposed adjacent to the frame and including a radiator radiating wireless signals in a first frequency band. Further, the metal member is divided into specific areas by the connecting members, and one area located adjacent to the radiator, generates a parasitic resonance at a second frequency band different from the first frequency band, and a frequency band of the antenna unit is shifted to a third frequency band including the first frequency band by the metal member and the radiator when a dielectric is placed adjacent to the metal member.",LG ELECTRONICS INC,LEE YOUNGJOON;;KWON TAEMIN;;KIM SANGMO;;BANG SOOHO;;LEE GEUNSU;;CHOI KYUJIN;;PYO BAEKBONG;;HONG CHANGHO,LG ELECTRONICS INC (2018-01-02),https://lens.org/185-556-170-113-511,Granted Patent,yes,12,5,5,5,0,H01Q1/243;;H01Q1/243;;H04M1/0249;;H01Q1/2291;;H01Q1/2291;;H01Q1/24;;H01Q1/243;;H01Q1/245;;H01Q1/245;;H01Q1/38;;H01Q1/48;;H01Q1/48;;H01Q5/371;;H01Q5/371;;H01Q9/145;;H01Q9/145;;H01Q9/42;;H01Q9/42;;H01Q21/28;;H01Q21/28;;H04M1/02;;H04M1/026;;H04M1/026;;H04M1/0266;;H04M1/0277,H04B1/10;;H01Q1/22;;H01Q1/24;;H01Q1/38;;H01Q1/48;;H01Q5/371;;H01Q9/14;;H01Q9/42;;H01Q21/28;;H04B1/38;;H04M1/02;;H04Q1/24,,0,0,,,,INACTIVE
21,KR,A,KR 20230124394 A,023-342-301-997-567,2023-08-25,2023,KR 20220021680 A,2022-02-18,KR 20220021680 A,2022-02-18,SAR SAR ANALOG DIGITAL CONVERTER WITH MULTIPLE UNTERPOLATORS AND OPERATION METHOD THEREOF,"본 발명은 SAR 아날로그 디지털 변환기에 관한 것으로, 좀 더 자세하게는 다중 인터폴레이터가 적용된 SAR 아날로그 디지털 변환기에 관한 것이다. 본 발명의 일 실시예에 따른 SAR 아날로그 디지털 변환기는 입력 전압과 제1 및 제2 기준 전압을 제공하고, 상기 입력 전압, 상기 제1 및 제2 기준 전압 중 적어도 하나를 제어하는 복수 개의 제어 로직, 상기 제1 기준 전압 및 상기 제2 기준 전압과 상기 입력 전압을 비교하여 상기 입력 전압이 해당하는 제1 범위를 판단하는 복수 개의 비교기, 및 상기 제1 범위에 기초하여 제1 하프 기준 전압과 제2 하프 기준 전압 중 하나와 상기 입력 전압을 비교하여, 상기 입력 전압이 해당하는 제2 범위를 판단하는 복수 개의 인터폴레이터를 포함할 수 있다.",UNIV KOREA RES & BUS FOUND,KIM CHULWOO;;PARK SOOHO;;SONG JAE KEUN;;LIM CHAE GANG;;CHOI YOHAN;;JANG SEOK WON,,https://lens.org/023-342-301-997-567,Patent Application,no,0,0,1,1,0,H03M1/202;;H03M1/38,H03M1/20;;H03M1/38,,0,0,,,,DISCONTINUED
22,US,B2,US 10658733 B2,133-064-609-060-747,2020-05-19,2020,US 201916383278 A,2019-04-12,US 201916383278 A;;KR 20170056485 A;;US 201815865380 A,2017-05-02,Mobile terminal,"A mobile terminal can include a terminal body having a display unit disposed on one surface thereof; a frame supporting the display unit; a metal member spaced apart from the frame and exposed to an outside of the mobile terminal; a plurality of connecting members connecting the metal member to the frame and grounding the metal member; and an antenna unit disposed adjacent to the frame and including a radiator configured to radiate wireless signals in a first frequency band, in which the metal member is divided into specific areas by the plurality of connecting members, and one area located adjacent to the radiator, is configured to generate a parasitic resonance at a second frequency band different from the first frequency band, and the plurality of connecting members connected to the metal member are spaced apart from one another at different intervals.",LG ELECTRONICS INC,LEE YOUNGJOON;;KWON TAEMIN;;KIM SANGMO;;BANG SOOHO;;LEE GEUNSU;;CHOI KYUJIN;;PYO BAEKBONG;;HONG CHANGHO,,https://lens.org/133-064-609-060-747,Granted Patent,yes,22,1,5,5,0,H01Q1/243;;H01Q1/243;;H04M1/0249;;H01Q1/2291;;H01Q1/2291;;H01Q1/24;;H01Q1/243;;H01Q1/245;;H01Q1/245;;H01Q1/38;;H01Q1/48;;H01Q1/48;;H01Q5/371;;H01Q5/371;;H01Q9/145;;H01Q9/145;;H01Q9/42;;H01Q9/42;;H01Q21/28;;H01Q21/28;;H04M1/02;;H04M1/026;;H04M1/026;;H04M1/0266;;H04M1/0277,H04B1/10;;H01Q1/22;;H01Q1/24;;H01Q1/38;;H01Q1/48;;H01Q5/371;;H01Q9/14;;H01Q9/42;;H01Q21/28;;H04B1/38;;H04M1/02;;H04Q1/24,,0,0,,,,ACTIVE
23,US,A1,US 2018/0323496 A1,067-133-201-231-252,2018-11-08,2018,US 201815865380 A,2018-01-09,KR 20170056485 A,2017-05-02,MOBILE TERMINAL,"A mobile terminal including a terminal body having a display unit disposed on one surface thereof; a frame supporting the display unit; a metal member spaced apart from the frame and exposed to an outside of the mobile terminal; a plurality of connecting members connecting the metal member to the frame and grounding the metal member; and an antenna unit disposed adjacent to the frame and including a radiator radiating wireless signals in a first frequency band. Further, the metal member is divided into specific areas by the connecting members, and one area located adjacent to the radiator, generates a parasitic resonance at a second frequency band different from the first frequency band, and a frequency band of the antenna unit is shifted to a third frequency band including the first frequency band by the metal member and the radiator when a dielectric is placed adjacent to the metal member.",LG ELECTRONICS INC,LEE YOUNGJOON;;KWON TAEMIN;;KIM SANGMO;;BANG SOOHO;;LEE GEUNSU;;CHOI KYUJIN;;PYO BAEKBONG;;HONG CHANGHO,LG ELECTRONICS INC (2018-01-02),https://lens.org/067-133-201-231-252,Patent Application,yes,0,11,5,5,0,H01Q1/243;;H01Q1/243;;H04M1/0249;;H01Q1/2291;;H01Q1/2291;;H01Q1/24;;H01Q1/243;;H01Q1/245;;H01Q1/245;;H01Q1/38;;H01Q1/48;;H01Q1/48;;H01Q5/371;;H01Q5/371;;H01Q9/145;;H01Q9/145;;H01Q9/42;;H01Q9/42;;H01Q21/28;;H01Q21/28;;H04M1/02;;H04M1/026;;H04M1/026;;H04M1/0266;;H04M1/0277,H01Q1/24;;H01Q1/38;;H04M1/02,,0,0,,,,INACTIVE
24,US,A1,US 2019/0237855 A1,129-894-691-207-59X,2019-08-01,2019,US 201916383278 A,2019-04-12,US 201916383278 A;;KR 20170056485 A;;US 201815865380 A,2017-05-02,MOBILE TERMINAL,"A mobile terminal can include a terminal body having a display unit disposed on one surface thereof; a frame supporting the display unit; a metal member spaced apart from the frame and exposed to an outside of the mobile terminal; a plurality of connecting members connecting the metal member to the frame and grounding the metal member; and an antenna unit disposed adjacent to the frame and including a radiator configured to radiate wireless signals in a first frequency band, in which the metal member is divided into specific areas by the plurality of connecting members, and one area located adjacent to the radiator, is configured to generate a parasitic resonance at a second frequency band different from the first frequency band, and the plurality of connecting members connected to the metal member are spaced apart from one another at different intervals.",LG ELECTRONICS INC,LEE YOUNGJOON;;KWON TAEMIN;;KIM SANGMO;;BANG SOOHO;;LEE GEUNSU;;CHOI KYUJIN;;PYO BAEKBONG;;HONG CHANGHO,,https://lens.org/129-894-691-207-59X,Patent Application,yes,0,2,5,5,0,H01Q1/243;;H01Q1/243;;H04M1/0249;;H01Q1/2291;;H01Q1/2291;;H01Q1/24;;H01Q1/243;;H01Q1/245;;H01Q1/245;;H01Q1/38;;H01Q1/48;;H01Q1/48;;H01Q5/371;;H01Q5/371;;H01Q9/145;;H01Q9/145;;H01Q9/42;;H01Q9/42;;H01Q21/28;;H01Q21/28;;H04M1/02;;H04M1/026;;H04M1/026;;H04M1/0266;;H04M1/0277,H01Q1/24;;H01Q1/22;;H01Q1/38;;H01Q1/48;;H01Q5/371;;H01Q9/14;;H01Q9/42;;H01Q21/28;;H04M1/02,,0,0,,,,ACTIVE
25,WO,A1,WO 2011/142509 A1,037-645-969-227-323,2011-11-17,2011,KR 2010006903 W,2010-10-08,KR 20100044044 A,2010-05-11,NEURAL DEVICE INCLUDING A THROUGH-VIA-HOLE CONNECTION AND USING AT LEAST ONE NANOWIRE,"Disclosed is a neural device including at least one nanowire. The neural device according to the present invention includes: a nanowire that is generated at a base formed at a first surface of a substrate; and an electrode pad that is formed at a second surface of the substrate other than the first surface, and that outputs an electrical signal obtained from a nerve fiber through the nanowire or applies a signal for electro-stimulation to the nanowire. Accordingly, the nanowire can be prevented from being buried by encapsulation, thus maximizing contact between a nerve and the nanowire.",UNIV YONSEI IACF;;I3SYSTEM INC;;KIM DONGHYUN;;HONG JONGILL;;HAN GUNHEE;;KIM TAEWOOK;;CHOI HEONJIN;;PARK SEUNGHAN;;PYO SEONGYEOL;;BAE SOOHO;;CHUNG HAN,KIM DONGHYUN;;HONG JONGILL;;HAN GUNHEE;;KIM TAEWOOK;;CHOI HEONJIN;;PARK SEUNGHAN;;PYO SEONGYEOL;;BAE SOOHO;;CHUNG HAN,,https://lens.org/037-645-969-227-323,Patent Application,yes,3,0,5,5,0,A61B2562/0285;;A61N1/0551;;A61N1/3605;;A61N1/37205;;B82Y5/00;;A61B5/24;;A61N1/3605;;A61N1/0551;;A61N1/37205;;B82Y5/00;;A61B2562/0285;;A61N1/0551;;A61N1/3605;;A61B5/24,A61N1/36;;A61N1/05,,0,0,,,,PENDING
26,US,A1,US 2012/0130459 A1,042-525-759-572-887,2012-05-24,2012,US 201013055670 A,2010-10-08,KR 20100044044 A;;KR 2010006903 W,2010-05-11,Neural Device Having Via-Hole Connection and Using at Least One Nano-Wire,"Provided is a neural device including at least one nano-wire. The neural device includes a nano-wire formed on a base formed on a first surface of a substrate, and an electrode pad formed on a second surface different from the first surface of the substrate and configured to output an electrical signal gained from a neural fiber through the nano-wire or apply a signal for an electric stimulus to the nano-wire. Therefore, it is possible to prevent the nano-wire from becoming embedded in an encapsulation and maximize a contact between the nano-wire and a nerve.",KIM DONGHYUN;;HONG JONGILL;;HAN GUNHEE;;KIM TAEWOOK;;CHOI HEONJIN;;PARK SEUNGHAN;;PYO SEONGYEOL;;BAE SOOHO;;CHUNG HAN;;I3SYSTEM INC;;UNIV YONSEI IACF,KIM DONGHYUN;;HONG JONGILL;;HAN GUNHEE;;KIM TAEWOOK;;CHOI HEONJIN;;PARK SEUNGHAN;;PYO SEONGYEOL;;BAE SOOHO;;CHUNG HAN,INDUSTRY-ACADEMIC COOPERATION FOUNDATION YONSEI UNIVERSITY (2011-01-19);;I3SYSTEM. INC (2011-01-19),https://lens.org/042-525-759-572-887,Patent Application,yes,1,5,5,5,0,A61B2562/0285;;A61N1/0551;;A61N1/3605;;A61N1/37205;;B82Y5/00;;A61B5/24;;A61N1/3605;;A61N1/0551;;A61N1/37205;;B82Y5/00;;A61B2562/0285;;A61N1/0551;;A61N1/3605;;A61B5/24,A61N1/05,607/115,0,0,,,,ACTIVE
27,US,B2,US 8504148 B2,070-869-781-652-351,2013-08-06,2013,US 201013055670 A,2010-10-08,KR 20100044044 A;;KR 2010006903 W,2010-05-11,Neural device having via-hole connection and using at least one nano-wire,"Provided is a neural device including at least one nano-wire. The neural device includes a nano-wire formed on a base formed on a first surface of a substrate, and an electrode pad formed on a second surface different from the first surface of the substrate and configured to output an electrical signal gained from a neural fiber through the nano-wire or apply a signal for an electric stimulus to the nano-wire. Therefore, it is possible to prevent the nano-wire from becoming embedded in an encapsulation and maximize a contact between the nano-wire and a nerve.",KIM DONGHYUN;;HONG JONGILL;;HAN GUNHEE;;KIM TAEWOOK;;CHOI HEONJIN;;PARK SEUNGHAN;;PYO SEONGYEOL;;BAE SOOHO;;CHUNG HAN;;UNIV YONSEI IACF;;I3SYSTEM INC,KIM DONGHYUN;;HONG JONGILL;;HAN GUNHEE;;KIM TAEWOOK;;CHOI HEONJIN;;PARK SEUNGHAN;;PYO SEONGYEOL;;BAE SOOHO;;CHUNG HAN,INDUSTRY-ACADEMIC COOPERATION FOUNDATION YONSEI UNIVERSITY (2011-01-19);;I3SYSTEM. INC (2011-01-19),https://lens.org/070-869-781-652-351,Granted Patent,yes,5,0,5,5,0,A61B2562/0285;;A61N1/0551;;A61N1/3605;;A61N1/37205;;B82Y5/00;;A61B5/24;;A61N1/3605;;A61N1/0551;;A61N1/37205;;B82Y5/00;;A61B2562/0285;;A61N1/0551;;A61N1/3605;;A61B5/24,A61N1/375,607/2,2,0,,,"ISA Korean Intellectual Property Office, International Search Report of PCT/KR2010/006903, Jun. 30, 2011, 7 pages.;;Ishida, M. et al., ""Silicon Smart Microchips for Intelligent Sensing,"" Symposium on VLSI Technology Digest of Technical Papers, pp. 6-9, 2008, 4 pages.",ACTIVE
28,US,A1,US 2013/0213465 A1,030-549-786-429-569,2013-08-22,2013,US 201313771607 A,2013-02-20,KR 20120017479 A,2012-02-21,"Oxide Thin Film Substrate, Method Of Manufacturing The Same, And Photovoltaic Cell And Organic Light-Emitting Device Including The Same","An oxide thin film substrate which has a high haze value, a method of manufacturing the same, and a photovoltaic cell and organic light-emitting device including the same. The oxide thin film substrate includes a base substrate having a first texture on the surface thereof and a transparent oxide thin film formed on the base substrate. The transparent oxide thin film has a second texture on the surface thereof.",SAMSUNG CORNING PREC MAT CO;;SAMSUNG CORNING PREC MAT CO,PARK SOOHO;;KIM SEOHYUN;;PARK JEONGWOO;;PARK JUNEHYOUNG;;PARK TAEJUNG;;BAEK ILHEE;;YOO YOUNGZO;;YOON GUNSANG;;LEE HYUNHEE;;CHOI EUN-HO,SAMSUNG CORNING PRECISION MATERIALS CO. LTD (2012-11-27),https://lens.org/030-549-786-429-569,Patent Application,yes,3,2,4,4,0,H01L31/022483;;H01L31/0392;;Y02E10/549;;H01L31/03923;;H01L31/03925;;Y02E10/541;;H01L31/02366;;H01L31/1884;;Y10T428/24364;;Y02P70/50;;H10K77/10;;H10K30/87;;H10K30/82;;H10K50/813;;H10K50/854;;H10K2102/101;;H01L31/022466;;H01L31/022483;;H01L31/02366;;H01L31/1884;;H10K77/10;;H10K30/87;;H10K30/82;;H10K50/813;;H10K50/85;;H10K50/854;;H01L31/02366;;H01L31/1884;;H01L31/022466;;Y10T428/24364;;H01L31/022483;;Y02E10/549;;H01L31/0392;;H01L31/03923;;H01L31/03925;;Y02E10/541;;Y02P70/50;;H10K30/87;;H10K50/854;;H10K71/00;;H10K30/82;;H10K50/813;;H10K77/10;;H10K2102/101,H01L31/0236;;H01L31/0224;;H01L31/18;;H01L51/00,136/256;;427/66;;427/126.3;;428/142,1,1,052-190-559-296-858,10.1063/1.3488023,"Isabella et al, Modulated Surface Textures for enhanced light trapping in thin-film silicon solar cells, 2010, Applied Physics Letters, 97, 101106, Pages 101106/1-101106/3",DISCONTINUED
29,CN,A,CN 103122453 A,037-346-741-672-551,2013-05-29,2013,CN 201210467947 A,2012-11-19,KR 20110120424 A,2011-11-17,Zinc oxide precursor containing alkyl zinc halide and method of depositing zinc oxide-based thin film using the same,"A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains an alkyl zinc halide having the following formula: R-Zn-X, where R is an alkyl group CnH2n+1, and X is a halogen group. The n is a number ranging from 1 to 4, and the alkyl group is one selected from among a methyl group, an ethyl group, an i-propyl group and a t-butyl group. The halogen group contains one selected from among F, Br, Cl and I. A method of depositing a zinc oxide-based thin film includes loading a substrate into a deposition chamber; and supplying the zinc oxide precursor which contains the above-described alkyl zinc halide and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. The zinc oxide-based thin film is deposited on the substrate via atmospheric pressure chemical vapor deposition.",SAMSUNG CORNING PREC MAT CO,PARK SOOHO;;KIM SEOHYUN;;PARK JEONGWOO;;PARK TAEJUNG;;YOO YOUNG ZO;;YOON GUNSANG;;CHOI EUN-HO;;KIM MYONG WOON;;KIM BOGYEONG;;SHIN HYUNG SOO;;YOO SEUNG HO;;LEE SANG DO;;LEE SANG ICK;;YIM SANG JUN,,https://lens.org/037-346-741-672-551,Patent Application,no,1,1,8,8,0,C07F3/06;;C23C16/08;;C23C16/40;;C01G9/02;;C23C16/08;;C23C16/407;;C23C16/407;;C23C16/448,C23C16/40,,1,0,,,"熊传兵 等: ""“衬底温度对常压MOCVD生长的ZnO单晶膜的性能影响”"", 《半导体学报》",ACTIVE
30,CN,A,CN 103122454 A,110-030-956-872-766,2013-05-29,2013,CN 201210469711 A,2012-11-19,KR 20110120425 A,2011-11-17,Zinc oxide precursor and method of depositing zinc oxide-based thin film using the same,"A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains a zincocene having the following formula or a derivative thereof: wherein R1 and R2 are hydrogen or CnH2n+1. The n is a number selected from 1 to 3, and the R1 and R2 is one selected from the group consisting of hydrogen, a methyl group, an ethyl group and an i-propyl group. A method of depositing a zinc oxide-based thin film includes the following steps of: loading a substrate into a deposition chamber; and supplying the above-described zinc oxide precursor and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. In an exemplary embodiment, the zinc oxide-based thin film may be formed on the substrate via atmospheric pressure chemical vapor deposition.",SAMSUNG CORNING PREC MAT CO,PARK SOOHO;;KIM SEOHYUN;;PARK JEONGWOO;;PARK TAEJUNG;;YOO YOUNGZO;;YOON GUNSANG;;CHOI EUN-HO;;KIM MYONG WOON;;KIM BOGYEONG;;SHIN HYUNG SOO;;YOO SEUNG HO;;LEE SANG DO;;LEE SANG ICK;;YIM SANG JUN,,https://lens.org/110-030-956-872-766,Patent Application,no,8,1,6,6,0,C07F17/00;;C23C16/407;;C07F3/06;;C07F17/00;;C23C16/407,C23C16/40;;C07F17/00,,0,0,,,,ACTIVE
31,US,B2,US 8932389 B2,190-267-429-299-790,2015-01-13,2015,US 201213681191 A,2012-11-19,KR 20110120425 A,2011-11-17,Zinc oxide precursor and method of depositing zinc oxide-based thin film using the same,"A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains a zincocene having the following formula or a derivative thereof: where R1 and R2 are hydrogen or C n H 2n+1 . The n is a number selected from 1 to 3, and the R1 and R2 is one selected from the group consisting of hydrogen, a methyl group, an ethyl group and an i-propyl group. A method of depositing a zinc oxide-based thin film includes the following steps of: loading a substrate into a deposition chamber; and supplying the above-described zinc oxide precursor and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. In an exemplary embodiment, the zinc oxide-based thin film may be formed on the substrate via atmospheric pressure chemical vapor deposition.",SAMSUNG CORNING PREC MAT CO,PARK SOOHO;;KIM SEOHYUN;;PARK JEONGWOO;;PARK TAEJUNG;;YOO YOUNGZO;;YOON GUNSANG;;CHOI EUN-HO;;KIM MYONG WOON;;KIM BOGYEONG;;SHIN HYUNG SOO;;YOO SEUNG HO;;LEE SANG DO;;LEE SANG ICK;;YIM SANG JUN,CORNING PRECISION MATERIALS CO. LTD (2012-11-13),https://lens.org/190-267-429-299-790,Granted Patent,yes,4,0,6,6,0,C07F17/00;;C23C16/407;;C07F3/06;;C07F17/00;;C23C16/407,C03C17/27;;C07F3/06;;C07F17/00;;C23C16/00;;C23C16/40,106/1.29;;556/129,1,0,,,Machine Language Translation of JP 2706337 B2 (2014).,ACTIVE
32,US,A1,US 2013/0171341 A1,179-949-632-327-179,2013-07-04,2013,US 201213681191 A,2012-11-19,KR 20110120425 A,2011-11-17,ZINC OXIDE PRECURSOR AND METHOD OF DEPOSITING ZINC OXIDE-BASED THIN FILM USING THE SAME,"A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains a zincocene having the following formula or a derivative thereof: where R1 and R2 are hydrogen or C n H 2n+1 . The n is a number selected from 1 to 3, and the R1 and R2 is one selected from the group consisting of hydrogen, a methyl group, an ethyl group and an i-propyl group. A method of depositing a zinc oxide-based thin film includes the following steps of: loading a substrate into a deposition chamber; and supplying the above-described zinc oxide precursor and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. In an exemplary embodiment, the zinc oxide-based thin film may be formed on the substrate via atmospheric pressure chemical vapor deposition.",SAMSUNG CORNING PREC MAT CO;;SAMSUNG CORNING PREC MAT CO,PARK SOOHO;;KIM SEOHYUN;;PARK JEONGWOO;;PARK TAEJUNG;;YOO YOUNGZO;;YOON GUNSANG;;CHOI EUN-HO;;KIM MYONG WOON;;KIM BOGYEONG;;SHIN HYUNG SOO;;YOO SEUNG HO;;LEE SANG DO;;LEE SANG ICK;;YIM SANG JUN,CORNING PRECISION MATERIALS CO. LTD (2012-11-13),https://lens.org/179-949-632-327-179,Patent Application,yes,1,0,6,6,0,C07F17/00;;C23C16/407;;C07F3/06;;C07F17/00;;C23C16/407,C07F3/06,427/126.3;;556/129,1,0,,,Machine Language Translation of JP 2706337 B2 (2014).,ACTIVE
33,US,B2,US 8858694 B2,119-492-423-389-345,2014-10-14,2014,US 201213681108 A,2012-11-19,KR 20110120424 A,2011-11-17,Zinc oxide precursor containing alkyl zinc halide and method of depositing zinc oxide-based thin film using the same,"A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains an alkyl zinc halide having the following formula: R—Zn—X, where R is an alkyl group C n H 2n+1 , and X is a halogen group. The n is a number ranging from 1 to 4, and the alkyl group is one selected from among a methyl group, an ethyl group, an i-propyl group and a t-butyl group. The halogen group contains one selected from among F, Br, Cl and I. A method of depositing a zinc oxide-based thin film includes loading a substrate into a deposition chamber; and supplying the zinc oxide precursor which contains the above-described alkyl zinc halide and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. The zinc oxide-based thin film is deposited on the substrate via atmospheric pressure chemical vapor deposition.",SAMSUNG CORNING PREC MAT CO,PARK SOOHO;;KIM SEOHYUN;;PARK JEONGWOO;;PARK TAEJUNG;;YOO YOUNG ZO;;YOON GUNSANG;;CHOI EUN-HO;;KIM MYONG WOON;;KIM BOGYEONG;;SHIN HYUNG SOO;;YOO SEUNG HO;;LEE SANG DO;;LEE SANG ICK;;YIM SANG JUN,CORNING PRECISION MATERIALS CO. LTD (2012-11-13),https://lens.org/119-492-423-389-345,Granted Patent,yes,0,0,8,8,0,C07F3/06;;C23C16/08;;C23C16/40;;C01G9/02;;C23C16/08;;C23C16/407;;C23C16/407;;C23C16/448,C07F3/06;;C03C17/27;;C23C16/00;;C23C16/08;;C23C16/40,106/1.29;;556/128;;427/255.14;;427/255.33,1,1,145-257-069-560-914,10.1002/macp.200800150,"Guerrero et al., Macromolecular Chemistry and Physics, vol. 209, No. 16, pp. 1714-1720 (2008).",ACTIVE
34,US,A1,US 2013/0129923 A1,147-169-916-228-000,2013-05-23,2013,US 201213681108 A,2012-11-19,KR 20110120424 A,2011-11-17,ZINC OXIDE PRECURSOR CONTAINING ALKYL ZINC HALIDE AND METHOD OF DEPOSITING ZINC OXIDE-BASED THIN FILM USING THE SAME,"A zinc oxide precursor for use in deposition of a zinc oxide-based thin film contains an alkyl zinc halide having the following formula: R—Zn—X, where R is an alkyl group C n H 2n+1 , and X is a halogen group. The n is a number ranging from 1 to 4, and the alkyl group is one selected from among a methyl group, an ethyl group, an i-propyl group and a t-butyl group. The halogen group contains one selected from among F, Br, Cl and I. A method of depositing a zinc oxide-based thin film includes loading a substrate into a deposition chamber; and supplying the zinc oxide precursor which contains the above-described alkyl zinc halide and an oxidizer into the deposition chamber and forming a zinc oxide-based thin film on the substrate via chemical vapor deposition. The zinc oxide-based thin film is deposited on the substrate via atmospheric pressure chemical vapor deposition.",SAMSUNG CORNING PREC MAT CO;;SAMSUNG CORNING PREC MAT CO,PARK SOOHO;;KIM SEOHYUN;;PARK JEONGWOO;;PARK TAEJUNG;;YOO YOUNG ZO;;YOON GUNSANG;;CHOI EUN-HO;;KIM MYONG WOON;;KIM BOGYEONG;;SHIN HYUNG SOO;;YOO SEUNG HO;;LEE SANG DO;;LEE SANG ICK;;YIM SANG JUN,CORNING PRECISION MATERIALS CO. LTD (2012-11-13),https://lens.org/147-169-916-228-000,Patent Application,yes,0,2,8,8,0,C07F3/06;;C23C16/08;;C23C16/40;;C01G9/02;;C23C16/08;;C23C16/407;;C23C16/407;;C23C16/448,C07F3/06,427/255.14;;427/255.33;;556/128,1,1,145-257-069-560-914,10.1002/macp.200800150,"Guerrero et al., Macromolecular Chemistry and Physics, Vol. 209, No. 16, pp. 1714-1720 (2008).",ACTIVE
