MMIO_REGS = {
	0x6000: 'VGA0',
	0x6004: 'VGA1',
	0x6010: 'VGA_PD',
	0x601c: 'DPLL_A_MD',
	0x6020: 'DPLL_B_MD',
	0x02020: 'PGTBL_CTL',
	0x02024: 'PGTBL_ER',
	(0x2030 - 0x30): 'PRB0_BASE',
	(0x2040 - 0x30): 'PRB1_BASE',
	(0x2050 - 0x30): 'PRB2_BASE',
	(0x2100 - 0x30): 'SRB0_BASE',
	(0x2110 - 0x30): 'SRB1_BASE',
	(0x2120 - 0x30): 'SRB2_BASE',
	(0x2130 - 0x30): 'SRB3_BASE',
	0x04000: 'BSD_RING_BASE',
	0x12000: 'GEN6_BSD_RING_BASE',
	0x1c000: 'GEN8_BSD2_RING_BASE',
	0x1c0000: 'GEN11_BSD_RING_BASE',
	0x1c4000: 'GEN11_BSD2_RING_BASE',
	0x1d0000: 'GEN11_BSD3_RING_BASE',
	0x1d4000: 'GEN11_BSD4_RING_BASE',
	0x1e0000: 'XEHP_BSD5_RING_BASE',
	0x1e4000: 'XEHP_BSD6_RING_BASE',
	0x1f0000: 'XEHP_BSD7_RING_BASE',
	0x1f4000: 'XEHP_BSD8_RING_BASE',
	0x1a000: 'VEBOX_RING_BASE',
	0x1c8000: 'GEN11_VEBOX_RING_BASE',
	0x1d8000: 'GEN11_VEBOX2_RING_BASE',
	0x1e8000: 'XEHP_VEBOX3_RING_BASE',
	0x1f8000: 'XEHP_VEBOX4_RING_BASE',
	0x1a000: 'GEN12_COMPUTE0_RING_BASE',
	0x1c000: 'GEN12_COMPUTE1_RING_BASE',
	0x1e000: 'GEN12_COMPUTE2_RING_BASE',
	0x26000: 'GEN12_COMPUTE3_RING_BASE',
	0x22000: 'BLT_RING_BASE',
	0x3e0000: 'XEHPC_BCS1_RING_BASE',
	0x3e2000: 'XEHPC_BCS2_RING_BASE',
	0x3e4000: 'XEHPC_BCS3_RING_BASE',
	0x3e6000: 'XEHPC_BCS4_RING_BASE',
	0x3e8000: 'XEHPC_BCS5_RING_BASE',
	0x3ea000: 'XEHPC_BCS6_RING_BASE',
	0x3ec000: 'XEHPC_BCS7_RING_BASE',
	0x3ee000: 'XEHPC_BCS8_RING_BASE',
	0x258000: 'DG1_GSC_HECI1_BASE',
	0x259000: 'DG1_GSC_HECI2_BASE',
	0x373000: 'DG2_GSC_HECI1_BASE',
	0x374000: 'DG2_GSC_HECI2_BASE',
	0x22000: 'BLT_RING_BASE',
	0x43208: 'ILK_DPFC_CONTROL',
	0x44200: 'GEN8_MASTER_IRQ',
	0x44300: 'GEN8_GT_ISR_BASE',
	0x44304: 'GEN8_GT_IMR_BASE',
	0x44308: 'GEN8_GT_IIR_BASE',
	0x4430c: 'GEN8_GT_IER_BASE',
	0x44440: 'GEN8_DE_PORT_ISR',
	0x44444: 'GEN8_DE_PORT_IMR',
	0x44448: 'GEN8_DE_PORT_IIR',
	0x4444c: 'GEN8_DE_PORT_IER',
	0x44460: 'GEN8_DE_MISC_ISR',
	0x44464: 'GEN8_DE_MISC_IMR',
	0x44468: 'GEN8_DE_MISC_IIR',
	0x4446c: 'GEN8_DE_MISC_IER',
	0x45400: 'HSW_PWR_WELL_CTL1',
	0x45404: 'HSW_PWR_WELL_CTL2',
	0x45408: 'HSW_PWR_WELL_CTL3',
	0x4540C: 'HSW_PWR_WELL_CTL4',
	0x45504: 'DC_STATE_EN',
	0x46000: 'CDCLK_CTL',
	0x46008: 'CDCLK_SQUASH_CTL',
	0x46010: 'LCPLL1_CTL',
	0x46014: 'LCPLL2_CTL',
	0x46430: 'GEN8_CHICKEN_DCPR_1',
	0x50380: 'MSG_FBC_REND_STATE',
	0x64000: 'DDI_BUF_CTL_A',
	0x64100: 'DDI_BUF_CTL_B',
	0x64010: 'DPA_AUX_CH_CTL',
	0x64014: 'DPA_AUX_CH_DATA1',
	0x64018: 'DPA_AUX_CH_DATA2',
	0x6401c: 'DPA_AUX_CH_DATA3',
	0x64020: 'DPA_AUX_CH_DATA4',
	0x64024: 'DPA_AUX_CH_DATA5',
	0x6C058: 'DPLL_CTRL1',
	0x6C05C: 'DPLL_CTRL2',
	0x6C060: 'DPLL_STATUS',
	0x6C040: 'DPLL1_CFGCR1',
	0x6C048: 'DPLL2_CFGCR1',
	0x6C050: 'DPLL3_CFGCR1',
	0x6C044: 'DPLL1_CFGCR2',
	0x6C04C: 'DPLL2_CFGCR2',
	0x6C054: 'DPLL3_CFGCR2',
	0x164280: 'ICL_DPCLKA_CFGCR0',
	0xc4000: 'SDEISR',
	0xc4004: 'SDEIMR',
	0xc4008: 'SDEIIR',
	0xc400c: 'SDEIER',
	0xC4030: 'PCH_PORT_HOTPLUG',
	0xC5010: 'PCH_GPIOA',
	0xC5014: 'PCH_GPIOB',
	0xC5018: 'PCH_GPIOC',
	0xC501c: 'PCH_GPIOD',
	0xC5020: 'PCH_GPIOE',
	0xC5024: 'PCH_GPIOF',
	0xC7200: 'PCH_PP_STATUS',
	0xC7204: 'PCH_PP_CONTROL',
	0x138124: 'GEN6_PCODE_MAILBOX',
	0x138128: 'GEN6_PCODE_DATA',
	0x13812C: 'GEN6_PCODE_DATA1',
	0x45008: 'DBUF_CTL_S0',
	0x44FE8: 'DBUF_CTL_S1',
	0x44300: 'DBUF_CTL_S2',
	0x44304: 'DBUF_CTL_S3',
	0x46408: 'HSW_NDE_RSTWRN_OPT',
	0x44400: 'GEN8_DE_PIPE_ISR_PIPE_A',
	0x44404: 'GEN8_DE_PIPE_IMR_PIPE_A',
	0x44408: 'GEN8_DE_PIPE_IIR_PIPE_A',
	0x4440c: 'GEN8_DE_PIPE_IER_PIPE_A',
	0x44410: 'GEN8_DE_PIPE_ISR_PIPE_B',
	0x44414: 'GEN8_DE_PIPE_IMR_PIPE_B',
	0x44418: 'GEN8_DE_PIPE_IIR_PIPE_B',
	0x4441c: 'GEN8_DE_PIPE_IER_PIPE_B',
	0x44420: 'GEN8_DE_PIPE_ISR_PIPE_C',
	0x44424: 'GEN8_DE_PIPE_IMR_PIPE_C',
	0x44428: 'GEN8_DE_PIPE_IIR_PIPE_C',
	0x4442c: 'GEN8_DE_PIPE_IER_PIPE_C',
	0x44430: 'GEN8_DE_PIPE_ISR_PIPE_D',
	0x44434: 'GEN8_DE_PIPE_IMR_PIPE_D',
	0x44438: 'GEN8_DE_PIPE_IIR_PIPE_D',
	0x4443c: 'GEN8_DE_PIPE_IER_PIPE_D',
	0x42300: 'FPGA_DBG',
	0x51000: 'SKL_DFSM',
	0xC6204: 'PCH_RAWCLK_FREQ',
	0x4208c: 'CHICKEN_MISC_4',
	0x46074: 'PORT_PLL_A',
	0x46078: 'PORT_PLL_B',
	0x4607c: 'PORT_PLL_C',
	0x162034: 'PORT_PLL_EBB_0_A',
	0x6C034: 'PORT_PLL_EBB_0_B',
	0x6C340: 'PORT_PLL_EBB_0_C',
	0x162038: 'PORT_PLL_EBB_4_A',
	0x6C038: 'PORT_PLL_EBB_4_B',
	0x6C344: 'PORT_PLL_EBB_4_C',
	0x162100: 'PORT_PLL_0_A',
	0x6C100: 'PORT_PLL_0_B',
	0x6C380: 'PORT_PLL_0_C',
	0x162000: 'PORT_CL1CM_DW0_A',
	0x6C000: 'PORT_CL1CM_DW0_BC',
	0x162024: 'PORT_CL1CM_DW9_A',
	0x6C024: 'PORT_CL1CM_DW9_BC',
	0x162028: 'PORT_CL1CM_DW10_A',
	0x6C028: 'PORT_CL1CM_DW10_BC',
	0x162070: 'PORT_CL1CM_DW28_A',
	0x6C070: 'PORT_CL1CM_DW28_BC',
	0x162078: 'PORT_CL1CM_DW30_A',
	0x6C078: 'PORT_CL1CM_DW30_BC',
	0x162358: 'PORT_CL2CM_DW6_A',
	0x6C358: 'PORT_CL2CM_DW6_BC',
	0x16218C: 'PORT_REF_DW3_A',
	0x6C18C: 'PORT_REF_DW3_BC',
	0x162198: 'PORT_REF_DW6_A',
	0x6C198: 'PORT_REF_DW6_BC',
	0x1621A0: 'PORT_REF_DW8_A',
	0x6C1A0: 'PORT_REF_DW8_BC',
	0x162428: 'PORT_PCS_DW10_LN01_A',
	0x6C428: 'PORT_PCS_DW10_LN01_B',
	0x6C828: 'PORT_PCS_DW10_LN01_C',
	0x162C28: 'PORT_PCS_DW10_GRP_A',
	0x6CC28: 'PORT_PCS_DW10_GRP_B',
	0x6CE28: 'PORT_PCS_DW10_GRP_C',
	0x162430: 'PORT_PCS_DW12_LN01_A',
	0x6C430: 'PORT_PCS_DW12_LN01_B',
	0x6C830: 'PORT_PCS_DW12_LN01_C',
	0x162630: 'PORT_PCS_DW12_LN23_A',
	0x6C630: 'PORT_PCS_DW12_LN23_B',
	0x6CA30: 'PORT_PCS_DW12_LN23_C',
	0x162c30: 'PORT_PCS_DW12_GRP_A',
	0x6CC30: 'PORT_PCS_DW12_GRP_B',
	0x6CE30: 'PORT_PCS_DW12_GRP_C',
	0x162508: 'PORT_TX_DW2_LN0_A',
	0x6C508: 'PORT_TX_DW2_LN0_B',
	0x6C908: 'PORT_TX_DW2_LN0_C',
	0x162D08: 'PORT_TX_DW2_GRP_A',
	0x6CD08: 'PORT_TX_DW2_GRP_B',
	0x6CF08: 'PORT_TX_DW2_GRP_C',
	0x16250C: 'PORT_TX_DW3_LN0_A',
	0x6C50C: 'PORT_TX_DW3_LN0_B',
	0x6C90C: 'PORT_TX_DW3_LN0_C',
	0x162D0C: 'PORT_TX_DW3_GRP_A',
	0x6CD0C: 'PORT_TX_DW3_GRP_B',
	0x6CF0C: 'PORT_TX_DW3_GRP_C',
	0x162510: 'PORT_TX_DW4_LN0_A',
	0x6C510: 'PORT_TX_DW4_LN0_B',
	0x6C910: 'PORT_TX_DW4_LN0_C',
	0x162D10: 'PORT_TX_DW4_GRP_A',
	0x6CD10: 'PORT_TX_DW4_GRP_B',
	0x6CF10: 'PORT_TX_DW4_GRP_C',
	0x162514: 'PORT_TX_DW5_LN0_A',
	0x6C514: 'PORT_TX_DW5_LN0_B',
	0x6C914: 'PORT_TX_DW5_LN0_C',
	0x162D14: 'PORT_TX_DW5_GRP_A',
	0x6CD14: 'PORT_TX_DW5_GRP_B',
	0x6CF14: 'PORT_TX_DW5_GRP_C',
	0x162538: 'PORT_TX_DW14_LN0_A',
	0x6C538: 'PORT_TX_DW14_LN0_B',
	0x6C938: 'PORT_TX_DW14_LN0_C',
	0x4F074: 'UAIMI_SPR1',
	0x6C00C: 'DISPIO_CR_TX_BMU_CR0',
	0x64010: 'DPA_AUX_CH_CTL',
	0x64110: 'DPB_AUX_CH_CTL',
	0x64014: 'DPA_AUX_CH_DATA1',
	0x64018: 'DPA_AUX_CH_DATA2',
	0x6401C: 'DPA_AUX_CH_DATA3',
	0x64020: 'DPA_AUX_CH_DATA4',
	0x64024: 'DPA_AUX_CH_DATA5',
	0x64114: 'DPB_AUX_CH_DATA1',
	0x64118: 'DPB_AUX_CH_DATA2',
	0x6411C: 'DPB_AUX_CH_DATA3',
	0x64120: 'DPB_AUX_CH_DATA4',
	0x64124: 'DPB_AUX_CH_DATA5',
	0xC2020: 'SOUTH_DSPCLK_GATE_D',
	0x70040: 'PIPEAFRAMEHIGH',
	0x71040: 'PIPEBFRAMEHIGH',
	0x70000: 'PIPEADSL',
	0x70008: 'PIPEACONF',
	0x70080: 'CURACNTR',
	0x700A0: 'CURASIZE',
	0x71000: 'PIPEBDSL',
	0x71008: 'PIPEBCONF',
	0x71080: 'CURBCNTR',
	0x710A0: 'CURBSIZE',
	0x72000: 'PIPECDSL',
	0x72008: 'PIPECCONF',
	0x72080: 'CURCCNTR',
	0x42000: 'SKL_FUSE_STATUS',
	0xC403C: 'PCH_PORT_HOTPLUG2',
	0x45000: 'DISP_ARB_CTL',
	0x45004: 'DISP_ARB_CTL2',
	0x42080: 'CHICKEN_PAR1_1',
	0x42090: 'CHICKEN_PAR2_1',
	0x42084: 'CHICKEN_MISC_2',
	0x4208c: 'CHICKEN_MISC_4',
	0x420b0: 'CHICKEN_PIPESL_1_A',
	0x420b4: 'CHICKEN_PIPESL_1_B',
	0x420c0: 'CHICKEN_TRANS_A',
	0x420c4: 'CHICKEN_TRANS_B',
	0x420c8: 'CHICKEN_TRANS_C',
	0x420cc: 'CHICKEN_TRANS_EDP',
	0x420d8: 'CHICKEN_TRANS_D',
	0x70050: 'PIPEA_DATA_M_G4X',
	0x71050: 'PIPEB_DATA_M_G4X',
	0x7003C: 'PIPEA_MBUS_DBOX_CTL',
	0x7103C: 'PIPEB_MBUS_DBOX_CTL',
	0x70038: 'PIPEA_CHICKEN',
	0x71038: 'PIPEB_CHICKEN',
	0x72038: 'PIPEC_CHICKEN',
	0x70280: 'SPRA_CTL',
	0x70284: 'SPRA_LINOFF',
	0x70288: 'SPRA_STRIDE',
	0x7028c: 'SPRA_POS',
	0x70290: 'SPRA_SIZE',
	0x70294: 'SPRA_KEYVAL',
	0x70298: 'SPRA_KEYMSK',
	0x7029c: 'SPRA_SURF',
	0x702a0: 'SPRA_KEYMAX',
	0x702a4: 'SPRA_TILEOFF',
	0x702a4: 'SPRA_OFFSET',
	0x702ac: 'SPRA_SURFLIVE',
	0x70304: 'SPRA_SCALE',
	0x70400: 'SPRA_GAMC',
	0x70440: 'SPRA_GAMC16',
	0x7044c: 'SPRA_GAMC17',
	0x71280: 'SPRB_CTL',
	0x71284: 'SPRB_LINOFF',
	0x71288: 'SPRB_STRIDE',
	0x7128c: 'SPRB_POS',
	0x71290: 'SPRB_SIZE',
	0x71294: 'SPRB_KEYVAL',
	0x71298: 'SPRB_KEYMSK',
	0x7129c: 'SPRB_SURF',
	0x712a0: 'SPRB_KEYMAX',
	0x712a4: 'SPRB_TILEOFF',
	0x712a4: 'SPRB_OFFSET',
	0x712ac: 'SPRB_SURFLIVE',
	0x71304: 'SPRB_SCALE',
	0x71400: 'SPRB_GAMC',
	0x71440: 'SPRB_GAMC16',
	0x7144c: 'SPRB_GAMC17',
	0x72280: 'SPBCNTR',
	0x72284: 'SPBLINOFF',
	0x72288: 'SPBSTRIDE',
	0x7228c: 'SPBPOS',
	0x72290: 'SPBSIZE',
	0x72294: 'SPBKEYMINVAL',
	0x72298: 'SPBKEYMSK',
	0x7229c: 'SPBSURF',
	0x722a0: 'SPBKEYMAXVAL',
	0x722a4: 'SPBTILEOFF',
	0x722a8: 'SPBCONSTALPHA',
	0x722d0: 'SPBCLRC0',
	0x722d4: 'SPBCLRC1',
	0x722e0: 'SPBGAMC',
	0x70180: 'PLANE_CTL_1_A',
	0x70280: 'PLANE_CTL_2_A',
	0x70380: 'PLANE_CTL_3_A',
	0x70188: 'PLANE_STRIDE_1_A',
	0x70288: 'PLANE_STRIDE_2_A',
	0x70388: 'PLANE_STRIDE_3_A',
	0x7018c: 'PLANE_POS_1_A',
	0x7028c: 'PLANE_POS_2_A',
	0x7038c: 'PLANE_POS_3_A',
	0x70190: 'PLANE_SIZE_1_A',
	0x70290: 'PLANE_SIZE_2_A',
	0x70390: 'PLANE_SIZE_3_A',
	0x7019c: 'PLANE_SURF_1_A',
	0x7029c: 'PLANE_SURF_2_A',
	0x7039c: 'PLANE_SURF_3_A',
	0x701a4: 'PLANE_OFFSET_1_A',
	0x702a4: 'PLANE_OFFSET_2_A',
	0x703a4: 'PLANE_OFFSET_3_A',
	0x70194: 'PLANE_KEYVAL_1_A',
	0x70294: 'PLANE_KEYVAL_2_A',
	0x70198: 'PLANE_KEYMSK_1_A',
	0x70298: 'PLANE_KEYMSK_2_A',
	0x701a0: 'PLANE_KEYMAX_1_A',
	0x702a0: 'PLANE_KEYMAX_2_A',
	0x701b4: 'PLANE_CC_VAL_1_A',
	0x702b4: 'PLANE_CC_VAL_2_A',
	0x701c0: 'PLANE_AUX_DIST_1_A',
	0x702c0: 'PLANE_AUX_DIST_2_A',
	0x701c4: 'PLANE_AUX_OFFSET_1_A',
	0x702c4: 'PLANE_AUX_OFFSET_2_A',
	0x701c8: 'PLANE_CUS_CTL_1_A',
	0x702c8: 'PLANE_CUS_CTL_2_A',
	0x701CC: 'PLANE_COLOR_CTL_1_A',
	0x702CC: 'PLANE_COLOR_CTL_2_A',
	0x703CC: 'PLANE_COLOR_CTL_3_A',
	0x7027c: 'PLANE_BUF_CFG_1_A',
	0x7037c: 'PLANE_BUF_CFG_2_A',
	0x70278: 'PLANE_NV12_BUF_CFG_1_A',
	0x70378: 'PLANE_NV12_BUF_CFG_2_A',
	0x711b4: 'PLANE_CC_VAL_1_B',
	0x712b4: 'PLANE_CC_VAL_2_B',
	0x701E0: 'PLANE_INPUT_CSC_RY_GY_1_A',
	0x702E0: 'PLANE_INPUT_CSC_RY_GY_2_A',
	0x711E0: 'PLANE_INPUT_CSC_RY_GY_1_B',
	0x712E0: 'PLANE_INPUT_CSC_RY_GY_2_B',
	0x701F8: 'PLANE_INPUT_CSC_PREOFF_HI_1_A',
	0x702F8: 'PLANE_INPUT_CSC_PREOFF_HI_2_A',
	0x711F8: 'PLANE_INPUT_CSC_PREOFF_HI_1_B',
	0x712F8: 'PLANE_INPUT_CSC_PREOFF_HI_2_B',
	0x71180: 'PLANE_CTL_1_B',
	0x71280: 'PLANE_CTL_2_B',
	0x71380: 'PLANE_CTL_3_B',
	0x71188: 'PLANE_STRIDE_1_B',
	0x71288: 'PLANE_STRIDE_2_B',
	0x71388: 'PLANE_STRIDE_3_B',
	0x7118c: 'PLANE_POS_1_B',
	0x7128c: 'PLANE_POS_2_B',
	0x7138c: 'PLANE_POS_3_B',
	0x71190: 'PLANE_SIZE_1_B',
	0x71290: 'PLANE_SIZE_2_B',
	0x71390: 'PLANE_SIZE_3_B',
	0x7119c: 'PLANE_SURF_1_B',
	0x7129c: 'PLANE_SURF_2_B',
	0x7139c: 'PLANE_SURF_3_B',
	0x711a4: 'PLANE_OFFSET_1_B',
	0x712a4: 'PLANE_OFFSET_2_B',
	0x71194: 'PLANE_KEYVAL_1_B',
	0x71294: 'PLANE_KEYVAL_2_B',
	0x71198: 'PLANE_KEYMSK_1_B',
	0x71298: 'PLANE_KEYMSK_2_B',
	0x711a0: 'PLANE_KEYMAX_1_B',
	0x712a0: 'PLANE_KEYMAX_2_B',
	0x7127c: 'PLANE_BUF_CFG_1_B',
	0x7137c: 'PLANE_BUF_CFG_2_B',
	0x71278: 'PLANE_NV12_BUF_CFG_1_B',
	0x71378: 'PLANE_NV12_BUF_CFG_2_B',
	0x711c0: 'PLANE_AUX_DIST_1_B',
	0x712c0: 'PLANE_AUX_DIST_2_B',
	0x711c4: 'PLANE_AUX_OFFSET_1_B',
	0x712c4: 'PLANE_AUX_OFFSET_2_B',
	0x711c8: 'PLANE_CUS_CTL_1_B',
	0x712c8: 'PLANE_CUS_CTL_2_B',
	0x711CC: 'PLANE_COLOR_CTL_1_B',
	0x712CC: 'PLANE_COLOR_CTL_2_B',
	0x713CC: 'PLANE_COLOR_CTL_3_B',
	0x70890: 'SEL_FETCH_PLANE_BASE_1_A',
	0x708B0: 'SEL_FETCH_PLANE_BASE_2_A',
	0x708D0: 'SEL_FETCH_PLANE_BASE_3_A',
	0x708F0: 'SEL_FETCH_PLANE_BASE_4_A',
	0x70920: 'SEL_FETCH_PLANE_BASE_5_A',
	0x70940: 'SEL_FETCH_PLANE_BASE_6_A',
	0x70960: 'SEL_FETCH_PLANE_BASE_7_A',
	0x70880: 'SEL_FETCH_PLANE_BASE_CUR_A',
	0x71890: 'SEL_FETCH_PLANE_BASE_1_B',
	0x70890: 'SEL_FETCH_PLANE_CTL_1_A',
	0x70894: 'SEL_FETCH_PLANE_POS_1_A',
	0x70898: 'SEL_FETCH_PLANE_SIZE_1_A',
	0x7089C: 'SEL_FETCH_PLANE_OFFSET_1_A',
	0x7017c: 'CUR_BUF_CFG_A',
	0x7117c: 'CUR_BUF_CFG_B',
	0x60400: 'TRANS_DDI_FUNC_CTL_A',
	0x61400: 'TRANS_DDI_FUNC_CTL_B',
	0x62400: 'TRANS_DDI_FUNC_CTL_C',
	0x63400: 'TRANS_DDI_FUNC_CTL_D',
	0x6F400: 'TRANS_DDI_FUNC_CTL_EDP',
	0x6b400: 'TRANS_DDI_FUNC_CTL_DSI0',
	0x6bc00: 'TRANS_DDI_FUNC_CTL_DSI1',
	0x60404: 'TRANS_DDI_FUNC_CTL2_A',
	0x61404: 'TRANS_DDI_FUNC_CTL2_B',
	0x62404: 'TRANS_DDI_FUNC_CTL2_C',
	0x6f404: 'TRANS_DDI_FUNC_CTL2_EDP',
	0x6b404: 'TRANS_DDI_FUNC_CTL2_DSI0',
	0x6bc04: 'TRANS_DDI_FUNC_CTL2_DSI1',
	0x6fa90: 'TRANS_CMTG_CHICKEN',
	0x64040: 'DP_TP_CTL_A',
	0x64140: 'DP_TP_CTL_B',
	0x60540: 'TGL_DP_TP_CTL_A',
	0x64044: 'DP_TP_STATUS_A',
	0x64144: 'DP_TP_STATUS_B',
	0x60544: 'TGL_DP_TP_STATUS_A',
	0x64000: 'DP_A',
	0x64100: 'DP_B',
	0x64200: 'DP_C',
	0x64300: 'DP_D',
	0x130040: 'LCPLL_CTL',
	0x130044: 'FORCEWAKE_ACK_BLITTER_GEN9',
	0x72180: 'DVSACNTR',
	0x61200: 'PPS_BASE',
	0xC7200: 'PCH_PPS_BASE',
	0x44338: 'GEN8_GT_IIR3',
	0x60000: 'HTOTAL_A',
	0x60004: 'HBLANK_A',
	0x60008: 'HSYNC_A',
	0x6000c: 'VTOTAL_A',
	0x60010: 'VBLANK_A',
	0x60014: 'VSYNC_A',
	0x60018: 'EXITLINE_A',
	0x6001c: 'PIPEASRC',
	0x60020: 'BCLRPAT_A',
	0x60028: 'VSYNCSHIFT_A',
	0x6002c: 'PIPE_MULT_A',
	0x61000: 'HTOTAL_B',
	0x61004: 'HBLANK_B',
	0x61008: 'HSYNC_B',
	0x6100c: 'VTOTAL_B',
	0x61010: 'VBLANK_B',
	0x61014: 'VSYNC_B',
	0x6101c: 'PIPEBSRC',
	0x61020: 'BCLRPAT_B',
	0x61028: 'VSYNCSHIFT_B',
	0x6102c: 'PIPE_MULT_B',
	0x6b000: 'HTOTAL_DSI0',
	0x6b008: 'HSYNC_DSI0',
	0x6b00c: 'VTOTAL_DSI0',
	0x6b014: 'VSYNC_DSI0',
	0x6b028: 'VSYNCSHIFT_DSI0',
	0x6b800: 'HTOTAL_DSI1',
	0x6b808: 'HSYNC_DSI1',
	0x6b80c: 'VTOTAL_DSI1',
	0x6b814: 'VSYNC_DSI1',
	0x6b828: 'VSYNCSHIFT_DSI1',
	0x60000: 'TRANSCODER_A_OFFSET',
	0x61000: 'TRANSCODER_B_OFFSET',
	0x62000: 'TRANSCODER_C_OFFSET',
	0x63000: 'CHV_TRANSCODER_C_OFFSET',
	0x63000: 'TRANSCODER_D_OFFSET',
	0x6f000: 'TRANSCODER_EDP_OFFSET',
	0x6b000: 'TRANSCODER_DSI0_OFFSET',
	0x6b800: 'TRANSCODER_DSI1_OFFSET',
	0x60420: 'TRANS_VRR_CTL_A',
	0x61420: 'TRANS_VRR_CTL_B',
	0x62420: 'TRANS_VRR_CTL_C',
	0x63420: 'TRANS_VRR_CTL_D',
	0x60424: 'TRANS_VRR_VMAX_A',
	0x61424: 'TRANS_VRR_VMAX_B',
	0x62424: 'TRANS_VRR_VMAX_C',
	0x63424: 'TRANS_VRR_VMAX_D',
	0x60434: 'TRANS_VRR_VMIN_A',
	0x61434: 'TRANS_VRR_VMIN_B',
	0x62434: 'TRANS_VRR_VMIN_C',
	0x63434: 'TRANS_VRR_VMIN_D',
	0x60428: 'TRANS_VRR_VMAXSHIFT_A',
	0x61428: 'TRANS_VRR_VMAXSHIFT_B',
	0x62428: 'TRANS_VRR_VMAXSHIFT_C',
	0x63428: 'TRANS_VRR_VMAXSHIFT_D',
	0x6042C: 'TRANS_VRR_STATUS_A',
	0x6142C: 'TRANS_VRR_STATUS_B',
	0x6242C: 'TRANS_VRR_STATUS_C',
	0x6342C: 'TRANS_VRR_STATUS_D',
	0x60480: 'TRANS_VRR_VTOTAL_PREV_A',
	0x61480: 'TRANS_VRR_VTOTAL_PREV_B',
	0x62480: 'TRANS_VRR_VTOTAL_PREV_C',
	0x63480: 'TRANS_VRR_VTOTAL_PREV_D',
	0x60438: 'TRANS_VRR_FLIPLINE_A',
	0x61438: 'TRANS_VRR_FLIPLINE_B',
	0x62438: 'TRANS_VRR_FLIPLINE_C',
	0x63438: 'TRANS_VRR_FLIPLINE_D',
	0x6043C: 'TRANS_VRR_STATUS2_A',
	0x6143C: 'TRANS_VRR_STATUS2_B',
	0x6243C: 'TRANS_VRR_STATUS2_C',
	0x6343C: 'TRANS_VRR_STATUS2_D',
	0x60A70: 'TRANS_PUSH_A',
	0x61A70: 'TRANS_PUSH_B',
	0x62A70: 'TRANS_PUSH_C',
	0x63A70: 'TRANS_PUSH_D',
	0xC7208: 'PCH_PP_ON_DELAYS',
	0xC720C: 'PCH_PP_OFF_DELAYS',
	0xC7210: 'PCH_PP_DIVISOR',
	0x45270: 'WM_LINETIME_A',
	0x45274: 'WM_LINETIME_B',
	0xc2014: 'SFUSE_STRAP',
	0x138144: 'D_COMP_BDW',
	0x45504: 'DC_STATE_EN',
	0x45520: 'DC_STATE_DEBUG',
	0x8F004: 'CSR_HTP_SKL',
	0xc2000: 'SOUTH_CHICKEN1',
	0xc200c: 'FDI_RXA_CHICKEN',
	0xc2010: 'FDI_RXB_CHICKEN',
	0x941C: 'GEN6_GDRST',
	0x4F060: 'SWF24',
	0x44314: 'GEN8_GT_IMR1',
	0x44318: 'GEN8_GT_IIR1',
	0x44324: 'GEN8_GT_IMR2',
	0x44328: 'GEN8_GT_IIR2',
	0x44424: 'GEN8_DE_PIPE_IMR2',
	0x44428: 'GEN8_DE_PIPE_IIR2',
	0x8504: 'GEN8_RC6_CTX_INFO',
	0x60030: 'PIPEA_DATA_M1',
	0x60034: 'PIPEA_DATA_N1',
	0x60038: 'PIPEA_DATA_M2',
	0x6003c: 'PIPEA_DATA_N2',
	0x60040: 'PIPEA_LINK_M1',
	0x60044: 'PIPEA_LINK_N1',
	0x60048: 'PIPEA_LINK_M2',
	0x6004c: 'PIPEA_LINK_N2',
	0x61030: 'PIPEB_DATA_M1',
	0x61034: 'PIPEB_DATA_N1',
	0x61038: 'PIPEB_DATA_M2',
	0x6103c: 'PIPEB_DATA_N2',
	0x61040: 'PIPEB_LINK_M1',
	0x61044: 'PIPEB_LINK_N1',
	0x61048: 'PIPEB_LINK_M2',
	0x6104c: 'PIPEB_LINK_N2',
	0x62030: 'PIPEC_DATA_M1',
	0x62034: 'PIPEC_DATA_N1',
	0x62038: 'PIPEC_DATA_M2',
	0x6203c: 'PIPEC_DATA_N2',
	0x62040: 'PIPEC_LINK_M1',
	0x62044: 'PIPEC_LINK_N1',
	0x62048: 'PIPEC_LINK_M2',
	0x6204c: 'PIPEC_LINK_N2',
	0x63030: 'PIPED_DATA_M1',
	0x63034: 'PIPED_DATA_N1',
	0x63038: 'PIPED_DATA_M2',
	0x6303c: 'PIPED_DATA_N2',
	0x63040: 'PIPED_LINK_M1',
	0x63044: 'PIPED_LINK_N1',
	0x63048: 'PIPED_LINK_M2',
	0x6304c: 'PIPED_LINK_N2',
	0x6F030: 'PIPEEDP_DATA_M1',
	0x6F034: 'PIPEEDP_DATA_N1',
	0x6F038: 'PIPEEDP_DATA_M2',
	0x6F03c: 'PIPEEDP_DATA_N2',
	0x6F040: 'PIPEEDP_LINK_M1',
	0x6F044: 'PIPEEDP_LINK_N1',
	0x6F048: 'PIPEEDP_LINK_M2',
	0x6F04c: 'PIPEEDP_LINK_N2',
	0x68080: 'PFA_CTL_1',
	0x68880: 'PFB_CTL_1',
	0x68074: 'PFA_WIN_SZ',
	0x68874: 'PFB_WIN_SZ',
	0x68070: 'PFA_WIN_POS',
	0x68870: 'PFB_WIN_POS',
	0x68084: 'PFA_VSCALE',
	0x68884: 'PFB_VSCALE',
	0x68090: 'PFA_HSCALE',
	0x68890: 'PFB_HSCALE',
	0x68180: 'PSA_CTL',
	0x68980: 'PSB_CTL',
	0x68174: 'PSA_WIN_SZ',
	0x68974: 'PSB_WIN_SZ',
	0x68170: 'PSA_WIN_POS',
	0x68970: 'PSB_WIN_POS',
	0x68180: 'PS_1A_CTRL',
	0x68280: 'PS_2A_CTRL',
	0x68980: 'PS_1B_CTRL',
	0x68A80: 'PS_2B_CTRL',
	0x69180: 'PS_1C_CTRL',
	0x68160: 'PS_PWR_GATE_1A',
	0x68260: 'PS_PWR_GATE_2A',
	0x68960: 'PS_PWR_GATE_1B',
	0x68A60: 'PS_PWR_GATE_2B',
	0x69160: 'PS_PWR_GATE_1C',
	0x68170: 'PS_WIN_POS_1A',
	0x68270: 'PS_WIN_POS_2A',
	0x68970: 'PS_WIN_POS_1B',
	0x68A70: 'PS_WIN_POS_2B',
	0x69170: 'PS_WIN_POS_1C',
	0x68174: 'PS_WIN_SZ_1A',
	0x68274: 'PS_WIN_SZ_2A',
	0x68974: 'PS_WIN_SZ_1B',
	0x68A74: 'PS_WIN_SZ_2B',
	0x69174: 'PS_WIN_SZ_1C',
	0x68184: 'PS_VSCALE_1A',
	0x68284: 'PS_VSCALE_2A',
	0x68984: 'PS_VSCALE_1B',
	0x68A84: 'PS_VSCALE_2B',
	0x69184: 'PS_VSCALE_1C',
	0x68190: 'PS_HSCALE_1A',
	0x68290: 'PS_HSCALE_2A',
	0x68990: 'PS_HSCALE_1B',
	0x68A90: 'PS_HSCALE_2B',
	0x69190: 'PS_HSCALE_1C',
	0x68188: 'PS_VPHASE_1A',
	0x68288: 'PS_VPHASE_2A',
	0x68988: 'PS_VPHASE_1B',
	0x68A88: 'PS_VPHASE_2B',
	0x69188: 'PS_VPHASE_1C',
	0x68194: 'PS_HPHASE_1A',
	0x68294: 'PS_HPHASE_2A',
	0x68994: 'PS_HPHASE_1B',
	0x68A94: 'PS_HPHASE_2B',
	0x69194: 'PS_HPHASE_1C',
	0x681D0: 'PS_ECC_STAT_1A',
	0x682D0: 'PS_ECC_STAT_2A',
	0x689D0: 'PS_ECC_STAT_1B',
	0x68AD0: 'PS_ECC_STAT_2B',
	0x691D0: 'PS_ECC_STAT_1C',
	0x68198: 'PS_COEF_SET0_INDEX_1A',
	0x68298: 'PS_COEF_SET0_INDEX_2A',
	0x68998: 'PS_COEF_SET0_INDEX_1B',
	0x68A98: 'PS_COEF_SET0_INDEX_2B',
	0x6819C: 'PS_COEF_SET0_DATA_1A',
	0x6829C: 'PS_COEF_SET0_DATA_2A',
	0x6899C: 'PS_COEF_SET0_DATA_1B',
	0x68A9C: 'PS_COEF_SET0_DATA_2B',
	0x70158: 'CUR_WM_SAGV_A',
	0x71158: 'CUR_WM_SAGV_B',
	0x7015C: 'CUR_WM_SAGV_TRANS_A',
	0x7115C: 'CUR_WM_SAGV_TRANS_B',
	0x70168: 'CUR_WM_TRANS_A',
	0x71168: 'CUR_WM_TRANS_B',
	0x70240: 'PLANE_WM_1_A_0',
	0x71240: 'PLANE_WM_1_B_0',
	0x70340: 'PLANE_WM_2_A_0',
	0x71340: 'PLANE_WM_2_B_0',
	0x70258: 'PLANE_WM_SAGV_1_A',
	0x71258: 'PLANE_WM_SAGV_1_B',
	0x70358: 'PLANE_WM_SAGV_2_A',
	0x71358: 'PLANE_WM_SAGV_2_B',
	0x7025C: 'PLANE_WM_SAGV_TRANS_1_A',
	0x7125C: 'PLANE_WM_SAGV_TRANS_1_B',
	0x7035C: 'PLANE_WM_SAGV_TRANS_2_A',
	0x7135C: 'PLANE_WM_SAGV_TRANS_2_B',
	0x70268: 'PLANE_WM_TRANS_1_A',
	0x71268: 'PLANE_WM_TRANS_1_B',
	0x70368: 'PLANE_WM_TRANS_2_A',
	0x71368: 'PLANE_WM_TRANS_2_B',
	0x60030: 'TRANS_DATAM1_A',
	0x60034: 'TRANS_DATAN1_A',
	0x60038: 'TRANS_DATAM2_A',
	0x6003C: 'TRANS_DATAN2_A',
	0x61030: 'TRANS_DATAM1_B',
	0x61034: 'TRANS_DATAN1_B',
	0x61038: 'TRANS_DATAM2_B',
	0x6103C: 'TRANS_DATAN2_B',
	0x62030: 'TRANS_DATAM1_C',
	0x62034: 'TRANS_DATAN1_C',
	0x62038: 'TRANS_DATAM2_C',
	0x6203C: 'TRANS_DATAN2_C',
	0x6F030: 'TRANS_DATAM1_EDP',
	0x6F034: 'TRANS_DATAN1_EDP',
	0x6F038: 'TRANS_DATAM2_EDP',
	0x6F03C: 'TRANS_DATAN2_EDP',
	0x60040: 'TRANS_LINKM1_A',
	0x61040: 'TRANS_LINKM1_B',
	0x62040: 'TRANS_LINKM1_C',
	0x6F040: 'TRANS_LINKM1_EDP',
	0xC8250: 'BLC_PWM_PCH_CTL1',
	0xC8254: 'BLC_PWM_PCH_CTL2',
	0x48400: 'UTIL_PIN_CTL',
	0xC8350: 'BXT_BLC_PWM_CTL2',
	0xC8354: 'BXT_BLC_PWM_FREQ2',
	0xC8358: 'BXT_BLC_PWM_DUTY2',
	0xe7000: 'PCH_GTC_CTL',
	0x68000: 'TV_CTL',
	0xC5100: 'PCH_GMBUS0',
	0xC5104: 'PCH_GMBUS1',
	0xC5108: 'PCH_GMBUS2',
	0xC510C: 'PCH_GMBUS3',
	0xC5110: 'PCH_GMBUS4',
	0xC5114: 'PCH_GMBUS5',
	0xB004: 'GARBCNTLREG',
	0xB110: 'L3SLMREG',
	0xB118: 'L3SQCREG4',
	0xB11C: 'SCRATCH1',
	0x7F008: 'TRANS_CONF_EDP',
	0x9044: 'FBC_LLC_READ_CTRL',
	0x64834: 'EDP_PSR_IMR',
	0x64838: 'EDP_PSR_IIR',
	0x444e0: 'GEN8_PCU_ISR',
	0x444e4: 'GEN8_PCU_IMR',
	0x444e8: 'GEN8_PCU_IIR',
	0x444ec: 'GEN8_PCU_IER',
	0x60410: 'TRANSA_MSA_MISC',
	0x61410: 'TRANSB_MSA_MISC',
	0x62410: 'TRANSC_MSA_MISC',
	0x6f410: 'TRANS_EDP_MSA_MISC',
	0x49028: 'PIPE_A_CSC_MODE',
	0x49128: 'PIPE_B_CSC_MODE',
	0x46144: 'TRANS_CLK_SEL_B',
	0x8F074: 'CSR_SSP_BASE',
	0x8F004: 'CSR_HTP_SKL',
	0x8F034: 'CSR_LAST_WRITE',
	0xD84: 'DRIVER_RENDER_FWAKE_ACK',
	0xD88: 'DRIVER_MEDIA_FWAKE_ACK',
	0xB008: 'SCRATCH_LNCF1',
	0x46040: 'WRPLL_CTL1',
	0x46060: 'WRPLL_CTL2',
	0x6F200: 'VIDEO_DIP_CTL_EDP',
	0x70030: 'PIPE_MISC_A',
	0x71030: 'PIPE_MISC_B',
	0x72030: 'PIPE_MISC_C',
	0x138108: 'GEN6_GT_GFX_RC6',
	0xFDC: 'SHADOWREG119',
	0x9120: 'FUSE2',
	0x9134: 'MIRROR_EU_DISABLE0',
	0x940C: 'UCGCTL4',
	0x4A480: 'GAMMA_MODE_A',
	0x4AC80: 'GAMMA_MODE_B',
	0x4B480: 'GAMMA_MODE_C',
	0x120010: 'HSW_EDRAM_CAP',
	0x1082C0: 'GEN6_STOLEN_RESERVED',
	0x48250: 'BLC_PWM_CPU_CTL2',
	0x48254: 'BLC_PWM_CPU_CTL',
	0x78000: 'VGT_PVINFO_PAGE',
	0x41000: 'CPU_VGACNTRL',
	0x70034: 'SKL_BOTTOM_COLOR_A',
	0x71034: 'SKL_BOTTOM_COLOR_B',
	0x72034: 'SKL_BOTTOM_COLOR_C',
}

MMIO_RANGES = {
	0x2000: [0x1000, 'RENDER_RING_BASE', True],
	0x4000: [0x1000, 'BSD_RING_BASE', True],
	0x12000: [0x400, 'GEN6_BSD_RING_BASE', True],
	0x12400: [0xC00, 'Media Units (VIN Unit)', True],
	0x14000: [0x1000, 'MFX Memory Arbiter', True],
	0x1A000: [0x6000, 'VEBOX_RING_BASE', True],
	0x22000: [0x1000, 'BLT_RING_BASE', True],
	0x24000: [0x1000, 'Blitter Memory Arbiter', True],
	0x65000: [0x1000, 'I915_HDMI_LPE_AUDIO', True],
	0x100000: [0x8000, 'FENCE_REG_GEN6', True],
	0x140000: [0x40000, 'MCHBAR (SA)', True],
	0x1c0000: [0x4000, 'GEN11_BSD_RING_BASE', True],
	0x1c4000: [0x4000, 'GEN11_BSD2_RING_BASE', True],
	0x1d0000: [0x4000, 'GEN11_BSD3_RING_BASE', True],
	0x1d4000: [0x4000, 'GEN11_BSD4_RING_BASE', True],
	0x43200: [0x50, 'ILK_DPFC', True],
	0x64E00: [0x50, 'DDI_BUF_TRANS_A', False],
	0x64E60: [0x50, 'DDI_BUF_TRANS_B', False],
	0x70240: [0x1C0, 'PLANE_WM_1_A', False],
	0x71240: [0x1C0, 'PLANE_WM_1_B', False],
	0x70340: [0x1C0, 'PLANE_WM_2_A', False],
	0x71340: [0x1C0, 'PLANE_WM_2_B', False],
	0x800000: [0x2000000, 'stolen memory', True],
	0xa000: [0x400, 'PALETTE_A', True],
	0xa800: [0x400, 'PALETTE_B', True],
	0xC000: [0x400, 'CHV_PALETTE_C', True],
	0xC800: [0x800, 'MOCS_REGISTERS', True],
	0xB020: [0x88, 'MOCS_REGISTERS', True],
	0x60000: [0x30, 'TRANSCODER_A_REGS', False],
	0x61000: [0x30, 'TRANSCODER_B_REGS', False],
	0x62000: [0x30, 'TRANSCODER_C_REGS', False],
	0x63000: [0x30, 'TRANSCODER_D_REGS', False],
	0x6F000: [0x30, 'TRANSCODER_EDP_REGS', False],
	0x80000: [0x3000, 'DISPLAY_CSR', True],
	0x44300: [0x100, 'GT_0_INTERRUPT', True],
	0xFFFDF0: [0x210, '???UNKNOWN RANGE???', True],
	0x70140: [0x20, 'CUR_WM_A_0', False],
	0x71140: [0x20, 'CUR_WM_B_0', False],
}
