* # FILE NAME: /NFS/STAK/STUDENTS/G/GOYNESE/CADENCE/SIMULATION/256SRAM/         
* HSPICES/SCHEMATIC/NETLIST/256SRAM.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON MAR 17 16:04:28 2014
   
* GLOBAL NET DEFINITIONS
.GLOBAL VDD! 
* FILE NAME: ECE471_256SRAM_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: 256SRAM.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:29 2014.
   
XI276 ENW WR1 NET0179 SUB1 
XI277 ENW WR2 NET0177 SUB1 
XI278 ENW WR3 NET0181 SUB1 
XI279 ENW WR4 NET0183 SUB1 
XI280 ENW WR5 NET0185 SUB1 
XI281 ENW WR6 NET0187 SUB1 
XI282 ENW WR7 NET0104 SUB1 
XI283 ENW WR8 NET0175 SUB1 
XI284 ENW WR9 NET0191 SUB1 
XI285 ENW WR10 NET0193 SUB1 
XI286 ENW WR11 NET0113 SUB1 
XI288 ENW WR13 NET0116 SUB1 
XI289 ENW WR14 NET0119 SUB1 
XI290 ENW WR15 NET0122 SUB1 
XI291 ENW WR16 NET0125 SUB1 
XI292 ENW WR16 NET33 SUB1 
XI293 ENW WR15 NET48 SUB1 
XI294 ENW WR14 NET45 SUB1 
XI295 ENW WR13 NET6 SUB1 
XI296 ENW WR12 NET714 SUB1 
XI297 ENW WR11 NET699 SUB1 
XI298 ENW WR10 NET702 SUB1 
XI299 ENW WR9 NET753 SUB1 
XI300 ENW WR8 NET768 SUB1 
XI301 ENW WR7 NET765 SUB1 
XI302 ENW WR6 NET261 SUB1 
XI303 ENW WR5 NET276 SUB1 
XI304 ENW WR4 NET273 SUB1 
XI305 ENW WR3 NET222 SUB1 
XI306 ENW WR2 NET207 SUB1 
XI307 ENW WR1 NET210 SUB1 
XI261 NET0177 NET206 INV_1 
XI260 NET0179 NET209 INV_1 
XI262 NET0181 NET221 INV_1 
XI263 NET0183 NET272 INV_1 
XI264 NET0185 NET275 INV_1 
XI265 NET0187 NET260 INV_1 
XI266 NET0104 NET764 INV_1 
XI267 NET0175 NET767 INV_1 
XI268 NET0191 NET752 INV_1 
XI269 NET0193 NET701 INV_1 
XI270 NET0113 NET698 INV_1 
XI271 WR12 NET713 INV_1 
XI272 NET0116 NET5 INV_1 
XI273 NET0119 NET44 INV_1 
XI274 NET0122 NET47 INV_1 
XI275 NET0125 NET32 INV_1 
XI256 NET481 NET484 NET460 NET457 NET568 NET565 NET589 NET592 NET319 NET316 
+NET340 NET343 NET232 NET235 NET211 NET208 EN S0 S1 S2 S3 DECODER_G1 
XI255 NET6 NET5 NET211 SRAMCELL_G2 
XI254 NET6 NET5 NET208 SRAMCELL_G2 
XI253 NET6 NET5 NET235 SRAMCELL_G2 
XI252 NET6 NET5 NET232 SRAMCELL_G2 
XI251 NET48 NET47 NET235 SRAMCELL_G2 
XI250 NET45 NET44 NET235 SRAMCELL_G2 
XI249 NET45 NET44 NET232 SRAMCELL_G2 
XI248 NET48 NET47 NET232 SRAMCELL_G2 
XI247 NET33 NET32 NET232 SRAMCELL_G2 
XI246 NET33 NET32 NET235 SRAMCELL_G2 
XI245 NET33 NET32 NET208 SRAMCELL_G2 
XI244 NET33 NET32 NET211 SRAMCELL_G2 
XI243 NET48 NET47 NET211 SRAMCELL_G2 
XI242 NET45 NET44 NET211 SRAMCELL_G2 
XI241 NET45 NET44 NET208 SRAMCELL_G2 
XI240 NET48 NET47 NET208 SRAMCELL_G2 
XI239 NET48 NET47 NET343 SRAMCELL_G2 
XI238 NET45 NET44 NET343 SRAMCELL_G2 
XI237 NET45 NET44 NET340 SRAMCELL_G2 
XI236 NET48 NET47 NET340 SRAMCELL_G2 
XI235 NET33 NET32 NET340 SRAMCELL_G2 
XI234 NET33 NET32 NET343 SRAMCELL_G2 
XI233 NET33 NET32 NET316 SRAMCELL_G2 
XI232 NET33 NET32 NET319 SRAMCELL_G2 
XI231 NET48 NET47 NET319 SRAMCELL_G2 
XI230 NET45 NET44 NET319 SRAMCELL_G2 
XI229 NET45 NET44 NET316 SRAMCELL_G2 
XI228 NET48 NET47 NET316 SRAMCELL_G2 
XI227 NET6 NET5 NET319 SRAMCELL_G2 
XI226 NET6 NET5 NET316 SRAMCELL_G2 
XI225 NET6 NET5 NET343 SRAMCELL_G2 
XI224 NET6 NET5 NET340 SRAMCELL_G2 
XI223 NET48 NET47 NET565 SRAMCELL_G2 
XI222 NET6 NET5 NET568 SRAMCELL_G2 
XI221 NET6 NET5 NET565 SRAMCELL_G2 
XI220 NET6 NET5 NET592 SRAMCELL_G2 
XI219 NET6 NET5 NET589 SRAMCELL_G2 
XI218 NET6 NET5 NET460 SRAMCELL_G2 
XI217 NET6 NET5 NET457 SRAMCELL_G2 
XI216 NET6 NET5 NET484 SRAMCELL_G2 
XI215 NET6 NET5 NET481 SRAMCELL_G2 
XI214 NET48 NET47 NET484 SRAMCELL_G2 
XI213 NET45 NET44 NET484 SRAMCELL_G2 
XI212 NET45 NET44 NET481 SRAMCELL_G2 
XI211 NET48 NET47 NET481 SRAMCELL_G2 
XI210 NET33 NET32 NET481 SRAMCELL_G2 
XI209 NET33 NET32 NET484 SRAMCELL_G2 
XI208 NET33 NET32 NET457 SRAMCELL_G2 
XI207 NET33 NET32 NET460 SRAMCELL_G2 
XI206 NET48 NET47 NET460 SRAMCELL_G2 
XI205 NET45 NET44 NET460 SRAMCELL_G2 
XI204 NET45 NET44 NET457 SRAMCELL_G2 
XI203 NET48 NET47 NET457 SRAMCELL_G2 
XI202 NET48 NET47 NET592 SRAMCELL_G2 
XI201 NET45 NET44 NET592 SRAMCELL_G2 
XI200 NET45 NET44 NET589 SRAMCELL_G2 
XI199 NET48 NET47 NET589 SRAMCELL_G2 
XI198 NET33 NET32 NET589 SRAMCELL_G2 
XI197 NET33 NET32 NET592 SRAMCELL_G2 
XI196 NET33 NET32 NET565 SRAMCELL_G2 
XI195 NET33 NET32 NET568 SRAMCELL_G2 
XI194 NET48 NET47 NET568 SRAMCELL_G2 
XI193 NET45 NET44 NET568 SRAMCELL_G2 
XI192 NET45 NET44 NET565 SRAMCELL_G2 
XI191 NET768 NET767 NET592 SRAMCELL_G2 
XI190 NET765 NET764 NET592 SRAMCELL_G2 
XI189 NET765 NET764 NET589 SRAMCELL_G2 
XI188 NET768 NET767 NET589 SRAMCELL_G2 
XI95 NET207 NET206 NET208 SRAMCELL_G2 
XI94 NET210 NET209 NET208 SRAMCELL_G2 
XI93 NET210 NET209 NET211 SRAMCELL_G2 
XI92 NET207 NET206 NET211 SRAMCELL_G2 
XI91 NET222 NET221 NET211 SRAMCELL_G2 
XI90 NET222 NET221 NET208 SRAMCELL_G2 
XI89 NET222 NET221 NET235 SRAMCELL_G2 
XI88 NET222 NET221 NET232 SRAMCELL_G2 
XI87 NET207 NET206 NET232 SRAMCELL_G2 
XI86 NET210 NET209 NET232 SRAMCELL_G2 
XI85 NET210 NET209 NET235 SRAMCELL_G2 
XI84 NET207 NET206 NET235 SRAMCELL_G2 
XI83 NET276 NET275 NET235 SRAMCELL_G2 
XI82 NET273 NET272 NET235 SRAMCELL_G2 
XI81 NET273 NET272 NET232 SRAMCELL_G2 
XI80 NET276 NET275 NET232 SRAMCELL_G2 
XI79 NET261 NET260 NET232 SRAMCELL_G2 
XI78 NET261 NET260 NET235 SRAMCELL_G2 
XI77 NET261 NET260 NET208 SRAMCELL_G2 
XI76 NET261 NET260 NET211 SRAMCELL_G2 
XI75 NET276 NET275 NET211 SRAMCELL_G2 
XI74 NET273 NET272 NET211 SRAMCELL_G2 
XI73 NET273 NET272 NET208 SRAMCELL_G2 
XI72 NET276 NET275 NET208 SRAMCELL_G2 
XI71 NET276 NET275 NET343 SRAMCELL_G2 
XI70 NET273 NET272 NET343 SRAMCELL_G2 
XI69 NET273 NET272 NET340 SRAMCELL_G2 
XI68 NET276 NET275 NET340 SRAMCELL_G2 
XI67 NET261 NET260 NET340 SRAMCELL_G2 
XI66 NET261 NET260 NET343 SRAMCELL_G2 
XI65 NET261 NET260 NET316 SRAMCELL_G2 
XI64 NET261 NET260 NET319 SRAMCELL_G2 
XI63 NET276 NET275 NET319 SRAMCELL_G2 
XI62 NET273 NET272 NET319 SRAMCELL_G2 
XI61 NET273 NET272 NET316 SRAMCELL_G2 
XI60 NET276 NET275 NET316 SRAMCELL_G2 
XI59 NET207 NET206 NET316 SRAMCELL_G2 
XI58 NET210 NET209 NET316 SRAMCELL_G2 
XI57 NET210 NET209 NET319 SRAMCELL_G2 
XI56 NET207 NET206 NET319 SRAMCELL_G2 
XI55 NET222 NET221 NET319 SRAMCELL_G2 
XI54 NET222 NET221 NET316 SRAMCELL_G2 
XI53 NET222 NET221 NET343 SRAMCELL_G2 
XI52 NET222 NET221 NET340 SRAMCELL_G2 
XI51 NET207 NET206 NET340 SRAMCELL_G2 
XI50 NET210 NET209 NET340 SRAMCELL_G2 
XI49 NET210 NET209 NET343 SRAMCELL_G2 
XI48 NET207 NET206 NET343 SRAMCELL_G2 
XI178 NET702 NET701 NET565 SRAMCELL_G2 
XI177 NET702 NET701 NET568 SRAMCELL_G2 
XI176 NET699 NET698 NET568 SRAMCELL_G2 
XI175 NET714 NET713 NET568 SRAMCELL_G2 
XI174 NET714 NET713 NET565 SRAMCELL_G2 
XI173 NET714 NET713 NET592 SRAMCELL_G2 
XI172 NET714 NET713 NET589 SRAMCELL_G2 
XI171 NET699 NET698 NET589 SRAMCELL_G2 
XI170 NET702 NET701 NET589 SRAMCELL_G2 
XI169 NET702 NET701 NET592 SRAMCELL_G2 
XI168 NET699 NET698 NET592 SRAMCELL_G2 
XI167 NET699 NET698 NET457 SRAMCELL_G2 
XI166 NET702 NET701 NET457 SRAMCELL_G2 
XI165 NET702 NET701 NET460 SRAMCELL_G2 
XI164 NET699 NET698 NET460 SRAMCELL_G2 
XI163 NET714 NET713 NET460 SRAMCELL_G2 
XI162 NET714 NET713 NET457 SRAMCELL_G2 
XI161 NET714 NET713 NET484 SRAMCELL_G2 
XI160 NET714 NET713 NET481 SRAMCELL_G2 
XI159 NET699 NET698 NET481 SRAMCELL_G2 
XI158 NET702 NET701 NET481 SRAMCELL_G2 
XI157 NET702 NET701 NET484 SRAMCELL_G2 
XI156 NET699 NET698 NET484 SRAMCELL_G2 
XI155 NET768 NET767 NET484 SRAMCELL_G2 
XI154 NET765 NET764 NET484 SRAMCELL_G2 
XI153 NET765 NET764 NET481 SRAMCELL_G2 
XI152 NET768 NET767 NET481 SRAMCELL_G2 
XI151 NET753 NET752 NET481 SRAMCELL_G2 
XI150 NET753 NET752 NET484 SRAMCELL_G2 
XI149 NET753 NET752 NET457 SRAMCELL_G2 
XI148 NET753 NET752 NET460 SRAMCELL_G2 
XI147 NET768 NET767 NET460 SRAMCELL_G2 
XI146 NET765 NET764 NET460 SRAMCELL_G2 
XI145 NET765 NET764 NET457 SRAMCELL_G2 
XI144 NET768 NET767 NET457 SRAMCELL_G2 
XI143 NET207 NET206 NET457 SRAMCELL_G2 
XI142 NET210 NET209 NET457 SRAMCELL_G2 
XI141 NET210 NET209 NET460 SRAMCELL_G2 
XI140 NET207 NET206 NET460 SRAMCELL_G2 
XI139 NET222 NET221 NET460 SRAMCELL_G2 
XI138 NET222 NET221 NET457 SRAMCELL_G2 
XI137 NET222 NET221 NET484 SRAMCELL_G2 
XI136 NET222 NET221 NET481 SRAMCELL_G2 
XI135 NET207 NET206 NET481 SRAMCELL_G2 
XI134 NET210 NET209 NET481 SRAMCELL_G2 
XI133 NET210 NET209 NET484 SRAMCELL_G2 
XI132 NET207 NET206 NET484 SRAMCELL_G2 
XI131 NET276 NET275 NET484 SRAMCELL_G2 
XI130 NET273 NET272 NET484 SRAMCELL_G2 
XI129 NET273 NET272 NET481 SRAMCELL_G2 
XI128 NET276 NET275 NET481 SRAMCELL_G2 
XI127 NET261 NET260 NET481 SRAMCELL_G2 
XI126 NET261 NET260 NET484 SRAMCELL_G2 
XI125 NET261 NET260 NET457 SRAMCELL_G2 
XI124 NET261 NET260 NET460 SRAMCELL_G2 
XI123 NET276 NET275 NET460 SRAMCELL_G2 
XI122 NET273 NET272 NET460 SRAMCELL_G2 
XI121 NET273 NET272 NET457 SRAMCELL_G2 
XI120 NET276 NET275 NET457 SRAMCELL_G2 
XI119 NET276 NET275 NET592 SRAMCELL_G2 
XI118 NET273 NET272 NET592 SRAMCELL_G2 
XI117 NET273 NET272 NET589 SRAMCELL_G2 
XI116 NET276 NET275 NET589 SRAMCELL_G2 
XI115 NET261 NET260 NET589 SRAMCELL_G2 
XI114 NET261 NET260 NET592 SRAMCELL_G2 
XI113 NET261 NET260 NET565 SRAMCELL_G2 
XI112 NET261 NET260 NET568 SRAMCELL_G2 
XI111 NET276 NET275 NET568 SRAMCELL_G2 
XI110 NET273 NET272 NET568 SRAMCELL_G2 
XI109 NET273 NET272 NET565 SRAMCELL_G2 
XI108 NET276 NET275 NET565 SRAMCELL_G2 
XI107 NET207 NET206 NET565 SRAMCELL_G2 
XI106 NET210 NET209 NET565 SRAMCELL_G2 
XI105 NET210 NET209 NET568 SRAMCELL_G2 
XI104 NET207 NET206 NET568 SRAMCELL_G2 
XI103 NET222 NET221 NET568 SRAMCELL_G2 
XI102 NET222 NET221 NET565 SRAMCELL_G2 
XI101 NET222 NET221 NET592 SRAMCELL_G2 
XI100 NET222 NET221 NET589 SRAMCELL_G2 
XI99 NET207 NET206 NET589 SRAMCELL_G2 
XI98 NET210 NET209 NET589 SRAMCELL_G2 
XI97 NET210 NET209 NET592 SRAMCELL_G2 
XI96 NET207 NET206 NET592 SRAMCELL_G2 
XI187 NET753 NET752 NET589 SRAMCELL_G2 
XI186 NET753 NET752 NET592 SRAMCELL_G2 
XI185 NET753 NET752 NET565 SRAMCELL_G2 
XI184 NET753 NET752 NET568 SRAMCELL_G2 
XI183 NET768 NET767 NET568 SRAMCELL_G2 
XI182 NET765 NET764 NET568 SRAMCELL_G2 
XI181 NET765 NET764 NET565 SRAMCELL_G2 
XI180 NET768 NET767 NET565 SRAMCELL_G2 
XI179 NET699 NET698 NET565 SRAMCELL_G2 
XI47 NET768 NET767 NET343 SRAMCELL_G2 
XI46 NET765 NET764 NET343 SRAMCELL_G2 
XI45 NET765 NET764 NET340 SRAMCELL_G2 
XI44 NET768 NET767 NET340 SRAMCELL_G2 
XI43 NET753 NET752 NET340 SRAMCELL_G2 
XI42 NET753 NET752 NET343 SRAMCELL_G2 
XI41 NET753 NET752 NET316 SRAMCELL_G2 
XI40 NET753 NET752 NET319 SRAMCELL_G2 
XI39 NET768 NET767 NET319 SRAMCELL_G2 
XI38 NET765 NET764 NET319 SRAMCELL_G2 
XI37 NET765 NET764 NET316 SRAMCELL_G2 
XI36 NET768 NET767 NET316 SRAMCELL_G2 
XI35 NET699 NET698 NET316 SRAMCELL_G2 
XI34 NET702 NET701 NET316 SRAMCELL_G2 
XI33 NET702 NET701 NET319 SRAMCELL_G2 
XI32 NET699 NET698 NET319 SRAMCELL_G2 
XI31 NET714 NET713 NET319 SRAMCELL_G2 
XI30 NET714 NET713 NET316 SRAMCELL_G2 
XI29 NET714 NET713 NET343 SRAMCELL_G2 
XI28 NET714 NET713 NET340 SRAMCELL_G2 
XI27 NET699 NET698 NET340 SRAMCELL_G2 
XI26 NET702 NET701 NET340 SRAMCELL_G2 
XI25 NET702 NET701 NET343 SRAMCELL_G2 
XI24 NET699 NET698 NET343 SRAMCELL_G2 
XI23 NET699 NET698 NET208 SRAMCELL_G2 
XI22 NET702 NET701 NET208 SRAMCELL_G2 
XI21 NET702 NET701 NET211 SRAMCELL_G2 
XI20 NET699 NET698 NET211 SRAMCELL_G2 
XI19 NET714 NET713 NET211 SRAMCELL_G2 
XI18 NET714 NET713 NET208 SRAMCELL_G2 
XI17 NET714 NET713 NET235 SRAMCELL_G2 
XI16 NET714 NET713 NET232 SRAMCELL_G2 
XI15 NET699 NET698 NET232 SRAMCELL_G2 
XI14 NET702 NET701 NET232 SRAMCELL_G2 
XI13 NET702 NET701 NET235 SRAMCELL_G2 
XI12 NET699 NET698 NET235 SRAMCELL_G2 
XI11 NET768 NET767 NET235 SRAMCELL_G2 
XI10 NET765 NET764 NET235 SRAMCELL_G2 
XI9 NET765 NET764 NET232 SRAMCELL_G2 
XI8 NET768 NET767 NET232 SRAMCELL_G2 
XI7 NET753 NET752 NET232 SRAMCELL_G2 
XI6 NET753 NET752 NET235 SRAMCELL_G2 
XI5 NET753 NET752 NET208 SRAMCELL_G2 
XI4 NET753 NET752 NET211 SRAMCELL_G2 
XI3 NET768 NET767 NET211 SRAMCELL_G2 
XI2 NET765 NET764 NET211 SRAMCELL_G2 
XI1 NET765 NET764 NET208 SRAMCELL_G2 
XI0 NET768 NET767 NET208 SRAMCELL_G2 
   
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_1 A Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
M1 Y A VDD! VDD!  TSMC25DP  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_1 
   
   
   
* FILE NAME: ECE471_SRAMCELL_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: SRAMCELL.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: BL = BL
*                   BLBAR = BLBAR
*                   WL = WL
.SUBCKT SRAMCELL_G2 BL BLBAR WL 
VP2 NET19 NET049 
VP1 NET18 NET030 
VN3 NET18 NET028 
VN4 NET19 NET037 
VN1 NET021 WL 
VN2 NET033 WL 
MN2 BL NET033 NET18 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN3 NET19 NET021 BLBAR 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN0 NET18 NET037 0 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN1 0 NET028 NET19 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MP0 NET18 NET049 VDD! VDD!  TSMC25DP  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MP1 VDD! NET030 NET19 VDD!  TSMC25DP  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SRAMCELL_G2 
* FILE NAME: ECE471_TRISTATEBUFFER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: TRISTATEBUFFER.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: EN = EN
*                   IN = IN
*                   OUT = OUT
.SUBCKT SUB1 EN IN OUT 
XI4 EN ENBAR INV_1 
MP1 OUT ENBAR NET9 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP0 NET26 IN VDD! VDD!  TSMC25DP  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MP2 NET9 NET26 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MN2 OUT EN NET22 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN1 NET22 NET26 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN0 NET26 IN 0 0  TSMC25DN  L=240E-9 W=480E-9 AD=288E-15 AS=288E-15 PD=2.16E-6 
+PS=2.16E-6 M=1 
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_1 A Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
M1 Y A VDD! VDD!  TSMC25DP  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_1 
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB1 
* FILE NAME: ECE471_DECODER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: DECODER.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: 1 = 7
*                   2 = 17
*                   3 = 10
*                   4 = 15
*                   5 = 21
*                   6 = 5
*                   7 = 18
*                   8 = 1
*                   9 = 2
*                   10 = 13
*                   11 = 4
*                   12 = 3
*                   13 = 19
*                   14 = 14
*                   15 = 16
*                   16 = 20
*                   EN = EN
*                   S0 = S0
*                   S1 = S1
*                   S2 = S2
*                   S3 = S3
.SUBCKT DECODER_G1 7 17 10 15 21 5 18 1 2 13 4 3 19 14 16 20 EN S0 S1 S2 S3 
XI56 NET0176 EN 20 AND2_1 
XI57 NET0167 EN 16 AND2_1 
XI58 NET0161 EN 14 AND2_1 
XI59 NET0197 EN 19 AND2_1 
XI60 NET0191 EN 3 AND2_1 
XI61 NET0188 EN 4 AND2_1 
XI62 NET0185 EN 13 AND2_1 
XI63 NET0182 EN 2 AND2_1 
XI64 NET0179 EN 1 AND2_1 
XI65 NET0170 EN 18 AND2_1 
XI66 NET0164 EN 5 AND2_1 
XI67 NET0194 EN 21 AND2_1 
XI68 NET0200 EN 15 AND2_1 
XI69 NET0203 EN 10 AND2_1 
XI70 NET0206 EN 17 AND2_1 
XI71 NET0209 EN 7 AND2_1 
XI53 NET091 NET50 NET0161 NOR2_2 
XI45 NET32 NET50 NET0164 NOR2_2 
XI54 NET091 NET44 NET0167 NOR2_2 
XI46 NET32 NET44 NET0170 NOR2_2 
XI32 S0 S1 NET56 NOR2_3 
XI55 NET091 NET38 NET0176 NOR2_2 
XI47 NET32 NET38 NET0179 NOR2_2 
XI48 NET56 NET094 NET0182 NOR2_2 
XI49 NET094 NET50 NET0185 NOR2_2 
XI50 NET094 NET44 NET0188 NOR2_2 
XI51 NET094 NET38 NET0191 NOR2_2 
XI44 NET59 NET32 NET0194 NOR2_2 
XI52 NET091 NET56 NET0197 NOR2_2 
XI43 NET56 NET38 NET0200 NOR2_2 
XI42 NET59 NET44 NET0203 NOR2_2 
XI41 NET59 NET50 NET0206 NOR2_2 
XI40 NET56 NET59 NET0209 NOR2_2 
XI33 S3 S2 NET59 NOR2_3 
XI39 NET070 NET068 NET091 NOR2_3 
XI34 S1 NET17 NET50 NOR2_3 
XI38 NET072 S2 NET094 NOR2_3 
XI37 S3 NET9 NET32 NOR2_3 
XI36 NET13 NET11 NET38 NOR2_3 
XI35 NET15 S0 NET44 NOR2_3 
XI31 S2 NET068 INV_4 
XI30 S3 NET070 INV_4 
XI21 S3 NET072 INV_4 
XI15 S2 NET9 INV_4 
XI11 S1 NET11 INV_4 
XI10 S0 NET13 INV_4 
XI8 S1 NET15 INV_4 
XI5 S0 NET17 INV_4 
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_NOR2_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: NOR2.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: A = A
*                   B = B
*                   Y = Y
.SUBCKT NOR2_2 A B Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(480E-9) AD=+2.88000000E-13 
+AS=+2.88000000E-13 PD=+2.16000000E-06 PS=+2.16000000E-06 OFF 
M1 Y B 0 0  TSMC25DN  L=(240E-9) W=(480E-9) AD=+2.88000000E-13 
+AS=+2.88000000E-13 PD=+2.16000000E-06 PS=+2.16000000E-06 OFF 
M2 Y B NET10 VDD!  TSMC25DP  L=(240E-9) W=(960E-9) AD=+5.76000000E-13 
+AS=+5.76000000E-13 PD=+3.12000000E-06 PS=+3.12000000E-06 OFF 
M3 NET10 A VDD! VDD!  TSMC25DP  L=(240E-9) W=(960E-9) AD=+5.76000000E-13 
+AS=+5.76000000E-13 PD=+3.12000000E-06 PS=+3.12000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS NOR2_2 
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_4 A Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
M1 Y A VDD! VDD!  TSMC25DP  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_4 
* FILE NAME: NCSU_DIGITAL_PARTS_AND2_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: AND2.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: A = A
*                   B = B
*                   Y = Y
.SUBCKT AND2_1 A B Y 
M5 Y NET29 VDD! VDD!  TSMC25DP  L=(240E-9) W=(960E-9) AD=+5.76000000E-13 
+AS=+5.76000000E-13 PD=+3.12000000E-06 PS=+3.12000000E-06 OFF 
M3 NET29 B VDD! VDD!  TSMC25DP  L=(240E-9) W=(960E-9) AD=+5.76000000E-13 
+AS=+5.76000000E-13 PD=+3.12000000E-06 PS=+3.12000000E-06 OFF 
M2 NET29 A VDD! VDD!  TSMC25DP  L=(240E-9) W=(960E-9) AD=+5.76000000E-13 
+AS=+5.76000000E-13 PD=+3.12000000E-06 PS=+3.12000000E-06 OFF 
M4 Y NET29 0 0  TSMC25DN  L=(240E-9) W=(480E-9) AD=+2.88000000E-13 
+AS=+2.88000000E-13 PD=+2.16000000E-06 PS=+2.16000000E-06 OFF 
M1 NET29 A NET11 0  TSMC25DN  L=(240E-9) W=(480E-9) AD=+2.88000000E-13 
+AS=+2.88000000E-13 PD=+2.16000000E-06 PS=+2.16000000E-06 OFF 
M0 NET11 B 0 0  TSMC25DN  L=(240E-9) W=(480E-9) AD=+2.88000000E-13 
+AS=+2.88000000E-13 PD=+2.16000000E-06 PS=+2.16000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS AND2_1 
* FILE NAME: NCSU_DIGITAL_PARTS_NOR2_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: NOR2.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 16:04:28 2014.
   
* TERMINAL MAPPING: A = A
*                   B = B
*                   Y = Y
.SUBCKT NOR2_3 A B Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(960E-9) AD=+5.76000000E-13 
+AS=+5.76000000E-13 PD=+3.12000000E-06 PS=+3.12000000E-06 OFF 
M1 Y B 0 0  TSMC25DN  L=(240E-9) W=(960E-9) AD=+5.76000000E-13 
+AS=+5.76000000E-13 PD=+3.12000000E-06 PS=+3.12000000E-06 OFF 
M2 Y B NET10 VDD!  TSMC25DP  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M3 NET10 A VDD! VDD!  TSMC25DP  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS NOR2_3 
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS DECODER_G1 
   

* INCLUDE FILES
   
   
   
   
   
   
* END OF NETLIST
.TEMP    25.0000    
.OP
.save
.OPTION  INGOLD=2 ARTIST=2 PSF=2
+        PROBE=0
.END
