set ::env(PROJECT_NAME) dpll-isdn
set ::env(DESIGN_TOP) dpll
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/dpll-isdn/rtl/Sources
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/dpll-isdn/rtl/Sources/dpll.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
