<stg><name>sum_engine</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %t8_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t8_V)

]]></Node>
<StgValue><ssdm name="t8_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %t7_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t7_V)

]]></Node>
<StgValue><ssdm name="t7_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %t6_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t6_V)

]]></Node>
<StgValue><ssdm name="t6_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %t5_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t5_V)

]]></Node>
<StgValue><ssdm name="t5_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %t4_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t4_V)

]]></Node>
<StgValue><ssdm name="t4_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %t3_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t3_V)

]]></Node>
<StgValue><ssdm name="t3_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %t2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t2_V)

]]></Node>
<StgValue><ssdm name="t2_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %t1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t1_V)

]]></Node>
<StgValue><ssdm name="t1_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %t0_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %t0_V)

]]></Node>
<StgValue><ssdm name="t0_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %add0_V = add i6 %t1_V_read, %t0_V_read

]]></Node>
<StgValue><ssdm name="add0_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %add1_V = add i6 %t3_V_read, %t2_V_read

]]></Node>
<StgValue><ssdm name="add1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %add2_V = add i6 %t5_V_read, %t4_V_read

]]></Node>
<StgValue><ssdm name="add2_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %add3_V = add i6 %t7_V_read, %t6_V_read

]]></Node>
<StgValue><ssdm name="add3_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="6">
<![CDATA[
:14  %lhs_V = sext i6 %add0_V to i7

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="6">
<![CDATA[
:15  %rhs_V = sext i6 %add1_V to i7

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="6">
<![CDATA[
:16  %lhs_V_1 = sext i6 %add2_V to i7

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="6">
<![CDATA[
:17  %rhs_V_1 = sext i6 %add3_V to i7

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %add_ln68 = add i7 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %add_ln68_1 = add i7 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:20  %add6_V = add i7 %add_ln68_1, %add_ln68

]]></Node>
<StgValue><ssdm name="add6_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
:21  %lhs_V_2 = sext i7 %add6_V to i8

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="6">
<![CDATA[
:22  %rhs_V_2 = zext i6 %t8_V_read to i8

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %ret_V = add i8 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8">
<![CDATA[
:24  ret i8 %ret_V

]]></Node>
<StgValue><ssdm name="ret_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="t0_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t0_V"/></StgValue>
</port>
<port id="29" name="t1_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t1_V"/></StgValue>
</port>
<port id="30" name="t2_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t2_V"/></StgValue>
</port>
<port id="31" name="t3_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t3_V"/></StgValue>
</port>
<port id="32" name="t4_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t4_V"/></StgValue>
</port>
<port id="33" name="t5_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t5_V"/></StgValue>
</port>
<port id="34" name="t6_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t6_V"/></StgValue>
</port>
<port id="35" name="t7_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t7_V"/></StgValue>
</port>
<port id="36" name="t8_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t8_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="_ssdm_op_SpecPipeline" to="specpipeline_ln62" fromId="37" toId="2">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specpipeline_ln62" fromId="39" toId="2">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specpipeline_ln62" fromId="41" toId="2">
</dataflow>
<dataflow id="43" from="StgValue_41" to="specpipeline_ln62" fromId="41" toId="2">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specpipeline_ln62" fromId="44" toId="2">
</dataflow>
<dataflow id="47" from="p_str251" to="specpipeline_ln62" fromId="46" toId="2">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i6" to="t8_V_read" fromId="48" toId="3">
</dataflow>
<dataflow id="50" from="t8_V" to="t8_V_read" fromId="36" toId="3">
</dataflow>
<dataflow id="51" from="_ssdm_op_Read.ap_auto.i6" to="t7_V_read" fromId="48" toId="4">
</dataflow>
<dataflow id="52" from="t7_V" to="t7_V_read" fromId="35" toId="4">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i6" to="t6_V_read" fromId="48" toId="5">
</dataflow>
<dataflow id="54" from="t6_V" to="t6_V_read" fromId="34" toId="5">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i6" to="t5_V_read" fromId="48" toId="6">
</dataflow>
<dataflow id="56" from="t5_V" to="t5_V_read" fromId="33" toId="6">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i6" to="t4_V_read" fromId="48" toId="7">
</dataflow>
<dataflow id="58" from="t4_V" to="t4_V_read" fromId="32" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i6" to="t3_V_read" fromId="48" toId="8">
</dataflow>
<dataflow id="60" from="t3_V" to="t3_V_read" fromId="31" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i6" to="t2_V_read" fromId="48" toId="9">
</dataflow>
<dataflow id="62" from="t2_V" to="t2_V_read" fromId="30" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i6" to="t1_V_read" fromId="48" toId="10">
</dataflow>
<dataflow id="64" from="t1_V" to="t1_V_read" fromId="29" toId="10">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i6" to="t0_V_read" fromId="48" toId="11">
</dataflow>
<dataflow id="66" from="t0_V" to="t0_V_read" fromId="28" toId="11">
</dataflow>
<dataflow id="67" from="t1_V_read" to="add0_V" fromId="10" toId="12">
</dataflow>
<dataflow id="68" from="t0_V_read" to="add0_V" fromId="11" toId="12">
</dataflow>
<dataflow id="69" from="t3_V_read" to="add1_V" fromId="8" toId="13">
</dataflow>
<dataflow id="70" from="t2_V_read" to="add1_V" fromId="9" toId="13">
</dataflow>
<dataflow id="71" from="t5_V_read" to="add2_V" fromId="6" toId="14">
</dataflow>
<dataflow id="72" from="t4_V_read" to="add2_V" fromId="7" toId="14">
</dataflow>
<dataflow id="73" from="t7_V_read" to="add3_V" fromId="4" toId="15">
</dataflow>
<dataflow id="74" from="t6_V_read" to="add3_V" fromId="5" toId="15">
</dataflow>
<dataflow id="75" from="add0_V" to="lhs_V" fromId="12" toId="16">
</dataflow>
<dataflow id="76" from="add1_V" to="rhs_V" fromId="13" toId="17">
</dataflow>
<dataflow id="77" from="add2_V" to="lhs_V_1" fromId="14" toId="18">
</dataflow>
<dataflow id="78" from="add3_V" to="rhs_V_1" fromId="15" toId="19">
</dataflow>
<dataflow id="79" from="rhs_V" to="add_ln68" fromId="17" toId="20">
</dataflow>
<dataflow id="80" from="lhs_V" to="add_ln68" fromId="16" toId="20">
</dataflow>
<dataflow id="81" from="lhs_V_1" to="add_ln68_1" fromId="18" toId="21">
</dataflow>
<dataflow id="82" from="rhs_V_1" to="add_ln68_1" fromId="19" toId="21">
</dataflow>
<dataflow id="83" from="add_ln68_1" to="add6_V" fromId="21" toId="22">
</dataflow>
<dataflow id="84" from="add_ln68" to="add6_V" fromId="20" toId="22">
</dataflow>
<dataflow id="85" from="add6_V" to="lhs_V_2" fromId="22" toId="23">
</dataflow>
<dataflow id="86" from="t8_V_read" to="rhs_V_2" fromId="3" toId="24">
</dataflow>
<dataflow id="87" from="lhs_V_2" to="ret_V" fromId="23" toId="25">
</dataflow>
<dataflow id="88" from="rhs_V_2" to="ret_V" fromId="24" toId="25">
</dataflow>
<dataflow id="89" from="ret_V" to="ret_ln76" fromId="25" toId="26">
</dataflow>
</dataflows>


</stg>
