$date
    Fri Nov  5 21:59:51 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 1 ! sof $end
$var reg 1 " reset_n $end
$var string 2 # state $end
$var reg 1 $ clk $end
$var reg 1 % sync_flag $end
$scope module framer_ctrl0 $end
$var reg 1 $ clk $end
$var reg 3 & index $end
$var reg 1 " reset_n $end
$var reg 1 ! sof $end
$var string 2 # state $end
$var reg 1 % sync_flag $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
1"
sSEARCH #
0$
0%
b000 &
$end
#10
1$
b001 &
#20
0$
#30
1$
#40
0$
#50
1$
#60
0$
1%
#70
1$
sCONFIRM #
#80
0$
0%
#90
1$
b010 &
#100
0$
#110
1$
b011 &
#120
0$
#130
1$
b100 &
#140
0$
#150
1$
b101 &
#160
0$
#170
1$
b110 &
#180
0$
#190
1$
b111 &
#200
0$
#210
1$
b000 &
#220
0$
#230
1$
b001 &
sSEARCH #
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
#300
0$
1%
#310
1$
sCONFIRM #
#320
0$
0%
#330
1$
b010 &
#340
0$
#350
1$
b011 &
#360
0$
#370
1$
b100 &
#380
0$
#390
1$
b101 &
#400
0$
#410
1$
b110 &
#420
0$
#430
1$
b111 &
#440
0$
#450
1$
b000 &
#460
0$
1%
#470
1$
b001 &
sSYNC #
#480
0$
0%
#490
1$
b010 &
#500
0$
#510
1$
b011 &
#520
0$
#530
1$
b100 &
#540
0$
#550
1$
b101 &
#560
0$
#570
1$
b110 &
#580
0$
#590
1$
b111 &
#600
0$
#610
1$
b000 &
1!
#620
0$
1%
#630
1$
b001 &
0!
#640
0$
0%
#650
1$
b010 &
#660
0$
#670
1$
b011 &
#680
0$
#690
1$
b100 &
#700
0$
