{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557618307210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557618307219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 18:45:07 2019 " "Processing started: Sat May 11 18:45:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557618307219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557618307219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica3MxV -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica3MxV -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557618307219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557618307683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/piso_msb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/piso_msb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso_msb " "Found entity 1: piso_msb" {  } { { "src/piso_msb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/piso_msb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_timer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_timer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_timer_tb " "Found entity 1: uart_timer_tb" {  } { { "src/uart_timer_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_timer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_reciever.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_reciever.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_reciever " "Found entity 1: uart_reciever" {  } { { "src/uart_reciever.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_reciever.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/topuart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/topuart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopUart " "Found entity 1: TopUart" {  } { { "src/TopUart.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/TopUart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "src/uart_transmitter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datatypes.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/datatypes.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypes (SystemVerilog) " "Found design unit 1: DataTypes (SystemVerilog)" {  } { { "src/DataTypes.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/DataTypes.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318017 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_fsm.sv(22) " "Verilog HDL information at uart_tx_fsm.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "src/uart_tx_fsm.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_tx_fsm.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1557618318018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "src/uart_tx_fsm.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_timer " "Found entity 1: uart_timer" {  } { { "src/uart_timer.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_bit_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bit_counter " "Found entity 1: uart_bit_counter" {  } { { "src/uart_bit_counter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_bit_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_parity_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_parity_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_parity_mod " "Found entity 1: uart_parity_mod" {  } { { "src/uart_parity_mod.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_parity_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318024 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 uart_transmitter_tb.sv(26) " "Verilog HDL Expression warning at uart_transmitter_tb.sv(26): truncated literal to match 8 bits" {  } { { "src/uart_transmitter_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1557618318025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_transmitter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_transmitter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter_tb " "Found entity 1: uart_transmitter_tb" {  } { { "src/uart_transmitter_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557618318026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557618318026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_transmitter " "Elaborating entity \"uart_transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557618318064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_wire uart_transmitter.sv(14) " "Verilog HDL or VHDL warning at uart_transmitter.sv(14): object \"start_wire\" assigned a value but never read" {  } { { "src/uart_transmitter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557618318065 "|uart_transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_wire uart_transmitter.sv(22) " "Verilog HDL or VHDL warning at uart_transmitter.sv(22): object \"busy_wire\" assigned a value but never read" {  } { { "src/uart_transmitter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557618318065 "|uart_transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_tx_fsm:txfsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_tx_fsm:txfsm\"" {  } { { "src/uart_transmitter.sv" "txfsm" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557618318066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_timer uart_timer:rxtimer " "Elaborating entity \"uart_timer\" for hierarchy \"uart_timer:rxtimer\"" {  } { { "src/uart_transmitter.sv" "rxtimer" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557618318067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_bit_counter uart_bit_counter:rxbitcounter " "Elaborating entity \"uart_bit_counter\" for hierarchy \"uart_bit_counter:rxbitcounter\"" {  } { { "src/uart_transmitter.sv" "rxbitcounter" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557618318069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_parity_mod uart_parity_mod:uartparitygen " "Elaborating entity \"uart_parity_mod\" for hierarchy \"uart_parity_mod:uartparitygen\"" {  } { { "src/uart_transmitter.sv" "uartparitygen" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557618318070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_msb piso_msb:uartpiso " "Elaborating entity \"piso_msb\" for hierarchy \"piso_msb:uartpiso\"" {  } { { "src/uart_transmitter.sv" "uartpiso" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557618318071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/piso_msb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/piso_msb.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557618318592 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1557618318592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557618318724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1557618319181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557618319402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557618319402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557618319601 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557618319601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557618319601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557618319601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557618319693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 18:45:19 2019 " "Processing ended: Sat May 11 18:45:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557618319693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557618319693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557618319693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557618319693 ""}
