WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500061 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000061 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250062 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250062 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 12702991 heartbeat IPC: 1.298 cumulative IPC: 0.7748 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 25707054 heartbeat IPC: 0.769 cumulative IPC: 0.7709 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 38634388 heartbeat IPC: 0.7736 cumulative IPC: 0.772 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 51513711 heartbeat IPC: 0.7764 cumulative IPC: 0.7732 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 65070119 heartbeat IPC: 0.7377 cumulative IPC: 0.765 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 78166717 heartbeat IPC: 0.7636 cumulative IPC: 0.7648 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 91290030 heartbeat IPC: 0.762 cumulative IPC: 0.7643 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 104630723 heartbeat IPC: 0.7496 cumulative IPC: 0.7623 (Simulation time: 00 hr 07 min 57 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv267.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 117744450 heartbeat IPC: 0.7626 cumulative IPC: 0.7624 (Simulation time: 00 hr 08 min 53 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 130846059 heartbeat IPC: 0.7633 cumulative IPC: 0.7625 (Simulation time: 00 hr 09 min 49 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 131063417 cumulative IPC: 0.763 (Simulation time: 00 hr 10 min 17 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 131063417 cumulative IPC: 0.763 (Simulation time: 00 hr 10 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv267.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.763 instructions: 100000001 cycles: 131063417
CPU 0 Branch Prediction Accuracy: 80.07% MPKI: 37.22 Average ROB Occupancy at Mispredict: 5.237
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.118
BRANCH_INDIRECT: 26.4
BRANCH_CONDITIONAL: 8.76
BRANCH_DIRECT_CALL: 0.102
BRANCH_INDIRECT_CALL: 1.74
BRANCH_RETURN: 0.105

L1D TOTAL        ACCESS:   30908010 HIT:   29384871 MISS:    1523139
L1D LOAD         ACCESS:   18436916 HIT:   17281008 MISS:    1155908
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12461917 HIT:   12103796 MISS:     358121
L1D TRANSLATION  ACCESS:       9177 HIT:         67 MISS:       9110
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 16.96 cycles
L1I TOTAL        ACCESS:   13506621 HIT:    4645100 MISS:    8861521
L1I LOAD         ACCESS:   13506621 HIT:    4645100 MISS:    8861521
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.283 cycles
L2C TOTAL        ACCESS:    8115666 HIT:    7700172 MISS:     415494
L2C LOAD         ACCESS:    7576240 HIT:    7237969 MISS:     338271
L2C RFO          ACCESS:     149656 HIT:     105906 MISS:      43750
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     380664 HIT:     354601 MISS:      26063
L2C TRANSLATION  ACCESS:       9106 HIT:       1696 MISS:       7410
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 44.84 cycles
LLC TOTAL        ACCESS:     551866 HIT:     477936 MISS:      73930
LLC LOAD         ACCESS:     338271 HIT:     289145 MISS:      49126
LLC RFO          ACCESS:      43750 HIT:      33344 MISS:      10406
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     162435 HIT:     151668 MISS:      10767
LLC TRANSLATION  ACCESS:       7410 HIT:       3779 MISS:       3631
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 145.7 cycles
cpu0_DTLB TOTAL        ACCESS:   24349033 HIT:   23288969 MISS:    1060064
cpu0_DTLB LOAD         ACCESS:   24349033 HIT:   23288969 MISS:    1060064
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.84 cycles
cpu0_ITLB TOTAL        ACCESS:   11897131 HIT:    9669766 MISS:    2227365
cpu0_ITLB LOAD         ACCESS:   11897131 HIT:    9669766 MISS:    2227365
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.491 cycles
cpu0_STLB TOTAL        ACCESS:    1805939 HIT:    1797679 MISS:       8260
cpu0_STLB LOAD         ACCESS:    1805939 HIT:    1797679 MISS:       8260
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 130.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6402
  ROW_BUFFER_MISS:      56729
 AVG DBUS CONGESTED CYCLE: 3.896
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4347
  FULL:      22521
