{"vcs1":{"timestamp_begin":1726842012.217437769, "rt":1.72, "ut":0.30, "st":0.25}}
{"vcselab":{"timestamp_begin":1726842014.030708169, "rt":1.05, "ut":0.28, "st":0.14}}
{"link":{"timestamp_begin":1726842015.161806407, "rt":0.40, "ut":0.17, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726842011.594959693}
{"VCS_COMP_START_TIME": 1726842011.594959693}
{"VCS_COMP_END_TIME": 1726842017.091489116}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329912}}
{"stitch_vcselab": {"peak_mem": 215160}}
