{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747996592904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747996592905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 15:36:32 2025 " "Processing started: Fri May 23 15:36:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747996592905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747996592905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747996592905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747996593664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegement-Behavioural " "Found design unit 1: sevenSegement-Behavioural" {  } { { "sevenSegement.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/sevenSegement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594261 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegement " "Found entity 1: sevenSegement" {  } { { "sevenSegement.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/sevenSegement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747996594261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyPackage " "Found design unit 1: MyPackage" {  } { { "MyPackage.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/MyPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747996594265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594267 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747996594267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-bhv " "Found design unit 1: fetch-bhv" {  } { { "fetch.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/fetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594271 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747996594271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-bhv " "Found design unit 1: decode-bhv" {  } { { "decode.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/decode.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594275 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747996594275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behv " "Found design unit 1: control-behv" {  } { { "control.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594279 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747996594279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-bhv " "Found design unit 1: controlUnit-bhv" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594282 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747996594282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747996594282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlUnit " "Elaborating entity \"controlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747996594331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "top_pcout controlUnit.vhd(18) " "Verilog HDL or VHDL warning at controlUnit.vhd(18): object \"top_pcout\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"jump\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegDst controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"RegDst\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWrite controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"RegWrite\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemToReg controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"MemToReg\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"ALUSrc\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq_control controlUnit.vhd(20) " "Verilog HDL or VHDL warning at controlUnit.vhd(20): object \"beq_control\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp controlUnit.vhd(21) " "Verilog HDL or VHDL warning at controlUnit.vhd(21): object \"ALUOp\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_data controlUnit.vhd(22) " "Verilog HDL or VHDL warning at controlUnit.vhd(22): object \"read_data\" assigned a value but never read" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[0\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[0\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[1\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[1\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594337 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[2\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[2\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[3\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[3\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[4\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[4\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[5\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[5\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[6\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[6\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[7\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[7\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[8\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[8\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[9\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[9\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[10\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[10\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[11\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[11\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[12\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[12\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[13\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[13\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[14\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[14\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[15\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[15\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594338 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[16\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[16\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[17\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[17\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[18\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[18\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[19\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[19\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[20\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[20\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[21\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[21\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[22\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[22\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[23\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[23\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[24\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[24\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[25\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[25\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[26\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[26\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[27\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[27\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[28\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[28\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[29\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[29\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[30\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[30\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594339 "|controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hexout\[31\] controlUnit.vhd(81) " "Inferred latch for \"hexout\[31\]\" at controlUnit.vhd(81)" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747996594340 "|controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:f1 " "Elaborating entity \"fetch\" for hierarchy \"fetch:f1\"" {  } { { "controlUnit.vhd" "f1" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996594341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:F2 " "Elaborating entity \"decode\" for hierarchy \"decode:F2\"" {  } { { "controlUnit.vhd" "F2" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996594345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:u_memory " "Elaborating entity \"memory\" for hierarchy \"memory:u_memory\"" {  } { { "controlUnit.vhd" "u_memory" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996594359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u_control " "Elaborating entity \"control\" for hierarchy \"control:u_control\"" {  } { { "controlUnit.vhd" "u_control" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996594361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc control.vhd(8) " "VHDL Signal Declaration warning at control.vhd(8): used implicit default value for signal \"pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/control.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1747996594363 "|controlUnit|control:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegement sevenSegement:u7 " "Elaborating entity \"sevenSegement\" for hierarchy \"sevenSegement:u7\"" {  } { { "controlUnit.vhd" "u7" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996594364 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fetch:f1\|mem " "RAM logic \"fetch:f1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fetch.vhd" "mem" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/fetch.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1747996595123 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1747996595123 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1747996595484 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[4\] hexout\[3\] " "Duplicate LATCH primitive \"hexout\[4\]\" merged with LATCH primitive \"hexout\[3\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[13\] hexout\[5\] " "Duplicate LATCH primitive \"hexout\[13\]\" merged with LATCH primitive \"hexout\[5\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[6\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[6\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[8\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[8\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[9\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[9\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[10\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[10\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[11\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[11\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[12\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[12\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[14\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[14\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[15\] hexout\[7\] " "Duplicate LATCH primitive \"hexout\[15\]\" merged with LATCH primitive \"hexout\[7\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[20\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[20\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[24\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[24\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[25\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[25\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[30\] hexout\[19\] " "Duplicate LATCH primitive \"hexout\[30\]\" merged with LATCH primitive \"hexout\[19\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hexout\[31\] hexout\[26\] " "Duplicate LATCH primitive \"hexout\[31\]\" merged with LATCH primitive \"hexout\[26\]\"" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747996595555 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1747996595555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[1\] " "Latch hexout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595557 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[3\] " "Latch hexout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595557 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[0\] " "Latch hexout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595558 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[2\] " "Latch hexout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595558 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[5\] " "Latch hexout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595558 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[7\] " "Latch hexout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595558 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[18\] " "Latch hexout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595559 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[17\] " "Latch hexout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595559 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[16\] " "Latch hexout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595559 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[19\] " "Latch hexout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595560 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[22\] " "Latch hexout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595560 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[21\] " "Latch hexout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595560 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[23\] " "Latch hexout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595561 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[26\] " "Latch hexout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595561 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[27\] " "Latch hexout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595561 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[29\] " "Latch hexout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595561 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexout\[28\] " "Latch hexout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1747996595562 ""}  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1747996595562 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "decode.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/decode.vhd" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747996595565 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747996595566 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747996595682 "|controlUnit|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747996595682 "|controlUnit|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747996595682 "|controlUnit|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "controlUnit.vhd" "" { Text "E:/SingleCycleProcessorMIPS/ControlUnit/controlUnit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747996595682 "|controlUnit|hex3[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1747996595682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1747996595853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747996596163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747996596525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747996596525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747996596677 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747996596677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747996596677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747996596677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747996596748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 23 15:36:36 2025 " "Processing ended: Fri May 23 15:36:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747996596748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747996596748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747996596748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747996596748 ""}
