Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 22. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 22. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 23. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
