{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588348458622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588348458630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 18:54:18 2020 " "Processing started: Fri May 01 18:54:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588348458630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348458630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kursovaya -c kursovaya " "Command: quartus_map --read_settings_files=on --write_settings_files=off kursovaya -c kursovaya" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348458630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588348459010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588348459011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jktrig.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jktrig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jktrig " "Found entity 1: jktrig" {  } { { "jktrig.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/jktrig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348468925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348468925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrig.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dtrig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dtrig " "Found entity 1: dtrig" {  } { { "dtrig.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/dtrig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348468927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348468927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mealy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "mealy.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348468928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348468928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file moore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/moore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348468929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348468929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_vozbuzh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_vozbuzh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vozbuzh-Behavioral " "Found design unit 1: vozbuzh-Behavioral" {  } { { "mealy_vozbuzh.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_vozbuzh.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469377 ""} { "Info" "ISGN_ENTITY_NAME" "1 vozbuzh " "Found entity 1: vozbuzh" {  } { { "mealy_vozbuzh.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_vozbuzh.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348469377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "mealy_memory.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469379 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "mealy_memory.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348469379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output-Behavioral " "Found design unit 1: output-Behavioral" {  } { { "mealy_output.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_output.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469381 ""} { "Info" "ISGN_ENTITY_NAME" "1 output " "Found entity 1: output" {  } { { "mealy_output.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_output.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348469381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_decompose.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mealy_decompose.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_decompose " "Found entity 1: mealy_decompose" {  } { { "mealy_decompose.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_decompose.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348469382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mealy_dec-structure " "Found design unit 1: mealy_dec-structure" {  } { { "mealy_dec.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_dec.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469384 ""} { "Info" "ISGN_ENTITY_NAME" "1 mealy_dec " "Found entity 1: mealy_dec" {  } { { "mealy_dec.vhd" "" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348469384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_full_decompose.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mealy_full_decompose.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_full_decompose " "Found entity 1: mealy_full_decompose" {  } { { "mealy_full_decompose.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_full_decompose.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588348469386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348469386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mealy_full_decompose " "Elaborating entity \"mealy_full_decompose\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588348469424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_dec mealy_dec:inst " "Elaborating entity \"mealy_dec\" for hierarchy \"mealy_dec:inst\"" {  } { { "mealy_full_decompose.bdf" "inst" { Schematic "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_full_decompose.bdf" { { 200 448 584 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588348469469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory mealy_dec:inst\|memory:circ1 " "Elaborating entity \"memory\" for hierarchy \"mealy_dec:inst\|memory:circ1\"" {  } { { "mealy_dec.vhd" "circ1" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_dec.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588348469481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vozbuzh mealy_dec:inst\|vozbuzh:circ2 " "Elaborating entity \"vozbuzh\" for hierarchy \"mealy_dec:inst\|vozbuzh:circ2\"" {  } { { "mealy_dec.vhd" "circ2" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_dec.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588348469483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output mealy_dec:inst\|output:circ3 " "Elaborating entity \"output\" for hierarchy \"mealy_dec:inst\|output:circ3\"" {  } { { "mealy_dec.vhd" "circ3" { Text "C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_dec.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588348469484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588348470027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588348470473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588348470473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588348470593 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588348470593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588348470593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588348470593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588348470667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 18:54:30 2020 " "Processing ended: Fri May 01 18:54:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588348470667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588348470667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588348470667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588348470667 ""}
