// Seed: 876124108
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  parameter id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  logic [7:0] id_10, id_11, id_12;
  always
    casex (-1)
      1: id_5 = 1;
    endcase
  logic [7:0] id_13, id_14;
  if (id_9) wire id_15;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_3 = 0;
  wire id_16;
  assign id_13 = id_11;
  assign id_8  = id_11[1];
  assign id_8  = id_10;
  wire id_17, id_18, id_19, id_20;
endmodule
