
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004afc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08004c8c  08004c8c  00005c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d3c  08004d3c  000061b4  2**0
                  CONTENTS
  4 .ARM          00000008  08004d3c  08004d3c  00005d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d44  08004d44  000061b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d44  08004d44  00005d44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d48  08004d48  00005d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b4  20000000  08004d4c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  200001b4  08004f00  000061b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  08004f00  000064b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a536  00000000  00000000  000061e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f7d  00000000  00000000  0001071a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a0  00000000  00000000  00012698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000727  00000000  00000000  00013038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000274ce  00000000  00000000  0001375f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b0ec  00000000  00000000  0003ac2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0f45  00000000  00000000  00045d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136c5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ea8  00000000  00000000  00136ca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00139b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b4 	.word	0x200001b4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c74 	.word	0x08004c74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b8 	.word	0x200001b8
 80001cc:	08004c74 	.word	0x08004c74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler

 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 8000276:	2006      	movs	r0, #6
 8000278:	f003 fbd2 	bl	8003a20 <malloc>
 800027c:	4603      	mov	r3, r0
 800027e:	461a      	mov	r2, r3
 8000280:	4b70      	ldr	r3, [pc, #448]	@ (8000444 <ble_init+0x1d4>)
 8000282:	601a      	str	r2, [r3, #0]
	 int res;

	 while(!dataAvailable);
 8000284:	bf00      	nop
 8000286:	4b70      	ldr	r3, [pc, #448]	@ (8000448 <ble_init+0x1d8>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0fb      	beq.n	8000286 <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 800028e:	4b6d      	ldr	r3, [pc, #436]	@ (8000444 <ble_init+0x1d4>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	2106      	movs	r1, #6
 8000294:	4618      	mov	r0, r3
 8000296:	f000 f905 	bl	80004a4 <fetchBleEvent>
 800029a:	6078      	str	r0, [r7, #4]

	 if(res==BLE_OK){
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d111      	bne.n	80002c6 <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80002a2:	4b68      	ldr	r3, [pc, #416]	@ (8000444 <ble_init+0x1d4>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	2206      	movs	r2, #6
 80002a8:	4968      	ldr	r1, [pc, #416]	@ (800044c <ble_init+0x1dc>)
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 f984 	bl	80005b8 <checkEventResp>
 80002b0:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d106      	bne.n	80002c6 <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 80002b8:	4b65      	ldr	r3, [pc, #404]	@ (8000450 <ble_init+0x1e0>)
 80002ba:	881b      	ldrh	r3, [r3, #0]
 80002bc:	f043 0301 	orr.w	r3, r3, #1
 80002c0:	b29a      	uxth	r2, r3
 80002c2:	4b63      	ldr	r3, [pc, #396]	@ (8000450 <ble_init+0x1e0>)
 80002c4:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 80002c6:	200a      	movs	r0, #10
 80002c8:	f001 fc60 	bl	8001b8c <HAL_Delay>
	 free(rxEvent);
 80002cc:	4b5d      	ldr	r3, [pc, #372]	@ (8000444 <ble_init+0x1d4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f003 fbad 	bl	8003a30 <free>

	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 80002d6:	2300      	movs	r3, #0
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	2307      	movs	r3, #7
 80002dc:	4a5d      	ldr	r2, [pc, #372]	@ (8000454 <ble_init+0x1e4>)
 80002de:	2104      	movs	r1, #4
 80002e0:	485d      	ldr	r0, [pc, #372]	@ (8000458 <ble_init+0x1e8>)
 80002e2:	f000 fa9f 	bl	8000824 <BLE_command>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d106      	bne.n	80002fa <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80002ec:	4b58      	ldr	r3, [pc, #352]	@ (8000450 <ble_init+0x1e0>)
 80002ee:	881b      	ldrh	r3, [r3, #0]
 80002f0:	f043 0302 	orr.w	r3, r3, #2
 80002f4:	b29a      	uxth	r2, r3
 80002f6:	4b56      	ldr	r3, [pc, #344]	@ (8000450 <ble_init+0x1e0>)
 80002f8:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80002fa:	4b52      	ldr	r3, [pc, #328]	@ (8000444 <ble_init+0x1d4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4618      	mov	r0, r3
 8000300:	f003 fb96 	bl	8003a30 <free>

	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000304:	2303      	movs	r3, #3
 8000306:	9300      	str	r3, [sp, #0]
 8000308:	2307      	movs	r3, #7
 800030a:	4a54      	ldr	r2, [pc, #336]	@ (800045c <ble_init+0x1ec>)
 800030c:	2107      	movs	r1, #7
 800030e:	4854      	ldr	r0, [pc, #336]	@ (8000460 <ble_init+0x1f0>)
 8000310:	f000 fa88 	bl	8000824 <BLE_command>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d11b      	bne.n	8000352 <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 800031a:	4b4d      	ldr	r3, [pc, #308]	@ (8000450 <ble_init+0x1e0>)
 800031c:	881b      	ldrh	r3, [r3, #0]
 800031e:	f043 0304 	orr.w	r3, r3, #4
 8000322:	b29a      	uxth	r2, r3
 8000324:	4b4a      	ldr	r3, [pc, #296]	@ (8000450 <ble_init+0x1e0>)
 8000326:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000328:	4b46      	ldr	r3, [pc, #280]	@ (8000444 <ble_init+0x1d4>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	3307      	adds	r3, #7
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	b29a      	uxth	r2, r3
 8000332:	4b4c      	ldr	r3, [pc, #304]	@ (8000464 <ble_init+0x1f4>)
 8000334:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000336:	4b43      	ldr	r3, [pc, #268]	@ (8000444 <ble_init+0x1d4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	3309      	adds	r3, #9
 800033c:	881b      	ldrh	r3, [r3, #0]
 800033e:	b29a      	uxth	r2, r3
 8000340:	4b49      	ldr	r3, [pc, #292]	@ (8000468 <ble_init+0x1f8>)
 8000342:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000344:	4b3f      	ldr	r3, [pc, #252]	@ (8000444 <ble_init+0x1d4>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	330b      	adds	r3, #11
 800034a:	881b      	ldrh	r3, [r3, #0]
 800034c:	b29a      	uxth	r2, r3
 800034e:	4b47      	ldr	r3, [pc, #284]	@ (800046c <ble_init+0x1fc>)
 8000350:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000352:	4b3c      	ldr	r3, [pc, #240]	@ (8000444 <ble_init+0x1d4>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4618      	mov	r0, r3
 8000358:	f003 fb6a 	bl	8003a30 <free>

	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 800035c:	4b44      	ldr	r3, [pc, #272]	@ (8000470 <ble_init+0x200>)
 800035e:	9300      	str	r3, [sp, #0]
 8000360:	2306      	movs	r3, #6
 8000362:	2200      	movs	r2, #0
 8000364:	4940      	ldr	r1, [pc, #256]	@ (8000468 <ble_init+0x1f8>)
 8000366:	483f      	ldr	r0, [pc, #252]	@ (8000464 <ble_init+0x1f4>)
 8000368:	f000 fb22 	bl	80009b0 <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 800036c:	4b38      	ldr	r3, [pc, #224]	@ (8000450 <ble_init+0x1e0>)
 800036e:	881b      	ldrh	r3, [r3, #0]
 8000370:	f043 0308 	orr.w	r3, r3, #8
 8000374:	b29a      	uxth	r2, r3
 8000376:	4b36      	ldr	r3, [pc, #216]	@ (8000450 <ble_init+0x1e0>)
 8000378:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 800037a:	4b32      	ldr	r3, [pc, #200]	@ (8000444 <ble_init+0x1d4>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4618      	mov	r0, r3
 8000380:	f003 fb56 	bl	8003a30 <free>

	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 8000384:	2300      	movs	r3, #0
 8000386:	9300      	str	r3, [sp, #0]
 8000388:	2307      	movs	r3, #7
 800038a:	4a3a      	ldr	r2, [pc, #232]	@ (8000474 <ble_init+0x204>)
 800038c:	2110      	movs	r1, #16
 800038e:	483a      	ldr	r0, [pc, #232]	@ (8000478 <ble_init+0x208>)
 8000390:	f000 fa48 	bl	8000824 <BLE_command>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d106      	bne.n	80003a8 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 800039a:	4b2d      	ldr	r3, [pc, #180]	@ (8000450 <ble_init+0x1e0>)
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	b29a      	uxth	r2, r3
 80003a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000450 <ble_init+0x1e0>)
 80003a6:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003a8:	4b26      	ldr	r3, [pc, #152]	@ (8000444 <ble_init+0x1d4>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4618      	mov	r0, r3
 80003ae:	f003 fb3f 	bl	8003a30 <free>

	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80003b2:	2300      	movs	r3, #0
 80003b4:	9300      	str	r3, [sp, #0]
 80003b6:	2307      	movs	r3, #7
 80003b8:	4a30      	ldr	r2, [pc, #192]	@ (800047c <ble_init+0x20c>)
 80003ba:	2106      	movs	r1, #6
 80003bc:	4830      	ldr	r0, [pc, #192]	@ (8000480 <ble_init+0x210>)
 80003be:	f000 fa31 	bl	8000824 <BLE_command>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d106      	bne.n	80003d6 <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 80003c8:	4b21      	ldr	r3, [pc, #132]	@ (8000450 <ble_init+0x1e0>)
 80003ca:	881b      	ldrh	r3, [r3, #0]
 80003cc:	f043 0320 	orr.w	r3, r3, #32
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000450 <ble_init+0x1e0>)
 80003d4:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000444 <ble_init+0x1d4>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4618      	mov	r0, r3
 80003dc:	f003 fb28 	bl	8003a30 <free>

	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 80003e0:	2300      	movs	r3, #0
 80003e2:	9300      	str	r3, [sp, #0]
 80003e4:	2307      	movs	r3, #7
 80003e6:	4a27      	ldr	r2, [pc, #156]	@ (8000484 <ble_init+0x214>)
 80003e8:	2124      	movs	r1, #36	@ 0x24
 80003ea:	4827      	ldr	r0, [pc, #156]	@ (8000488 <ble_init+0x218>)
 80003ec:	f000 fa1a 	bl	8000824 <BLE_command>
 80003f0:	4603      	mov	r3, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d106      	bne.n	8000404 <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 80003f6:	4b16      	ldr	r3, [pc, #88]	@ (8000450 <ble_init+0x1e0>)
 80003f8:	881b      	ldrh	r3, [r3, #0]
 80003fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003fe:	b29a      	uxth	r2, r3
 8000400:	4b13      	ldr	r3, [pc, #76]	@ (8000450 <ble_init+0x1e0>)
 8000402:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000404:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <ble_init+0x1d4>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f003 fb11 	bl	8003a30 <free>

	 //This will start the advertisment,
	 setConnectable();
 800040e:	f000 f98b 	bl	8000728 <setConnectable>

	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000412:	2207      	movs	r2, #7
 8000414:	491d      	ldr	r1, [pc, #116]	@ (800048c <ble_init+0x21c>)
 8000416:	481e      	ldr	r0, [pc, #120]	@ (8000490 <ble_init+0x220>)
 8000418:	f000 fa50 	bl	80008bc <addService>

	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 800041c:	2310      	movs	r3, #16
 800041e:	9300      	str	r3, [sp, #0]
 8000420:	2314      	movs	r3, #20
 8000422:	4a1a      	ldr	r2, [pc, #104]	@ (800048c <ble_init+0x21c>)
 8000424:	491b      	ldr	r1, [pc, #108]	@ (8000494 <ble_init+0x224>)
 8000426:	481c      	ldr	r0, [pc, #112]	@ (8000498 <ble_init+0x228>)
 8000428:	f000 fa80 	bl	800092c <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 800042c:	2304      	movs	r3, #4
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	2314      	movs	r3, #20
 8000432:	4a16      	ldr	r2, [pc, #88]	@ (800048c <ble_init+0x21c>)
 8000434:	4919      	ldr	r1, [pc, #100]	@ (800049c <ble_init+0x22c>)
 8000436:	481a      	ldr	r0, [pc, #104]	@ (80004a0 <ble_init+0x230>)
 8000438:	f000 fa78 	bl	800092c <addCharacteristic>

	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 800043c:	bf00      	nop
 }
 800043e:	3708      	adds	r7, #8
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	200002e8 	.word	0x200002e8
 8000448:	200002ec 	.word	0x200002ec
 800044c:	20000000 	.word	0x20000000
 8000450:	200002e6 	.word	0x200002e6
 8000454:	2000000c 	.word	0x2000000c
 8000458:	20000008 	.word	0x20000008
 800045c:	2000001c 	.word	0x2000001c
 8000460:	20000014 	.word	0x20000014
 8000464:	200001d0 	.word	0x200001d0
 8000468:	200001d4 	.word	0x200001d4
 800046c:	200001d8 	.word	0x200001d8
 8000470:	2000010c 	.word	0x2000010c
 8000474:	20000034 	.word	0x20000034
 8000478:	20000024 	.word	0x20000024
 800047c:	20000044 	.word	0x20000044
 8000480:	2000003c 	.word	0x2000003c
 8000484:	20000070 	.word	0x20000070
 8000488:	2000004c 	.word	0x2000004c
 800048c:	200002dc 	.word	0x200002dc
 8000490:	20000114 	.word	0x20000114
 8000494:	200002e4 	.word	0x200002e4
 8000498:	20000134 	.word	0x20000134
 800049c:	200002e0 	.word	0x200002e0
 80004a0:	20000124 	.word	0x20000124

080004a4 <fetchBleEvent>:
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	  }
	  free(rxEvent);
 }

 int fetchBleEvent(uint8_t *container, int size){
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b08c      	sub	sp, #48	@ 0x30
 80004a8:	af02      	add	r7, sp, #8
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]

   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 80004ae:	4a3d      	ldr	r2, [pc, #244]	@ (80005a4 <fetchBleEvent+0x100>)
 80004b0:	f107 0318 	add.w	r3, r7, #24
 80004b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004b8:	6018      	str	r0, [r3, #0]
 80004ba:	3304      	adds	r3, #4
 80004bc:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];

   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80004be:	2140      	movs	r1, #64	@ 0x40
 80004c0:	4839      	ldr	r0, [pc, #228]	@ (80005a8 <fetchBleEvent+0x104>)
 80004c2:	f001 fe63 	bl	800218c <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d065      	beq.n	8000598 <fetchBleEvent+0xf4>

   HAL_Delay(5);
 80004cc:	2005      	movs	r0, #5
 80004ce:	f001 fb5d 	bl	8001b8c <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004d8:	4834      	ldr	r0, [pc, #208]	@ (80005ac <fetchBleEvent+0x108>)
 80004da:	f001 fe6f 	bl	80021bc <HAL_GPIO_WritePin>

   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80004de:	f107 0210 	add.w	r2, r7, #16
 80004e2:	f107 0118 	add.w	r1, r7, #24
 80004e6:	2301      	movs	r3, #1
 80004e8:	9300      	str	r3, [sp, #0]
 80004ea:	2305      	movs	r3, #5
 80004ec:	4830      	ldr	r0, [pc, #192]	@ (80005b0 <fetchBleEvent+0x10c>)
 80004ee:	f002 ff11 	bl	8003314 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80004f2:	2201      	movs	r2, #1
 80004f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f8:	482c      	ldr	r0, [pc, #176]	@ (80005ac <fetchBleEvent+0x108>)
 80004fa:	f001 fe5f 	bl	80021bc <HAL_GPIO_WritePin>
   HAL_Delay(1);
 80004fe:	2001      	movs	r0, #1
 8000500:	f001 fb44 	bl	8001b8c <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000504:	2200      	movs	r2, #0
 8000506:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800050a:	4828      	ldr	r0, [pc, #160]	@ (80005ac <fetchBleEvent+0x108>)
 800050c:	f001 fe56 	bl	80021bc <HAL_GPIO_WritePin>

   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000510:	f107 0210 	add.w	r2, r7, #16
 8000514:	f107 0118 	add.w	r1, r7, #24
 8000518:	2301      	movs	r3, #1
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	2305      	movs	r3, #5
 800051e:	4824      	ldr	r0, [pc, #144]	@ (80005b0 <fetchBleEvent+0x10c>)
 8000520:	f002 fef8 	bl	8003314 <HAL_SPI_TransmitReceive>

   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000524:	7cfb      	ldrb	r3, [r7, #19]
 8000526:	461a      	mov	r2, r3
 8000528:	7d3b      	ldrb	r3, [r7, #20]
 800052a:	021b      	lsls	r3, r3, #8
 800052c:	4313      	orrs	r3, r2
 800052e:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 8000530:	23ff      	movs	r3, #255	@ 0xff
 8000532:	73fb      	strb	r3, [r7, #15]

   if(dataSize>size){
 8000534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	429a      	cmp	r2, r3
 800053a:	dd01      	ble.n	8000540 <fetchBleEvent+0x9c>
	   dataSize=size;
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	627b      	str	r3, [r7, #36]	@ 0x24
   }

   if(dataSize>0){
 8000540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000542:	2b00      	cmp	r3, #0
 8000544:	dd1f      	ble.n	8000586 <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 8000546:	2300      	movs	r3, #0
 8000548:	623b      	str	r3, [r7, #32]
 800054a:	e00d      	b.n	8000568 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 800054c:	6a3b      	ldr	r3, [r7, #32]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	441a      	add	r2, r3
 8000552:	f107 010f 	add.w	r1, r7, #15
 8000556:	2301      	movs	r3, #1
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	2301      	movs	r3, #1
 800055c:	4814      	ldr	r0, [pc, #80]	@ (80005b0 <fetchBleEvent+0x10c>)
 800055e:	f002 fed9 	bl	8003314 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 8000562:	6a3b      	ldr	r3, [r7, #32]
 8000564:	3301      	adds	r3, #1
 8000566:	623b      	str	r3, [r7, #32]
 8000568:	6a3a      	ldr	r2, [r7, #32]
 800056a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800056c:	429a      	cmp	r2, r3
 800056e:	dbed      	blt.n	800054c <fetchBleEvent+0xa8>

		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000570:	2201      	movs	r2, #1
 8000572:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000576:	480d      	ldr	r0, [pc, #52]	@ (80005ac <fetchBleEvent+0x108>)
 8000578:	f001 fe20 	bl	80021bc <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }

   //let's stop the SPI2
   dataAvailable=0;
 800057c:	4b0d      	ldr	r3, [pc, #52]	@ (80005b4 <fetchBleEvent+0x110>)
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 8000582:	2300      	movs	r3, #0
 8000584:	e00a      	b.n	800059c <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800058c:	4807      	ldr	r0, [pc, #28]	@ (80005ac <fetchBleEvent+0x108>)
 800058e:	f001 fe15 	bl	80021bc <HAL_GPIO_WritePin>
		 return -1;
 8000592:	f04f 33ff 	mov.w	r3, #4294967295
 8000596:	e001      	b.n	800059c <fetchBleEvent+0xf8>
   }else{
   return -2;
 8000598:	f06f 0301 	mvn.w	r3, #1
   }
 }
 800059c:	4618      	mov	r0, r3
 800059e:	3728      	adds	r7, #40	@ 0x28
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	08004c8c 	.word	0x08004c8c
 80005a8:	48001000 	.word	0x48001000
 80005ac:	48000c00 	.word	0x48000c00
 80005b0:	200002f0 	.word	0x200002f0
 80005b4:	200002ec 	.word	0x200002ec

080005b8 <checkEventResp>:


 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80005b8:	b480      	push	{r7}
 80005ba:	b087      	sub	sp, #28
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
	 int j=0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]

	 for(j=0;j<size;j++){
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]
 80005cc:	e00f      	b.n	80005ee <checkEventResp+0x36>

		 if(event[j]!=reference[j]){
 80005ce:	697b      	ldr	r3, [r7, #20]
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	4413      	add	r3, r2
 80005d4:	781a      	ldrb	r2, [r3, #0]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	68b9      	ldr	r1, [r7, #8]
 80005da:	440b      	add	r3, r1
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d002      	beq.n	80005e8 <checkEventResp+0x30>
			 return -1;
 80005e2:	f04f 33ff 	mov.w	r3, #4294967295
 80005e6:	e007      	b.n	80005f8 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	3301      	adds	r3, #1
 80005ec:	617b      	str	r3, [r7, #20]
 80005ee:	697a      	ldr	r2, [r7, #20]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	dbeb      	blt.n	80005ce <checkEventResp+0x16>
		 }
	 }

 return BLE_OK;
 80005f6:	2300      	movs	r3, #0
 }
 80005f8:	4618      	mov	r0, r3
 80005fa:	371c      	adds	r7, #28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr

08000604 <sendCommand>:

 void sendCommand(uint8_t *command,int size){
 8000604:	b580      	push	{r7, lr}
 8000606:	b08a      	sub	sp, #40	@ 0x28
 8000608:	af02      	add	r7, sp, #8
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]

	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 800060e:	4a1f      	ldr	r2, [pc, #124]	@ (800068c <sendCommand+0x88>)
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000618:	6018      	str	r0, [r3, #0]
 800061a:	3304      	adds	r3, #4
 800061c:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];

	   int result;

	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000624:	481a      	ldr	r0, [pc, #104]	@ (8000690 <sendCommand+0x8c>)
 8000626:	f001 fdc9 	bl	80021bc <HAL_GPIO_WritePin>

	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 800062a:	f107 0208 	add.w	r2, r7, #8
 800062e:	f107 0110 	add.w	r1, r7, #16
 8000632:	2301      	movs	r3, #1
 8000634:	9300      	str	r3, [sp, #0]
 8000636:	2305      	movs	r3, #5
 8000638:	4816      	ldr	r0, [pc, #88]	@ (8000694 <sendCommand+0x90>)
 800063a:	f002 fe6b 	bl	8003314 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 800063e:	7abb      	ldrb	r3, [r7, #10]
 8000640:	021b      	lsls	r3, r3, #8
 8000642:	7a7a      	ldrb	r2, [r7, #9]
 8000644:	4313      	orrs	r3, r2
 8000646:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000648:	69ba      	ldr	r2, [r7, #24]
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	429a      	cmp	r2, r3
 800064e:	db09      	blt.n	8000664 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	b29a      	uxth	r2, r3
 8000654:	2301      	movs	r3, #1
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	480e      	ldr	r0, [pc, #56]	@ (8000694 <sendCommand+0x90>)
 800065a:	f002 fce6 	bl	800302a <HAL_SPI_Transmit>
		 result=0;
 800065e:	2300      	movs	r3, #0
 8000660:	61fb      	str	r3, [r7, #28]
 8000662:	e002      	b.n	800066a <sendCommand+0x66>
	   }else{
		 result=-1;
 8000664:	f04f 33ff 	mov.w	r3, #4294967295
 8000668:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000670:	4807      	ldr	r0, [pc, #28]	@ (8000690 <sendCommand+0x8c>)
 8000672:	f001 fda3 	bl	80021bc <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <sendCommand+0x94>)
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d1cd      	bne.n	800061e <sendCommand+0x1a>

 }
 8000682:	bf00      	nop
 8000684:	bf00      	nop
 8000686:	3720      	adds	r7, #32
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	08004c94 	.word	0x08004c94
 8000690:	48000c00 	.word	0x48000c00
 8000694:	200002f0 	.word	0x200002f0
 8000698:	200002ec 	.word	0x200002ec

0800069c <catchBLE>:

 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 80006a6:	217f      	movs	r1, #127	@ 0x7f
 80006a8:	481a      	ldr	r0, [pc, #104]	@ (8000714 <catchBLE+0x78>)
 80006aa:	f7ff fefb 	bl	80004a4 <fetchBleEvent>
 80006ae:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d12a      	bne.n	800070c <catchBLE+0x70>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 80006b6:	2203      	movs	r2, #3
 80006b8:	4917      	ldr	r1, [pc, #92]	@ (8000718 <catchBLE+0x7c>)
 80006ba:	4816      	ldr	r0, [pc, #88]	@ (8000714 <catchBLE+0x78>)
 80006bc:	f7ff ff7c 	bl	80005b8 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 80006c0:	2205      	movs	r2, #5
 80006c2:	4916      	ldr	r1, [pc, #88]	@ (800071c <catchBLE+0x80>)
 80006c4:	4813      	ldr	r0, [pc, #76]	@ (8000714 <catchBLE+0x78>)
 80006c6:	f7ff ff77 	bl	80005b8 <checkEventResp>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d109      	bne.n	80006e4 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 80006d0:	4b10      	ldr	r3, [pc, #64]	@ (8000714 <catchBLE+0x78>)
 80006d2:	795b      	ldrb	r3, [r3, #5]
 80006d4:	b21a      	sxth	r2, r3
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <catchBLE+0x84>)
 80006d8:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <catchBLE+0x78>)
 80006dc:	799b      	ldrb	r3, [r3, #6]
 80006de:	b21a      	sxth	r2, r3
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <catchBLE+0x84>)
 80006e2:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 6)){
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <catchBLE+0x88>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	2206      	movs	r2, #6
 80006ea:	4619      	mov	r1, r3
 80006ec:	4809      	ldr	r0, [pc, #36]	@ (8000714 <catchBLE+0x78>)
 80006ee:	f7ff ff63 	bl	80005b8 <checkEventResp>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d009      	beq.n	800070c <catchBLE+0x70>
			 *(connectionHandler) = buffer[5];
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <catchBLE+0x78>)
 80006fa:	795b      	ldrb	r3, [r3, #5]
 80006fc:	b21a      	sxth	r2, r3
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <catchBLE+0x84>)
 8000700:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000702:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <catchBLE+0x78>)
 8000704:	799b      	ldrb	r3, [r3, #6]
 8000706:	b21a      	sxth	r2, r3
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <catchBLE+0x84>)
 800070a:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	200001dc 	.word	0x200001dc
 8000718:	200000ec 	.word	0x200000ec
 800071c:	200000f8 	.word	0x200000f8
 8000720:	20000144 	.word	0x20000144
 8000724:	200000fd 	.word	0x200000fd

08000728 <setConnectable>:

 void setConnectable(){
 8000728:	b590      	push	{r4, r7, lr}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
 		uint8_t* rxEvent;
 		//Start advertising
 		uint8_t *localname;
 		int res;
 		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 800072e:	200b      	movs	r0, #11
 8000730:	f003 f976 	bl	8003a20 <malloc>
 8000734:	4603      	mov	r3, r0
 8000736:	60fb      	str	r3, [r7, #12]
 		memcpy(localname,deviceName,sizeof(deviceName));
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4a36      	ldr	r2, [pc, #216]	@ (8000814 <setConnectable+0xec>)
 800073c:	6810      	ldr	r0, [r2, #0]
 800073e:	6018      	str	r0, [r3, #0]
 8000740:	8892      	ldrh	r2, [r2, #4]
 8000742:	809a      	strh	r2, [r3, #4]
 		localname[sizeof(deviceName)+1]=0x00;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	3307      	adds	r3, #7
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+2]=0x00;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	3308      	adds	r3, #8
 8000750:	2200      	movs	r2, #0
 8000752:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+3]=0x00;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	3309      	adds	r3, #9
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+4]=0x00;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	330a      	adds	r3, #10
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)]=0x00;
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	3306      	adds	r3, #6
 8000768:	2200      	movs	r2, #0
 800076a:	701a      	strb	r2, [r3, #0]


 		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 800076c:	4b2a      	ldr	r3, [pc, #168]	@ (8000818 <setConnectable+0xf0>)
 800076e:	2207      	movs	r2, #7
 8000770:	72da      	strb	r2, [r3, #11]
 		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000772:	4b29      	ldr	r3, [pc, #164]	@ (8000818 <setConnectable+0xf0>)
 8000774:	2214      	movs	r2, #20
 8000776:	70da      	strb	r2, [r3, #3]

 		uint8_t *discoverableCommand;
 		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000778:	2018      	movs	r0, #24
 800077a:	f003 f951 	bl	8003a20 <malloc>
 800077e:	4603      	mov	r3, r0
 8000780:	60bb      	str	r3, [r7, #8]
 		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000782:	68bb      	ldr	r3, [r7, #8]
 8000784:	4a24      	ldr	r2, [pc, #144]	@ (8000818 <setConnectable+0xf0>)
 8000786:	461c      	mov	r4, r3
 8000788:	4613      	mov	r3, r2
 800078a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800078c:	6020      	str	r0, [r4, #0]
 800078e:	6061      	str	r1, [r4, #4]
 8000790:	60a2      	str	r2, [r4, #8]
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	7323      	strb	r3, [r4, #12]
 		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	330d      	adds	r3, #13
 800079a:	220b      	movs	r2, #11
 800079c:	68f9      	ldr	r1, [r7, #12]
 800079e:	4618      	mov	r0, r3
 80007a0:	f003 fbd3 	bl	8003f4a <memcpy>

 		// remove existing buffer content
 		rxEvent=(uint8_t*)malloc(7);
 80007a4:	2007      	movs	r0, #7
 80007a6:	f003 f93b 	bl	8003a20 <malloc>
 80007aa:	4603      	mov	r3, r0
 80007ac:	607b      	str	r3, [r7, #4]
 		res=fetchBleEvent(rxEvent,7);
 80007ae:	2107      	movs	r1, #7
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff fe77 	bl	80004a4 <fetchBleEvent>
 80007b6:	6038      	str	r0, [r7, #0]

 		// send the command to make the peripheral discoverable
 		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 80007b8:	2118      	movs	r1, #24
 80007ba:	68b8      	ldr	r0, [r7, #8]
 80007bc:	f7ff ff22 	bl	8000604 <sendCommand>
 		HAL_Delay(100);
 80007c0:	2064      	movs	r0, #100	@ 0x64
 80007c2:	f001 f9e3 	bl	8001b8c <HAL_Delay>
 		res=fetchBleEvent(rxEvent,7);
 80007c6:	2107      	movs	r1, #7
 80007c8:	6878      	ldr	r0, [r7, #4]
 80007ca:	f7ff fe6b 	bl	80004a4 <fetchBleEvent>
 80007ce:	6038      	str	r0, [r7, #0]
 		if(res==BLE_OK){
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d10e      	bne.n	80007f4 <setConnectable+0xcc>
 		   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 80007d6:	2207      	movs	r2, #7
 80007d8:	4910      	ldr	r1, [pc, #64]	@ (800081c <setConnectable+0xf4>)
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f7ff feec 	bl	80005b8 <checkEventResp>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d106      	bne.n	80007f4 <setConnectable+0xcc>
 			  stackInitCompleteFlag|=0x80;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <setConnectable+0xf8>)
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000820 <setConnectable+0xf8>)
 80007f2:	801a      	strh	r2, [r3, #0]
 		   }
 		}
 		free(rxEvent);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f003 f91b 	bl	8003a30 <free>
 		free(discoverableCommand);
 80007fa:	68b8      	ldr	r0, [r7, #8]
 80007fc:	f003 f918 	bl	8003a30 <free>
 		free(localname);
 8000800:	68f8      	ldr	r0, [r7, #12]
 8000802:	f003 f915 	bl	8003a30 <free>
 		HAL_Delay(10);
 8000806:	200a      	movs	r0, #10
 8000808:	f001 f9c0 	bl	8001b8c <HAL_Delay>
  }
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	bd90      	pop	{r4, r7, pc}
 8000814:	2000010c 	.word	0x2000010c
 8000818:	20000078 	.word	0x20000078
 800081c:	20000088 	.word	0x20000088
 8000820:	200002e6 	.word	0x200002e6

08000824 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	603b      	str	r3, [r7, #0]
		int response;

		sendCommand(command,size);
 8000832:	68b9      	ldr	r1, [r7, #8]
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f7ff fee5 	bl	8000604 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 800083a:	6a3b      	ldr	r3, [r7, #32]
 800083c:	005a      	lsls	r2, r3, #1
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	4413      	add	r3, r2
 8000842:	4618      	mov	r0, r3
 8000844:	f003 f8ec 	bl	8003a20 <malloc>
 8000848:	4603      	mov	r3, r0
 800084a:	461a      	mov	r2, r3
 800084c:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <BLE_command+0x90>)
 800084e:	601a      	str	r2, [r3, #0]

		long contatore=0;
 8000850:	2300      	movs	r3, #0
 8000852:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000854:	e007      	b.n	8000866 <BLE_command+0x42>
			contatore++;
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	3301      	adds	r3, #1
 800085a:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000862:	4293      	cmp	r3, r2
 8000864:	dc07      	bgt.n	8000876 <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000866:	2140      	movs	r1, #64	@ 0x40
 8000868:	4813      	ldr	r0, [pc, #76]	@ (80008b8 <BLE_command+0x94>)
 800086a:	f001 fc8f 	bl	800218c <HAL_GPIO_ReadPin>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d0f0      	beq.n	8000856 <BLE_command+0x32>
 8000874:	e000      	b.n	8000878 <BLE_command+0x54>
				break;
 8000876:	bf00      	nop
			}
		}


		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000878:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <BLE_command+0x90>)
 800087a:	6818      	ldr	r0, [r3, #0]
 800087c:	6a3b      	ldr	r3, [r7, #32]
 800087e:	005a      	lsls	r2, r3, #1
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	4413      	add	r3, r2
 8000884:	4619      	mov	r1, r3
 8000886:	f7ff fe0d 	bl	80004a4 <fetchBleEvent>
 800088a:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d107      	bne.n	80008a2 <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 8000892:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <BLE_command+0x90>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	683a      	ldr	r2, [r7, #0]
 8000898:	6879      	ldr	r1, [r7, #4]
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fe8c 	bl	80005b8 <checkEventResp>
 80008a0:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 80008a2:	200a      	movs	r0, #10
 80008a4:	f001 f972 	bl	8001b8c <HAL_Delay>


	 return response;
 80008a8:	697b      	ldr	r3, [r7, #20]
 }
 80008aa:	4618      	mov	r0, r3
 80008ac:	3718      	adds	r7, #24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	200002e8 	.word	0x200002e8
 80008b8:	48001000 	.word	0x48001000

080008bc <addService>:

 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af02      	add	r7, sp, #8
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]


	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 80008c8:	4b14      	ldr	r3, [pc, #80]	@ (800091c <addService+0x60>)
 80008ca:	2210      	movs	r2, #16
 80008cc:	68f9      	ldr	r1, [r7, #12]
 80008ce:	4618      	mov	r0, r3
 80008d0:	f003 fb3b 	bl	8003f4a <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <addService+0x64>)
 80008da:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 80008dc:	2301      	movs	r3, #1
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	2307      	movs	r3, #7
 80008e2:	4a10      	ldr	r2, [pc, #64]	@ (8000924 <addService+0x68>)
 80008e4:	2117      	movs	r1, #23
 80008e6:	480e      	ldr	r0, [pc, #56]	@ (8000920 <addService+0x64>)
 80008e8:	f7ff ff9c 	bl	8000824 <BLE_command>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d10a      	bne.n	8000908 <addService+0x4c>
			handle[0]=rxEvent[7];
 80008f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000928 <addService+0x6c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	79da      	ldrb	r2, [r3, #7]
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <addService+0x6c>)
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	3301      	adds	r3, #1
 8000904:	7a12      	ldrb	r2, [r2, #8]
 8000906:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <addService+0x6c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4618      	mov	r0, r3
 800090e:	f003 f88f 	bl	8003a30 <free>
 }
 8000912:	bf00      	nop
 8000914:	3710      	adds	r7, #16
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20000095 	.word	0x20000095
 8000920:	20000090 	.word	0x20000090
 8000924:	200000a8 	.word	0x200000a8
 8000928:	200002e8 	.word	0x200002e8

0800092c <addCharacteristic>:

 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af02      	add	r7, sp, #8
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 800093a:	4b19      	ldr	r3, [pc, #100]	@ (80009a0 <addCharacteristic+0x74>)
 800093c:	2210      	movs	r2, #16
 800093e:	68f9      	ldr	r1, [r7, #12]
 8000940:	4618      	mov	r0, r3
 8000942:	f003 fb02 	bl	8003f4a <memcpy>

	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	4b16      	ldr	r3, [pc, #88]	@ (80009a4 <addCharacteristic+0x78>)
 800094c:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	785a      	ldrb	r2, [r3, #1]
 8000952:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <addCharacteristic+0x78>)
 8000954:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000956:	4a13      	ldr	r2, [pc, #76]	@ (80009a4 <addCharacteristic+0x78>)
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 800095c:	4a11      	ldr	r2, [pc, #68]	@ (80009a4 <addCharacteristic+0x78>)
 800095e:	7e3b      	ldrb	r3, [r7, #24]
 8000960:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000962:	2301      	movs	r3, #1
 8000964:	9300      	str	r3, [sp, #0]
 8000966:	2307      	movs	r3, #7
 8000968:	4a0f      	ldr	r2, [pc, #60]	@ (80009a8 <addCharacteristic+0x7c>)
 800096a:	211e      	movs	r1, #30
 800096c:	480d      	ldr	r0, [pc, #52]	@ (80009a4 <addCharacteristic+0x78>)
 800096e:	f7ff ff59 	bl	8000824 <BLE_command>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d10a      	bne.n	800098e <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000978:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <addCharacteristic+0x80>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	79da      	ldrb	r2, [r3, #7]
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 8000982:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <addCharacteristic+0x80>)
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	3301      	adds	r3, #1
 800098a:	7a12      	ldrb	r2, [r2, #8]
 800098c:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 800098e:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <addCharacteristic+0x80>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4618      	mov	r0, r3
 8000994:	f003 f84c 	bl	8003a30 <free>
 }
 8000998:	bf00      	nop
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	200000b7 	.word	0x200000b7
 80009a4:	200000b0 	.word	0x200000b0
 80009a8:	200000d0 	.word	0x200000d0
 80009ac:	200002e8 	.word	0x200002e8

080009b0 <updateCharValue>:

 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af02      	add	r7, sp, #8
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
 80009bc:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	3306      	adds	r3, #6
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b21      	ldr	r3, [pc, #132]	@ (8000a4c <updateCharValue+0x9c>)
 80009c8:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	781a      	ldrb	r2, [r3, #0]
 80009ce:	4b1f      	ldr	r3, [pc, #124]	@ (8000a4c <updateCharValue+0x9c>)
 80009d0:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	785a      	ldrb	r2, [r3, #1]
 80009d6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a4c <updateCharValue+0x9c>)
 80009d8:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	781a      	ldrb	r2, [r3, #0]
 80009de:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <updateCharValue+0x9c>)
 80009e0:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	785a      	ldrb	r2, [r3, #1]
 80009e6:	4b19      	ldr	r3, [pc, #100]	@ (8000a4c <updateCharValue+0x9c>)
 80009e8:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4b17      	ldr	r3, [pc, #92]	@ (8000a4c <updateCharValue+0x9c>)
 80009f0:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b15      	ldr	r3, [pc, #84]	@ (8000a4c <updateCharValue+0x9c>)
 80009f8:	725a      	strb	r2, [r3, #9]

	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	330a      	adds	r3, #10
 80009fe:	4618      	mov	r0, r3
 8000a00:	f003 f80e 	bl	8003a20 <malloc>
 8000a04:	4603      	mov	r3, r0
 8000a06:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000a08:	220a      	movs	r2, #10
 8000a0a:	4910      	ldr	r1, [pc, #64]	@ (8000a4c <updateCharValue+0x9c>)
 8000a0c:	6978      	ldr	r0, [r7, #20]
 8000a0e:	f003 fa9c 	bl	8003f4a <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	330a      	adds	r3, #10
 8000a16:	683a      	ldr	r2, [r7, #0]
 8000a18:	6a39      	ldr	r1, [r7, #32]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f003 fa95 	bl	8003f4a <memcpy>

	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	f103 010a 	add.w	r1, r3, #10
 8000a26:	2300      	movs	r3, #0
 8000a28:	9300      	str	r3, [sp, #0]
 8000a2a:	2307      	movs	r3, #7
 8000a2c:	4a08      	ldr	r2, [pc, #32]	@ (8000a50 <updateCharValue+0xa0>)
 8000a2e:	6978      	ldr	r0, [r7, #20]
 8000a30:	f7ff fef8 	bl	8000824 <BLE_command>

	 free(commandComplete);
 8000a34:	6978      	ldr	r0, [r7, #20]
 8000a36:	f002 fffb 	bl	8003a30 <free>
	 free(rxEvent);
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <updateCharValue+0xa4>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f002 fff6 	bl	8003a30 <free>
 }
 8000a44:	bf00      	nop
 8000a46:	3718      	adds	r7, #24
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	200000d8 	.word	0x200000d8
 8000a50:	200000d0 	.word	0x200000d0
 8000a54:	200002e8 	.word	0x200002e8

08000a58 <disconnectBLE>:

 /**
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 8000a5e:	4b24      	ldr	r3, [pc, #144]	@ (8000af0 <disconnectBLE+0x98>)
 8000a60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a68:	d105      	bne.n	8000a76 <disconnectBLE+0x1e>
 8000a6a:	4b21      	ldr	r3, [pc, #132]	@ (8000af0 <disconnectBLE+0x98>)
 8000a6c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a74:	d037      	beq.n	8000ae6 <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 8000a76:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <disconnectBLE+0x9c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <disconnectBLE+0x98>)
 8000a7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 8000a86:	4b1a      	ldr	r3, [pc, #104]	@ (8000af0 <disconnectBLE+0x98>)
 8000a88:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 8000a90:	2313      	movs	r3, #19
 8000a92:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 8000a94:	1d38      	adds	r0, r7, #4
 8000a96:	2300      	movs	r3, #0
 8000a98:	9300      	str	r3, [sp, #0]
 8000a9a:	2307      	movs	r3, #7
 8000a9c:	4a16      	ldr	r2, [pc, #88]	@ (8000af8 <disconnectBLE+0xa0>)
 8000a9e:	2107      	movs	r1, #7
 8000aa0:	f7ff fec0 	bl	8000824 <BLE_command>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d11e      	bne.n	8000ae8 <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 8000aaa:	217f      	movs	r1, #127	@ 0x7f
 8000aac:	4813      	ldr	r0, [pc, #76]	@ (8000afc <disconnectBLE+0xa4>)
 8000aae:	f7ff fcf9 	bl	80004a4 <fetchBleEvent>
 8000ab2:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d10f      	bne.n	8000ada <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 8000aba:	2204      	movs	r2, #4
 8000abc:	4910      	ldr	r1, [pc, #64]	@ (8000b00 <disconnectBLE+0xa8>)
 8000abe:	480f      	ldr	r0, [pc, #60]	@ (8000afc <disconnectBLE+0xa4>)
 8000ac0:	f7ff fd7a 	bl	80005b8 <checkEventResp>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d107      	bne.n	8000ada <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 8000aca:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <disconnectBLE+0x98>)
 8000acc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ad0:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <disconnectBLE+0x98>)
 8000ad4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ad8:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 8000ada:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <disconnectBLE+0xac>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f002 ffa6 	bl	8003a30 <free>
 8000ae4:	e000      	b.n	8000ae8 <disconnectBLE+0x90>
		return;
 8000ae6:	bf00      	nop
	 }
 }
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000144 	.word	0x20000144
 8000af4:	200000e8 	.word	0x200000e8
 8000af8:	200000f0 	.word	0x200000f0
 8000afc:	200001dc 	.word	0x200001dc
 8000b00:	200000ec 	.word	0x200000ec
 8000b04:	200002e8 	.word	0x200002e8

08000b08 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af02      	add	r7, sp, #8
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d102      	bne.n	8000b1e <setDiscoverability+0x16>
		 setConnectable();
 8000b18:	f7ff fe06 	bl	8000728 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000b1c:	e00f      	b.n	8000b3e <setDiscoverability+0x36>
	 else if (mode == 0){
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d10c      	bne.n	8000b3e <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000b24:	2300      	movs	r3, #0
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	2307      	movs	r3, #7
 8000b2a:	4a07      	ldr	r2, [pc, #28]	@ (8000b48 <setDiscoverability+0x40>)
 8000b2c:	2104      	movs	r1, #4
 8000b2e:	4807      	ldr	r0, [pc, #28]	@ (8000b4c <setDiscoverability+0x44>)
 8000b30:	f7ff fe78 	bl	8000824 <BLE_command>
		 free(rxEvent);
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <setDiscoverability+0x48>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f002 ff79 	bl	8003a30 <free>
 }
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000104 	.word	0x20000104
 8000b4c:	20000100 	.word	0x20000100
 8000b50:	200002e8 	.word	0x200002e8

08000b54 <i2c_init>:
 *
*/

unsigned int in = 0;

void i2c_init() {
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
	// Turn on Clock for I2C
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8000b58:	4b65      	ldr	r3, [pc, #404]	@ (8000cf0 <i2c_init+0x19c>)
 8000b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b5c:	4a64      	ldr	r2, [pc, #400]	@ (8000cf0 <i2c_init+0x19c>)
 8000b5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b62:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000b64:	4b62      	ldr	r3, [pc, #392]	@ (8000cf0 <i2c_init+0x19c>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b68:	4a61      	ldr	r2, [pc, #388]	@ (8000cf0 <i2c_init+0x19c>)
 8000b6a:	f043 0302 	orr.w	r3, r3, #2
 8000b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c

	// Configure GPIO
	// Set GPIO to Alternative function mode
	GPIOB->MODER &= ~GPIO_MODER_MODE10;
 8000b70:	4b60      	ldr	r3, [pc, #384]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a5f      	ldr	r2, [pc, #380]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b76:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000b7a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE10_1;
 8000b7c:	4b5d      	ldr	r3, [pc, #372]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a5c      	ldr	r2, [pc, #368]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b82:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b86:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~GPIO_MODER_MODE11;
 8000b88:	4b5a      	ldr	r3, [pc, #360]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a59      	ldr	r2, [pc, #356]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b8e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000b92:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE11_1;
 8000b94:	4b57      	ldr	r3, [pc, #348]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a56      	ldr	r2, [pc, #344]	@ (8000cf4 <i2c_init+0x1a0>)
 8000b9a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000b9e:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOB->OTYPER |= GPIO_OTYPER_OT11;
 8000ba0:	4b54      	ldr	r3, [pc, #336]	@ (8000cf4 <i2c_init+0x1a0>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	4a53      	ldr	r2, [pc, #332]	@ (8000cf4 <i2c_init+0x1a0>)
 8000ba6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000baa:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= GPIO_OTYPER_OT10;
 8000bac:	4b51      	ldr	r3, [pc, #324]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	4a50      	ldr	r2, [pc, #320]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bb6:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD11;
 8000bb8:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	4a4d      	ldr	r2, [pc, #308]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bbe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000bc2:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD11_1;
 8000bc4:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	4a4a      	ldr	r2, [pc, #296]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bce:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPD10;
 8000bd0:	4b48      	ldr	r3, [pc, #288]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	4a47      	ldr	r2, [pc, #284]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bd6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000bda:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPD10_1;
 8000bdc:	4b45      	ldr	r3, [pc, #276]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	4a44      	ldr	r2, [pc, #272]	@ (8000cf4 <i2c_init+0x1a0>)
 8000be2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000be6:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use high speed mode */
	GPIOB->OSPEEDR |= (0x2 << GPIO_OSPEEDR_OSPEED10_Pos);
 8000be8:	4b42      	ldr	r3, [pc, #264]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	4a41      	ldr	r2, [pc, #260]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bf2:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x2 << GPIO_OSPEEDR_OSPEED11_Pos);
 8000bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8000cf4 <i2c_init+0x1a0>)
 8000bfa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000bfe:	6093      	str	r3, [r2, #8]

	GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL11;
 8000c00:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c04:	4a3b      	ldr	r2, [pc, #236]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000c0a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (4 << GPIO_AFRH_AFSEL11_Pos);//GPIO_AFRH_AFSEL11_2;
 8000c0c:	4b39      	ldr	r3, [pc, #228]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c10:	4a38      	ldr	r2, [pc, #224]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c16:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~GPIO_AFRH_AFSEL10;
 8000c18:	4b36      	ldr	r3, [pc, #216]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c1c:	4a35      	ldr	r2, [pc, #212]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c1e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000c22:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (4 << GPIO_AFRH_AFSEL10_Pos);//GPIO_AFRH_AFSEL10_2;
 8000c24:	4b33      	ldr	r3, [pc, #204]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c28:	4a32      	ldr	r2, [pc, #200]	@ (8000cf4 <i2c_init+0x1a0>)
 8000c2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c2e:	6253      	str	r3, [r2, #36]	@ 0x24

	// Configure I2C
	I2C2->CR1 &= ~I2C_CR1_PE;
 8000c30:	4b31      	ldr	r3, [pc, #196]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a30      	ldr	r2, [pc, #192]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c36:	f023 0301 	bic.w	r3, r3, #1
 8000c3a:	6013      	str	r3, [r2, #0]


	// Turn on Master Mode timers
	I2C2->TIMINGR |= I2C_TIMINGR_SCLH;
 8000c3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c3e:	691b      	ldr	r3, [r3, #16]
 8000c40:	4a2d      	ldr	r2, [pc, #180]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c42:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8000c46:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= I2C_TIMINGR_SCLL;
 8000c48:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c4a:	691b      	ldr	r3, [r3, #16]
 8000c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c4e:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8000c52:	6113      	str	r3, [r2, #16]

	// Set BAUD rate to 400khz
	// prescaler
	I2C2->TIMINGR |= (1 << I2C_TIMINGR_PRESC_Pos);//(0 << I2C_TIMINGR_PRESC_Pos);
 8000c54:	4b28      	ldr	r3, [pc, #160]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c56:	691b      	ldr	r3, [r3, #16]
 8000c58:	4a27      	ldr	r2, [pc, #156]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c5e:	6113      	str	r3, [r2, #16]
	// low cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLL;
 8000c60:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c62:	691b      	ldr	r3, [r3, #16]
 8000c64:	4a24      	ldr	r2, [pc, #144]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c66:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c6a:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x13 << I2C_TIMINGR_SCLL_Pos);
 8000c6c:	4b22      	ldr	r3, [pc, #136]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c6e:	691b      	ldr	r3, [r3, #16]
 8000c70:	4a21      	ldr	r2, [pc, #132]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c72:	f043 0313 	orr.w	r3, r3, #19
 8000c76:	6113      	str	r3, [r2, #16]
	// high cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLH;
 8000c78:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c7a:	691b      	ldr	r3, [r3, #16]
 8000c7c:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c82:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0xF << I2C_TIMINGR_SCLH_Pos);
 8000c84:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c86:	691b      	ldr	r3, [r3, #16]
 8000c88:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c8a:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000c8e:	6113      	str	r3, [r2, #16]
	// data hold cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SDADEL;
 8000c90:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c92:	691b      	ldr	r3, [r3, #16]
 8000c94:	4a18      	ldr	r2, [pc, #96]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c96:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000c9a:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x2 << I2C_TIMINGR_SDADEL_Pos);
 8000c9c:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <i2c_init+0x1a4>)
 8000c9e:	691b      	ldr	r3, [r3, #16]
 8000ca0:	4a15      	ldr	r2, [pc, #84]	@ (8000cf8 <i2c_init+0x1a4>)
 8000ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ca6:	6113      	str	r3, [r2, #16]
	// data setup cycles
	I2C2->TIMINGR &= ~I2C_TIMINGR_SCLDEL;
 8000ca8:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <i2c_init+0x1a4>)
 8000caa:	691b      	ldr	r3, [r3, #16]
 8000cac:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000cb2:	6113      	str	r3, [r2, #16]
	I2C2->TIMINGR |= (0x4 << I2C_TIMINGR_SCLDEL_Pos);
 8000cb4:	4b10      	ldr	r3, [pc, #64]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cb6:	691b      	ldr	r3, [r3, #16]
 8000cb8:	4a0f      	ldr	r2, [pc, #60]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cbe:	6113      	str	r3, [r2, #16]

	// Set slave byte control
	//I2C2->CR1 |= I2C_CR1_SBC;

	// Enable Reload
	I2C2->CR2 |= I2C_CR2_AUTOEND;
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cc6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cca:	6053      	str	r3, [r2, #4]

	// Turn it to 7 bit addressing mode
	I2C2->CR2 &= ~I2C_CR2_ADD10;
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	4a09      	ldr	r2, [pc, #36]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000cd6:	6053      	str	r3, [r2, #4]
//	I2C2->CR1 |= I2C_CR1_ADDRIE;
//	I2C2->CR1 |= I2C_CR1_RXIE;
//	I2C2->CR1 |= I2C_CR1_TXIE;

	// Enable peripheral
	I2C2->CR1 |= I2C_CR1_PE;
 8000cd8:	4b07      	ldr	r3, [pc, #28]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a06      	ldr	r2, [pc, #24]	@ (8000cf8 <i2c_init+0x1a4>)
 8000cde:	f043 0301 	orr.w	r3, r3, #1
 8000ce2:	6013      	str	r3, [r2, #0]

}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	48000400 	.word	0x48000400
 8000cf8:	40005800 	.word	0x40005800

08000cfc <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len) {
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	603a      	str	r2, [r7, #0]
 8000d04:	461a      	mov	r2, r3
 8000d06:	4603      	mov	r3, r0
 8000d08:	71fb      	strb	r3, [r7, #7]
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	71bb      	strb	r3, [r7, #6]
 8000d0e:	4613      	mov	r3, r2
 8000d10:	717b      	strb	r3, [r7, #5]
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8000d12:	4b51      	ldr	r3, [pc, #324]	@ (8000e58 <i2c_transaction+0x15c>)
 8000d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d16:	4a50      	ldr	r2, [pc, #320]	@ (8000e58 <i2c_transaction+0x15c>)
 8000d18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d1c:	6593      	str	r3, [r2, #88]	@ 0x58

	while ((I2C2->ISR & I2C_ISR_BUSY)) {}
 8000d1e:	bf00      	nop
 8000d20:	4b4e      	ldr	r3, [pc, #312]	@ (8000e5c <i2c_transaction+0x160>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d1f9      	bne.n	8000d20 <i2c_transaction+0x24>
	I2C2->CR2 |= I2C_CR2_AUTOEND;
 8000d2c:	4b4b      	ldr	r3, [pc, #300]	@ (8000e5c <i2c_transaction+0x160>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	4a4a      	ldr	r2, [pc, #296]	@ (8000e5c <i2c_transaction+0x160>)
 8000d32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d36:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_ADD10;
 8000d38:	4b48      	ldr	r3, [pc, #288]	@ (8000e5c <i2c_transaction+0x160>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	4a47      	ldr	r2, [pc, #284]	@ (8000e5c <i2c_transaction+0x160>)
 8000d3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000d42:	6053      	str	r3, [r2, #4]

	int count = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]

	// set amount of expecting bytes
	I2C2->CR2 &= ~I2C_CR2_NBYTES;
 8000d48:	4b44      	ldr	r3, [pc, #272]	@ (8000e5c <i2c_transaction+0x160>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	4a43      	ldr	r2, [pc, #268]	@ (8000e5c <i2c_transaction+0x160>)
 8000d4e:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000d52:	6053      	str	r3, [r2, #4]
	I2C2->CR2 |= len << I2C_CR2_NBYTES_Pos;
 8000d54:	4b41      	ldr	r3, [pc, #260]	@ (8000e5c <i2c_transaction+0x160>)
 8000d56:	685a      	ldr	r2, [r3, #4]
 8000d58:	797b      	ldrb	r3, [r7, #5]
 8000d5a:	041b      	lsls	r3, r3, #16
 8000d5c:	493f      	ldr	r1, [pc, #252]	@ (8000e5c <i2c_transaction+0x160>)
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	604b      	str	r3, [r1, #4]

	// set device addr
	I2C2->CR2 &= ~I2C_CR2_SADD;
 8000d62:	4b3e      	ldr	r3, [pc, #248]	@ (8000e5c <i2c_transaction+0x160>)
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	4a3d      	ldr	r2, [pc, #244]	@ (8000e5c <i2c_transaction+0x160>)
 8000d68:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000d6c:	f023 0303 	bic.w	r3, r3, #3
 8000d70:	6053      	str	r3, [r2, #4]
	I2C2->CR2 |= (address << 1);
 8000d72:	4b3a      	ldr	r3, [pc, #232]	@ (8000e5c <i2c_transaction+0x160>)
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	4938      	ldr	r1, [pc, #224]	@ (8000e5c <i2c_transaction+0x160>)
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	604b      	str	r3, [r1, #4]

	// if dir == 0 then slave in receiver, else it is transmitter
	if (dir == 0) {
 8000d80:	79bb      	ldrb	r3, [r7, #6]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d120      	bne.n	8000dc8 <i2c_transaction+0xcc>
		I2C2->CR2 &= ~(I2C_CR2_RD_WRN);
 8000d86:	4b35      	ldr	r3, [pc, #212]	@ (8000e5c <i2c_transaction+0x160>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	4a34      	ldr	r2, [pc, #208]	@ (8000e5c <i2c_transaction+0x160>)
 8000d8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000d90:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8000d92:	4b32      	ldr	r3, [pc, #200]	@ (8000e5c <i2c_transaction+0x160>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	4a31      	ldr	r2, [pc, #196]	@ (8000e5c <i2c_transaction+0x160>)
 8000d98:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d9c:	6053      	str	r3, [r2, #4]
		while (count < len) {
 8000d9e:	e00e      	b.n	8000dbe <i2c_transaction+0xc2>
			// if TXIS = 1, then it it looking for something to be written the TXDR register
			if (I2C2->ISR & I2C_ISR_TXIS) {
 8000da0:	4b2e      	ldr	r3, [pc, #184]	@ (8000e5c <i2c_transaction+0x160>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f003 0302 	and.w	r3, r3, #2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d008      	beq.n	8000dbe <i2c_transaction+0xc2>
				I2C2->TXDR = *(data+count) & 0xFF;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	683a      	ldr	r2, [r7, #0]
 8000db0:	4413      	add	r3, r2
 8000db2:	781a      	ldrb	r2, [r3, #0]
 8000db4:	4b29      	ldr	r3, [pc, #164]	@ (8000e5c <i2c_transaction+0x160>)
 8000db6:	629a      	str	r2, [r3, #40]	@ 0x28
				count++;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	60fb      	str	r3, [r7, #12]
		while (count < len) {
 8000dbe:	797b      	ldrb	r3, [r7, #5]
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	dbec      	blt.n	8000da0 <i2c_transaction+0xa4>
 8000dc6:	e03a      	b.n	8000e3e <i2c_transaction+0x142>
			}
		}
	}
	else if (dir == 1) {
 8000dc8:	79bb      	ldrb	r3, [r7, #6]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d137      	bne.n	8000e3e <i2c_transaction+0x142>
		// write register addr
		I2C2->CR2 &= ~(I2C_CR2_RD_WRN);
 8000dce:	4b23      	ldr	r3, [pc, #140]	@ (8000e5c <i2c_transaction+0x160>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	4a22      	ldr	r2, [pc, #136]	@ (8000e5c <i2c_transaction+0x160>)
 8000dd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000dd8:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8000dda:	4b20      	ldr	r3, [pc, #128]	@ (8000e5c <i2c_transaction+0x160>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	4a1f      	ldr	r2, [pc, #124]	@ (8000e5c <i2c_transaction+0x160>)
 8000de0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000de4:	6053      	str	r3, [r2, #4]
		while (!(I2C2->ISR & I2C_ISR_TXIS)) {}
 8000de6:	bf00      	nop
 8000de8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e5c <i2c_transaction+0x160>)
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	f003 0302 	and.w	r3, r3, #2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d0f9      	beq.n	8000de8 <i2c_transaction+0xec>
		I2C2->TXDR = data[0] & 0xFF;
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	781a      	ldrb	r2, [r3, #0]
 8000df8:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <i2c_transaction+0x160>)
 8000dfa:	629a      	str	r2, [r3, #40]	@ 0x28

		// repeated start
		I2C2->CR2 |= (0x1 << I2C_CR2_RD_WRN_Pos);
 8000dfc:	4b17      	ldr	r3, [pc, #92]	@ (8000e5c <i2c_transaction+0x160>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	4a16      	ldr	r2, [pc, #88]	@ (8000e5c <i2c_transaction+0x160>)
 8000e02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e06:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8000e08:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <i2c_transaction+0x160>)
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	4a13      	ldr	r2, [pc, #76]	@ (8000e5c <i2c_transaction+0x160>)
 8000e0e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e12:	6053      	str	r3, [r2, #4]
		while(count < len) {
 8000e14:	e00f      	b.n	8000e36 <i2c_transaction+0x13a>
			if (I2C2->ISR & I2C_ISR_RXNE) {
 8000e16:	4b11      	ldr	r3, [pc, #68]	@ (8000e5c <i2c_transaction+0x160>)
 8000e18:	699b      	ldr	r3, [r3, #24]
 8000e1a:	f003 0304 	and.w	r3, r3, #4
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d009      	beq.n	8000e36 <i2c_transaction+0x13a>
				//data[count] = 0;
				data[count] = I2C2->RXDR & 0xFF;
 8000e22:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <i2c_transaction+0x160>)
 8000e24:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	683a      	ldr	r2, [r7, #0]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	b2ca      	uxtb	r2, r1
 8000e2e:	701a      	strb	r2, [r3, #0]

				count++;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	3301      	adds	r3, #1
 8000e34:	60fb      	str	r3, [r7, #12]
		while(count < len) {
 8000e36:	797b      	ldrb	r3, [r7, #5]
 8000e38:	68fa      	ldr	r2, [r7, #12]
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	dbeb      	blt.n	8000e16 <i2c_transaction+0x11a>
	// Clear the stop flag
//	I2C2->ICR |= I2C_ICR_STOPCF;
	// clear out address by setting ADDRCF bit
//	I2C2->ISR |= I2C_ICR_ADDRCF;
	//I2C2->CR2 &= ~I2C2->CR2;
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_I2C2EN;
 8000e3e:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <i2c_transaction+0x15c>)
 8000e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e42:	4a05      	ldr	r2, [pc, #20]	@ (8000e58 <i2c_transaction+0x15c>)
 8000e44:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000e48:	6593      	str	r3, [r2, #88]	@ 0x58

	return 0;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40005800 	.word	0x40005800

08000e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	db0b      	blt.n	8000e8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	f003 021f 	and.w	r2, r3, #31
 8000e78:	4907      	ldr	r1, [pc, #28]	@ (8000e98 <__NVIC_EnableIRQ+0x38>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	095b      	lsrs	r3, r3, #5
 8000e80:	2001      	movs	r0, #1
 8000e82:	fa00 f202 	lsl.w	r2, r0, r2
 8000e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000e100 	.word	0xe000e100

08000e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	db0a      	blt.n	8000ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	490c      	ldr	r1, [pc, #48]	@ (8000ee8 <__NVIC_SetPriority+0x4c>)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	0112      	lsls	r2, r2, #4
 8000ebc:	b2d2      	uxtb	r2, r2
 8000ebe:	440b      	add	r3, r1
 8000ec0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec4:	e00a      	b.n	8000edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4908      	ldr	r1, [pc, #32]	@ (8000eec <__NVIC_SetPriority+0x50>)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	f003 030f 	and.w	r3, r3, #15
 8000ed2:	3b04      	subs	r3, #4
 8000ed4:	0112      	lsls	r2, r2, #4
 8000ed6:	b2d2      	uxtb	r2, r2
 8000ed8:	440b      	add	r3, r1
 8000eda:	761a      	strb	r2, [r3, #24]
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	e000e100 	.word	0xe000e100
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <lptim_init>:
 *      Author: phillip
 */

#include "lptimer.h"

void lptim_init(LPTIM_TypeDef* lptim) {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	// Set up the LSI clock
	RCC->CIER |= RCC_CIER_LSIRDYIE;
 8000ef8:	4b48      	ldr	r3, [pc, #288]	@ (800101c <lptim_init+0x12c>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	4a47      	ldr	r2, [pc, #284]	@ (800101c <lptim_init+0x12c>)
 8000efe:	f043 0301 	orr.w	r3, r3, #1
 8000f02:	6193      	str	r3, [r2, #24]
	RCC->CSR |= RCC_CSR_LSION;
 8000f04:	4b45      	ldr	r3, [pc, #276]	@ (800101c <lptim_init+0x12c>)
 8000f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f0a:	4a44      	ldr	r2, [pc, #272]	@ (800101c <lptim_init+0x12c>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
	while((RCC->CSR & RCC_CSR_LSIRDY) == 0) {}
 8000f14:	bf00      	nop
 8000f16:	4b41      	ldr	r3, [pc, #260]	@ (800101c <lptim_init+0x12c>)
 8000f18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f1c:	f003 0302 	and.w	r3, r3, #2
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d0f8      	beq.n	8000f16 <lptim_init+0x26>

	// Select the LSI clock for the LPTIM1
	RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;
 8000f24:	4b3d      	ldr	r3, [pc, #244]	@ (800101c <lptim_init+0x12c>)
 8000f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f2a:	4a3c      	ldr	r2, [pc, #240]	@ (800101c <lptim_init+0x12c>)
 8000f2c:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8000f30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CCIPR |= RCC_CCIPR_LPTIM1SEL_0;
 8000f34:	4b39      	ldr	r3, [pc, #228]	@ (800101c <lptim_init+0x12c>)
 8000f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f3a:	4a38      	ldr	r2, [pc, #224]	@ (800101c <lptim_init+0x12c>)
 8000f3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

	// Set up the Low Power Timer
	NVIC_EnableIRQ(LPTIM1_IRQn);
 8000f44:	2041      	movs	r0, #65	@ 0x41
 8000f46:	f7ff ff8b 	bl	8000e60 <__NVIC_EnableIRQ>
	NVIC_SetPriority(LPTIM1_IRQn,1);
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	2041      	movs	r0, #65	@ 0x41
 8000f4e:	f7ff ffa5 	bl	8000e9c <__NVIC_SetPriority>

	RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN;
 8000f52:	4b32      	ldr	r3, [pc, #200]	@ (800101c <lptim_init+0x12c>)
 8000f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f56:	4a31      	ldr	r2, [pc, #196]	@ (800101c <lptim_init+0x12c>)
 8000f58:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f5c:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_LPTIM1RST;
 8000f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800101c <lptim_init+0x12c>)
 8000f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f62:	4a2e      	ldr	r2, [pc, #184]	@ (800101c <lptim_init+0x12c>)
 8000f64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000f68:	6393      	str	r3, [r2, #56]	@ 0x38
	RCC->APB1SMENR1 |= RCC_APB1SMENR1_LPTIM1SMEN;
 8000f6a:	4b2c      	ldr	r3, [pc, #176]	@ (800101c <lptim_init+0x12c>)
 8000f6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000f6e:	4a2b      	ldr	r2, [pc, #172]	@ (800101c <lptim_init+0x12c>)
 8000f70:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f74:	6793      	str	r3, [r2, #120]	@ 0x78

	lptim->CR &= ~LPTIM_CR_ENABLE;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	f023 0201 	bic.w	r2, r3, #1
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	611a      	str	r2, [r3, #16]
	for (volatile int i = 0;i < 10; i++);
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	e002      	b.n	8000f8e <lptim_init+0x9e>
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2b09      	cmp	r3, #9
 8000f92:	ddf9      	ble.n	8000f88 <lptim_init+0x98>

	// enable interrupts from auto reload match
	lptim->IER |= LPTIM_IER_ARRMIE;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	f043 0202 	orr.w	r2, r3, #2
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
	lptim->CFGR &= ~LPTIM_CFGR_CKSEL;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	f023 0201 	bic.w	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	60da      	str	r2, [r3, #12]
	lptim->CFGR &= ~LPTIM_CFGR_COUNTMODE;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	60da      	str	r2, [r3, #12]

	// Set the Prescaler
	lptim->CFGR &= ~LPTIM_CFGR_PRESC;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	60da      	str	r2, [r3, #12]
	lptim->CFGR |= LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	f443 6260 	orr.w	r2, r3, #3584	@ 0xe00
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	60da      	str	r2, [r3, #12]

	lptim->CFGR &= ~LPTIM_CFGR_TRIGEN;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	60da      	str	r2, [r3, #12]

	// enable after doing ier and cfgr and need to wait 2 clock cycles
	lptim->CR |= LPTIM_CR_ENABLE;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	f043 0201 	orr.w	r2, r3, #1
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	611a      	str	r2, [r3, #16]
	for (volatile int i = 0; i < 30; i++);
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	e002      	b.n	8000ff4 <lptim_init+0x104>
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	2b1d      	cmp	r3, #29
 8000ff8:	ddf9      	ble.n	8000fee <lptim_init+0xfe>
	lptim->CR |= LPTIM_CR_CNTSTRT;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	691b      	ldr	r3, [r3, #16]
 8000ffe:	f043 0204 	orr.w	r2, r3, #4
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	611a      	str	r2, [r3, #16]
	lptim->CR &= ~LPTIM_CR_SNGSTRT;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	691b      	ldr	r3, [r3, #16]
 800100a:	f023 0202 	bic.w	r2, r3, #2
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	611a      	str	r2, [r3, #16]
}
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40021000 	.word	0x40021000

08001020 <lptim_set_sec>:

void lptim_reset(LPTIM_TypeDef* lptim) {
//	lptim->CNT &= ~LPTIM_CNT_CNT;
}

void lptim_set_sec(LPTIM_TypeDef* lptim, uint16_t period_sec) {
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	807b      	strh	r3, [r7, #2]
//	lptim->CNT &= ~LPTIM_CNT_CNT;
//	lptim->CMP = 30000;
	lptim->ARR = (period_sec * 256) - 1;
 800102c:	887b      	ldrh	r3, [r7, #2]
 800102e:	021b      	lsls	r3, r3, #8
 8001030:	3b01      	subs	r3, #1
 8001032:	461a      	mov	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	619a      	str	r2, [r3, #24]
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <lsm6dsl_init>:
#define WAKE_UP_DUR 0x5C
#define WAKE_UP_THS 0x5B
#define TAP_CFG 0x58
#define MD1_CFG 0x5E

void lsm6dsl_init() {
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
	i2c_init();
 800104a:	f7ff fd83 	bl	8000b54 <i2c_init>
	uint8_t data[2] = {CTRL1_XL, 0x60};
 800104e:	f246 0310 	movw	r3, #24592	@ 0x6010
 8001052:	80bb      	strh	r3, [r7, #4]
	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
 8001054:	1d3a      	adds	r2, r7, #4
 8001056:	2302      	movs	r3, #2
 8001058:	2100      	movs	r1, #0
 800105a:	206a      	movs	r0, #106	@ 0x6a
 800105c:	f7ff fe4e 	bl	8000cfc <i2c_transaction>
	data[0] = INT1_CTRL;
 8001060:	230d      	movs	r3, #13
 8001062:	713b      	strb	r3, [r7, #4]
	data[1] = 0x01;
 8001064:	2301      	movs	r3, #1
 8001066:	717b      	strb	r3, [r7, #5]

//	data[0] = CTRL8_XL;
//	data[1] = 0x11 << 5;
//	i2c_transaction(LSM6DSL_ADDR, 0, data, 2);
//	printf("lsm6dsl init done\n");
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
	uint8_t data = STATUS_REG;
 800107c:	231e      	movs	r3, #30
 800107e:	75fb      	strb	r3, [r7, #23]
	while (data & 0x1) {
 8001080:	e00d      	b.n	800109e <lsm6dsl_read_xyz+0x2e>
		printf("checking status reg %d \n", data);
 8001082:	7dfb      	ldrb	r3, [r7, #23]
 8001084:	4619      	mov	r1, r3
 8001086:	4833      	ldr	r0, [pc, #204]	@ (8001154 <lsm6dsl_read_xyz+0xe4>)
 8001088:	f002 fe4a 	bl	8003d20 <iprintf>
		data = STATUS_REG;
 800108c:	231e      	movs	r3, #30
 800108e:	75fb      	strb	r3, [r7, #23]
		i2c_transaction(LSM6DSL_ADDR, 1, &data, 1);
 8001090:	f107 0217 	add.w	r2, r7, #23
 8001094:	2301      	movs	r3, #1
 8001096:	2101      	movs	r1, #1
 8001098:	206a      	movs	r0, #106	@ 0x6a
 800109a:	f7ff fe2f 	bl	8000cfc <i2c_transaction>
	while (data & 0x1) {
 800109e:	7dfb      	ldrb	r3, [r7, #23]
 80010a0:	f003 0301 	and.w	r3, r3, #1
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d1ec      	bne.n	8001082 <lsm6dsl_read_xyz+0x12>
	}
	uint8_t xl = OUTX_L_XL;
 80010a8:	2328      	movs	r3, #40	@ 0x28
 80010aa:	75bb      	strb	r3, [r7, #22]
	i2c_transaction(LSM6DSL_ADDR, 1, &xl, 1);
 80010ac:	f107 0216 	add.w	r2, r7, #22
 80010b0:	2301      	movs	r3, #1
 80010b2:	2101      	movs	r1, #1
 80010b4:	206a      	movs	r0, #106	@ 0x6a
 80010b6:	f7ff fe21 	bl	8000cfc <i2c_transaction>
	//printf("xl: %d ", xl);
	uint8_t xh = OUTX_H_XL;
 80010ba:	2329      	movs	r3, #41	@ 0x29
 80010bc:	757b      	strb	r3, [r7, #21]
	i2c_transaction(LSM6DSL_ADDR, 1, &xh, 1);
 80010be:	f107 0215 	add.w	r2, r7, #21
 80010c2:	2301      	movs	r3, #1
 80010c4:	2101      	movs	r1, #1
 80010c6:	206a      	movs	r0, #106	@ 0x6a
 80010c8:	f7ff fe18 	bl	8000cfc <i2c_transaction>
	//printf("xh: %d \n", xh);
	uint8_t yl = OUTY_L_XL;
 80010cc:	232a      	movs	r3, #42	@ 0x2a
 80010ce:	753b      	strb	r3, [r7, #20]
	i2c_transaction(LSM6DSL_ADDR, 1, &yl, 1);
 80010d0:	f107 0214 	add.w	r2, r7, #20
 80010d4:	2301      	movs	r3, #1
 80010d6:	2101      	movs	r1, #1
 80010d8:	206a      	movs	r0, #106	@ 0x6a
 80010da:	f7ff fe0f 	bl	8000cfc <i2c_transaction>
	//printf("yl: %d \n", yl);
	uint8_t yh = OUTY_H_XL;
 80010de:	232b      	movs	r3, #43	@ 0x2b
 80010e0:	74fb      	strb	r3, [r7, #19]
	i2c_transaction(LSM6DSL_ADDR, 1, &yh, 1);
 80010e2:	f107 0213 	add.w	r2, r7, #19
 80010e6:	2301      	movs	r3, #1
 80010e8:	2101      	movs	r1, #1
 80010ea:	206a      	movs	r0, #106	@ 0x6a
 80010ec:	f7ff fe06 	bl	8000cfc <i2c_transaction>
	//printf("yh: %d \n", yh);
	uint8_t zl = OUTZ_L_XL;
 80010f0:	232c      	movs	r3, #44	@ 0x2c
 80010f2:	74bb      	strb	r3, [r7, #18]
	i2c_transaction(LSM6DSL_ADDR, 1, &zl, 1);
 80010f4:	f107 0212 	add.w	r2, r7, #18
 80010f8:	2301      	movs	r3, #1
 80010fa:	2101      	movs	r1, #1
 80010fc:	206a      	movs	r0, #106	@ 0x6a
 80010fe:	f7ff fdfd 	bl	8000cfc <i2c_transaction>
	//printf("zl: %d \n", zl);
	uint8_t zh = OUTZ_H_XL;
 8001102:	232d      	movs	r3, #45	@ 0x2d
 8001104:	747b      	strb	r3, [r7, #17]
	i2c_transaction(LSM6DSL_ADDR, 1, &zh, 1);
 8001106:	f107 0211 	add.w	r2, r7, #17
 800110a:	2301      	movs	r3, #1
 800110c:	2101      	movs	r1, #1
 800110e:	206a      	movs	r0, #106	@ 0x6a
 8001110:	f7ff fdf4 	bl	8000cfc <i2c_transaction>
	//printf("zh: %d \n", zh);
	*x = xh << 8 | xl;
 8001114:	7d7b      	ldrb	r3, [r7, #21]
 8001116:	021b      	lsls	r3, r3, #8
 8001118:	b21a      	sxth	r2, r3
 800111a:	7dbb      	ldrb	r3, [r7, #22]
 800111c:	b21b      	sxth	r3, r3
 800111e:	4313      	orrs	r3, r2
 8001120:	b21a      	sxth	r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	801a      	strh	r2, [r3, #0]
	*y = yh << 8 | yl;
 8001126:	7cfb      	ldrb	r3, [r7, #19]
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b21a      	sxth	r2, r3
 800112c:	7d3b      	ldrb	r3, [r7, #20]
 800112e:	b21b      	sxth	r3, r3
 8001130:	4313      	orrs	r3, r2
 8001132:	b21a      	sxth	r2, r3
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	801a      	strh	r2, [r3, #0]
	*z = zh << 8 | zl;
 8001138:	7c7b      	ldrb	r3, [r7, #17]
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	b21a      	sxth	r2, r3
 800113e:	7cbb      	ldrb	r3, [r7, #18]
 8001140:	b21b      	sxth	r3, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	b21a      	sxth	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	801a      	strh	r2, [r3, #0]
}
 800114a:	bf00      	nop
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	08004c9c 	.word	0x08004c9c

08001158 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001160:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001164:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	2b00      	cmp	r3, #0
 800116e:	d013      	beq.n	8001198 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001170:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001174:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001178:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800117c:	2b00      	cmp	r3, #0
 800117e:	d00b      	beq.n	8001198 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001180:	e000      	b.n	8001184 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001182:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001184:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d0f9      	beq.n	8001182 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800118e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001198:	687b      	ldr	r3, [r7, #4]
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_write>:
int dataAvailable = 0;

SPI_HandleTypeDef hspi3;

// Redefine the libc _write() function so you can use printf in your code
int _write(int file, char *ptr, int len) {
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b086      	sub	sp, #24
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	60f8      	str	r0, [r7, #12]
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
    int i = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
 80011ba:	e009      	b.n	80011d0 <_write+0x2a>
        ITM_SendChar(*ptr++);
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	1c5a      	adds	r2, r3, #1
 80011c0:	60ba      	str	r2, [r7, #8]
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ffc7 	bl	8001158 <ITM_SendChar>
    for (i = 0; i < len; i++) {
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	3301      	adds	r3, #1
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	dbf1      	blt.n	80011bc <_write+0x16>
    }
    return len;
 80011d8:	687b      	ldr	r3, [r7, #4]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ea:	f000 fc5a 	bl	8001aa2 <HAL_Init>
  disableThings();
 80011ee:	f000 f945 	bl	800147c <disableThings>
  /* Configure the system clock */
  SystemClock_Config();
 80011f2:	f000 f9b3 	bl	800155c <SystemClock_Config>

//  disableThings();
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f6:	f000 fa35 	bl	8001664 <MX_GPIO_Init>
  MX_SPI3_Init();
 80011fa:	f000 f9f5 	bl	80015e8 <MX_SPI3_Init>


  // Our peripheral configurables
//  leds_init();
  lptim_init(LPTIM1);
 80011fe:	4824      	ldr	r0, [pc, #144]	@ (8001290 <main+0xac>)
 8001200:	f7ff fe76 	bl	8000ef0 <lptim_init>
  lptim_set_sec(LPTIM1, 5);
 8001204:	2105      	movs	r1, #5
 8001206:	4822      	ldr	r0, [pc, #136]	@ (8001290 <main+0xac>)
 8001208:	f7ff ff0a 	bl	8001020 <lptim_set_sec>

  lsm6dsl_init();
 800120c:	f7ff ff1a 	bl	8001044 <lsm6dsl_init>

  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001216:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121a:	f000 ffcf 	bl	80021bc <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800121e:	200a      	movs	r0, #10
 8001220:	f000 fcb4 	bl	8001b8c <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8001224:	2201      	movs	r2, #1
 8001226:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800122a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122e:	f000 ffc5 	bl	80021bc <HAL_GPIO_WritePin>

  ble_init();
 8001232:	f7ff f81d 	bl	8000270 <ble_init>

  HAL_Delay(10);
 8001236:	200a      	movs	r0, #10
 8001238:	f000 fca8 	bl	8001b8c <HAL_Delay>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800123c:	b662      	cpsie	i
}
 800123e:	bf00      	nop
  __enable_irq();

  uint8_t nonDiscoverable = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	71fb      	strb	r3, [r7, #7]

  int16_t prev_xyz[3] = {0,0,0};
 8001244:	2300      	movs	r3, #0
 8001246:	803b      	strh	r3, [r7, #0]
 8001248:	2300      	movs	r3, #0
 800124a:	807b      	strh	r3, [r7, #2]
 800124c:	2300      	movs	r3, #0
 800124e:	80bb      	strh	r3, [r7, #4]


  while (1)
  {
//	  printf("minsLost: %d, CNT: %d\n",minsLost, LPTIM1->CNT);
	  if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d109      	bne.n	800126a <main+0x86>
 8001256:	2140      	movs	r1, #64	@ 0x40
 8001258:	480e      	ldr	r0, [pc, #56]	@ (8001294 <main+0xb0>)
 800125a:	f000 ff97 	bl	800218c <HAL_GPIO_ReadPin>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d002      	beq.n	800126a <main+0x86>
		  catchBLE();
 8001264:	f7ff fa1a 	bl	800069c <catchBLE>
 8001268:	e00a      	b.n	8001280 <main+0x9c>
	  }else{
		  if (checkAccel) {
 800126a:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <main+0xb4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d006      	beq.n	8001280 <main+0x9c>
			  you_lost_it(prev_xyz);
 8001272:	463b      	mov	r3, r7
 8001274:	4618      	mov	r0, r3
 8001276:	f000 f811 	bl	800129c <you_lost_it>
			  checkAccel = 0;
 800127a:	4b07      	ldr	r3, [pc, #28]	@ (8001298 <main+0xb4>)
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
		  }
	  }

	  HAL_SuspendTick();
 8001280:	f000 fca8 	bl	8001bd4 <HAL_SuspendTick>
	  HAL_PWREx_EnterSTOP2Mode(PWR_SLEEPENTRY_WFI);
 8001284:	2001      	movs	r0, #1
 8001286:	f001 f839 	bl	80022fc <HAL_PWREx_EnterSTOP2Mode>
	  HAL_ResumeTick();
 800128a:	f000 fcb3 	bl	8001bf4 <HAL_ResumeTick>
	  if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 800128e:	e7df      	b.n	8001250 <main+0x6c>
 8001290:	40007c00 	.word	0x40007c00
 8001294:	48001000 	.word	0x48001000
 8001298:	20000360 	.word	0x20000360

0800129c <you_lost_it>:
  }
}

void you_lost_it(int16_t* xyz){
 800129c:	b580      	push	{r7, lr}
 800129e:	b08e      	sub	sp, #56	@ 0x38
 80012a0:	af02      	add	r7, sp, #8
 80012a2:	6078      	str	r0, [r7, #4]
	int16_t prev_x = xyz[0];
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	int16_t prev_y = xyz[1];
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	885b      	ldrh	r3, [r3, #2]
 80012ae:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	int16_t prev_z = xyz[2];
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	889b      	ldrh	r3, [r3, #4]
 80012b4:	857b      	strh	r3, [r7, #42]	@ 0x2a
	int16_t x = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	847b      	strh	r3, [r7, #34]	@ 0x22
	int16_t y = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	843b      	strh	r3, [r7, #32]
	int16_t z = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	83fb      	strh	r3, [r7, #30]
	lsm6dsl_read_xyz(&x,&y, &z);
 80012c2:	f107 021e 	add.w	r2, r7, #30
 80012c6:	f107 0120 	add.w	r1, r7, #32
 80012ca:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fece 	bl	8001070 <lsm6dsl_read_xyz>
	int16_t diff_x = abs(x) - abs(prev_x);
 80012d4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80012d8:	2b00      	cmp	r3, #0
 80012da:	bfb8      	it	lt
 80012dc:	425b      	neglt	r3, r3
 80012de:	b29a      	uxth	r2, r3
 80012e0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	bfb8      	it	lt
 80012e8:	425b      	neglt	r3, r3
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	853b      	strh	r3, [r7, #40]	@ 0x28
	int16_t diff_y = abs(y) - abs(prev_y);
 80012f2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	bfb8      	it	lt
 80012fa:	425b      	neglt	r3, r3
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001302:	2b00      	cmp	r3, #0
 8001304:	bfb8      	it	lt
 8001306:	425b      	neglt	r3, r3
 8001308:	b29b      	uxth	r3, r3
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	b29b      	uxth	r3, r3
 800130e:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t diff_z = abs(z) - abs(prev_z);
 8001310:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001314:	2b00      	cmp	r3, #0
 8001316:	bfb8      	it	lt
 8001318:	425b      	neglt	r3, r3
 800131a:	b29a      	uxth	r2, r3
 800131c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001320:	2b00      	cmp	r3, #0
 8001322:	bfb8      	it	lt
 8001324:	425b      	neglt	r3, r3
 8001326:	b29b      	uxth	r3, r3
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	b29b      	uxth	r3, r3
 800132c:	84bb      	strh	r3, [r7, #36]	@ 0x24

    //leds_set(lights);
	// keep track of how many times that it moved
	if (diff_x + diff_y + diff_z >= OFFSET_THRESH) { // This is checking for when it moves
 800132e:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8001332:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001336:	441a      	add	r2, r3
 8001338:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800133c:	4413      	add	r3, r2
 800133e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8001342:	db0d      	blt.n	8001360 <you_lost_it+0xc4>
		sendMessage = 0;
 8001344:	4b27      	ldr	r3, [pc, #156]	@ (80013e4 <you_lost_it+0x148>)
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
		led_interrupt = 0;
 800134a:	4b27      	ldr	r3, [pc, #156]	@ (80013e8 <you_lost_it+0x14c>)
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
		minsLost = 0;
 8001350:	4b26      	ldr	r3, [pc, #152]	@ (80013ec <you_lost_it+0x150>)
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
		disconnectBLE();
 8001356:	f7ff fb7f 	bl	8000a58 <disconnectBLE>
		setDiscoverability(0);
 800135a:	2000      	movs	r0, #0
 800135c:	f7ff fbd4 	bl	8000b08 <setDiscoverability>
//		standbyBle();
	}
	if (led_interrupt && minsLost >= 10) { // This is when it is lost for 60s (10 seconds)
 8001360:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <you_lost_it+0x14c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d02a      	beq.n	80013be <you_lost_it+0x122>
 8001368:	4b20      	ldr	r3, [pc, #128]	@ (80013ec <you_lost_it+0x150>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b09      	cmp	r3, #9
 800136e:	dd26      	ble.n	80013be <you_lost_it+0x122>
		setDiscoverability(1);
 8001370:	2001      	movs	r0, #1
 8001372:	f7ff fbc9 	bl	8000b08 <setDiscoverability>
		unsigned char message[20] = ""; //21 characters seems like the max
 8001376:	2300      	movs	r3, #0
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
		if (sendMessage) {
 8001388:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <you_lost_it+0x148>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d016      	beq.n	80013be <you_lost_it+0x122>
			snprintf((char*)message, 20, "Secs lost %d", minsLost-timeTillLost);
 8001390:	4b16      	ldr	r3, [pc, #88]	@ (80013ec <you_lost_it+0x150>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4b16      	ldr	r3, [pc, #88]	@ (80013f0 <you_lost_it+0x154>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	f107 0008 	add.w	r0, r7, #8
 800139e:	4a15      	ldr	r2, [pc, #84]	@ (80013f4 <you_lost_it+0x158>)
 80013a0:	2114      	movs	r1, #20
 80013a2:	f002 fccf 	bl	8003d44 <sniprintf>
			updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(message)-1, message);
 80013a6:	f107 0308 	add.w	r3, r7, #8
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2313      	movs	r3, #19
 80013ae:	2200      	movs	r2, #0
 80013b0:	4911      	ldr	r1, [pc, #68]	@ (80013f8 <you_lost_it+0x15c>)
 80013b2:	4812      	ldr	r0, [pc, #72]	@ (80013fc <you_lost_it+0x160>)
 80013b4:	f7ff fafc 	bl	80009b0 <updateCharValue>
			sendMessage = 0;
 80013b8:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <you_lost_it+0x148>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
		}
	}
	xyz[0] = x;
 80013be:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	801a      	strh	r2, [r3, #0]
	xyz[1] = y;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3302      	adds	r3, #2
 80013ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80013ce:	801a      	strh	r2, [r3, #0]
	xyz[2] = z;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3304      	adds	r3, #4
 80013d4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80013d8:	801a      	strh	r2, [r3, #0]
}
 80013da:	bf00      	nop
 80013dc:	3730      	adds	r7, #48	@ 0x30
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000035c 	.word	0x2000035c
 80013e8:	20000354 	.word	0x20000354
 80013ec:	20000358 	.word	0x20000358
 80013f0:	20000148 	.word	0x20000148
 80013f4:	08004cb8 	.word	0x08004cb8
 80013f8:	200002e4 	.word	0x200002e4
 80013fc:	200002dc 	.word	0x200002dc

08001400 <LPTIM1_IRQHandler>:
//	leds_set(2);
//	sendMessage = 1;
//	TIM3->SR &= ~TIM_SR_UIF;
//}

void LPTIM1_IRQHandler(void) {
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
//	leds_set(1);
	minsLost+= 5;
 8001404:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <LPTIM1_IRQHandler+0x60>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	3305      	adds	r3, #5
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <LPTIM1_IRQHandler+0x60>)
 800140c:	6013      	str	r3, [r2, #0]
	led_interrupt = 1;
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <LPTIM1_IRQHandler+0x64>)
 8001410:	2201      	movs	r2, #1
 8001412:	601a      	str	r2, [r3, #0]
	checkAccel = 1;
 8001414:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <LPTIM1_IRQHandler+0x68>)
 8001416:	2201      	movs	r2, #1
 8001418:	601a      	str	r2, [r3, #0]
	if (minsLost >= timeTillLost && ((minsLost % 10) == 0)) {
 800141a:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <LPTIM1_IRQHandler+0x60>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	4b13      	ldr	r3, [pc, #76]	@ (800146c <LPTIM1_IRQHandler+0x6c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	429a      	cmp	r2, r3
 8001424:	db11      	blt.n	800144a <LPTIM1_IRQHandler+0x4a>
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <LPTIM1_IRQHandler+0x60>)
 8001428:	6819      	ldr	r1, [r3, #0]
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <LPTIM1_IRQHandler+0x70>)
 800142c:	fb83 2301 	smull	r2, r3, r3, r1
 8001430:	109a      	asrs	r2, r3, #2
 8001432:	17cb      	asrs	r3, r1, #31
 8001434:	1ad2      	subs	r2, r2, r3
 8001436:	4613      	mov	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	4413      	add	r3, r2
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	1aca      	subs	r2, r1, r3
 8001440:	2a00      	cmp	r2, #0
 8001442:	d102      	bne.n	800144a <LPTIM1_IRQHandler+0x4a>
//		leds_set(3);
		sendMessage = 1;
 8001444:	4b0b      	ldr	r3, [pc, #44]	@ (8001474 <LPTIM1_IRQHandler+0x74>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]
	}
	LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
 800144a:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <LPTIM1_IRQHandler+0x78>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <LPTIM1_IRQHandler+0x78>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	6053      	str	r3, [r2, #4]
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	20000358 	.word	0x20000358
 8001464:	20000354 	.word	0x20000354
 8001468:	20000360 	.word	0x20000360
 800146c:	20000148 	.word	0x20000148
 8001470:	66666667 	.word	0x66666667
 8001474:	2000035c 	.word	0x2000035c
 8001478:	40007c00 	.word	0x40007c00

0800147c <disableThings>:

void disableThings(void) {
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
//	RCC->AHB1ENR &= ~RCC_AHB1ENR_DMA1EN;

	// GPIOD is lsm6, GPIOC is ble SPI, GPIOB is lsm6
//	RCC->AHB2ENR &= ~RCC_AHB2ENR_RNGEN;
//	RCC->AHB2ENR &= ~RCC_AHB2ENR_ADCEN;
	RCC->AHB2ENR &= ~RCC_AHB2ENR_GPIOHEN;
 8001480:	4b35      	ldr	r3, [pc, #212]	@ (8001558 <disableThings+0xdc>)
 8001482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001484:	4a34      	ldr	r2, [pc, #208]	@ (8001558 <disableThings+0xdc>)
 8001486:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800148a:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR &= ~RCC_AHB2ENR_GPIOGEN;
 800148c:	4b32      	ldr	r3, [pc, #200]	@ (8001558 <disableThings+0xdc>)
 800148e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001490:	4a31      	ldr	r2, [pc, #196]	@ (8001558 <disableThings+0xdc>)
 8001492:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001496:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR &= ~RCC_AHB2ENR_GPIOFEN;
 8001498:	4b2f      	ldr	r3, [pc, #188]	@ (8001558 <disableThings+0xdc>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149c:	4a2e      	ldr	r2, [pc, #184]	@ (8001558 <disableThings+0xdc>)
 800149e:	f023 0320 	bic.w	r3, r3, #32
 80014a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR &= ~RCC_AHB2ENR_GPIOEEN;
 80014a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001558 <disableThings+0xdc>)
 80014a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a8:	4a2b      	ldr	r2, [pc, #172]	@ (8001558 <disableThings+0xdc>)
 80014aa:	f023 0310 	bic.w	r3, r3, #16
 80014ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR &= ~RCC_AHB2ENR_GPIOHEN;
 80014b0:	4b29      	ldr	r3, [pc, #164]	@ (8001558 <disableThings+0xdc>)
 80014b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b4:	4a28      	ldr	r2, [pc, #160]	@ (8001558 <disableThings+0xdc>)
 80014b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80014ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR &= ~RCC_AHB2ENR_GPIOAEN;
 80014bc:	4b26      	ldr	r3, [pc, #152]	@ (8001558 <disableThings+0xdc>)
 80014be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c0:	4a25      	ldr	r2, [pc, #148]	@ (8001558 <disableThings+0xdc>)
 80014c2:	f023 0301 	bic.w	r3, r3, #1
 80014c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
//	RCC->APB1ENR1 &= ~RCC_APB1ENR1_UART4EN;
//	RCC->APB1ENR1 &= ~RCC_APB1ENR1_USART3EN;
//	RCC->APB1ENR1 &= ~RCC_APB1ENR1_USART2EN;
//	RCC->APB1ENR1 &= ~RCC_APB1ENR1_SPI2EN;
//	RCC->APB1ENR1 &= ~RCC_APB1ENR1_WWDGEN;
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_TIM7EN;
 80014c8:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <disableThings+0xdc>)
 80014ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014cc:	4a22      	ldr	r2, [pc, #136]	@ (8001558 <disableThings+0xdc>)
 80014ce:	f023 0320 	bic.w	r3, r3, #32
 80014d2:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_TIM6EN;
 80014d4:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <disableThings+0xdc>)
 80014d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d8:	4a1f      	ldr	r2, [pc, #124]	@ (8001558 <disableThings+0xdc>)
 80014da:	f023 0310 	bic.w	r3, r3, #16
 80014de:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_TIM5EN;
 80014e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001558 <disableThings+0xdc>)
 80014e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e4:	4a1c      	ldr	r2, [pc, #112]	@ (8001558 <disableThings+0xdc>)
 80014e6:	f023 0308 	bic.w	r3, r3, #8
 80014ea:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_TIM4EN;
 80014ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001558 <disableThings+0xdc>)
 80014ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014f0:	4a19      	ldr	r2, [pc, #100]	@ (8001558 <disableThings+0xdc>)
 80014f2:	f023 0304 	bic.w	r3, r3, #4
 80014f6:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_TIM3EN;
 80014f8:	4b17      	ldr	r3, [pc, #92]	@ (8001558 <disableThings+0xdc>)
 80014fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014fc:	4a16      	ldr	r2, [pc, #88]	@ (8001558 <disableThings+0xdc>)
 80014fe:	f023 0302 	bic.w	r3, r3, #2
 8001502:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1ENR1 &= ~RCC_APB1ENR1_TIM2EN;
 8001504:	4b14      	ldr	r3, [pc, #80]	@ (8001558 <disableThings+0xdc>)
 8001506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001508:	4a13      	ldr	r2, [pc, #76]	@ (8001558 <disableThings+0xdc>)
 800150a:	f023 0301 	bic.w	r3, r3, #1
 800150e:	6593      	str	r3, [r2, #88]	@ 0x58

//	RCC->APB2ENR &= ~RCC_APB2ENR_DFSDM1EN;
//	RCC->APB2ENR &= ~RCC_APB2ENR_SAI2EN;
//	RCC->APB2ENR &= ~RCC_APB2ENR_SAI1EN;
//	RCC->APB2ENR &= ~RCC_APB2ENR_DFSDM1EN;
	RCC->APB2ENR &= ~RCC_APB2ENR_TIM17EN;
 8001510:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <disableThings+0xdc>)
 8001512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001514:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <disableThings+0xdc>)
 8001516:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800151a:	6613      	str	r3, [r2, #96]	@ 0x60
	RCC->APB2ENR &= ~RCC_APB2ENR_TIM16EN;
 800151c:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <disableThings+0xdc>)
 800151e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001520:	4a0d      	ldr	r2, [pc, #52]	@ (8001558 <disableThings+0xdc>)
 8001522:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001526:	6613      	str	r3, [r2, #96]	@ 0x60
	RCC->APB2ENR &= ~RCC_APB2ENR_TIM15EN;
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <disableThings+0xdc>)
 800152a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152c:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <disableThings+0xdc>)
 800152e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001532:	6613      	str	r3, [r2, #96]	@ 0x60
//	RCC->APB2ENR &= ~RCC_APB2ENR_USART1EN;
	RCC->APB2ENR &= ~RCC_APB2ENR_TIM8EN;
 8001534:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <disableThings+0xdc>)
 8001536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001538:	4a07      	ldr	r2, [pc, #28]	@ (8001558 <disableThings+0xdc>)
 800153a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800153e:	6613      	str	r3, [r2, #96]	@ 0x60
//	RCC->APB2ENR &= ~RCC_APB2ENR_SPI1EN;
	RCC->APB2ENR &= ~RCC_APB2ENR_TIM1EN;
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <disableThings+0xdc>)
 8001542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001544:	4a04      	ldr	r2, [pc, #16]	@ (8001558 <disableThings+0xdc>)
 8001546:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800154a:	6613      	str	r3, [r2, #96]	@ 0x60
//	RCC->APB2ENR &= ~RCC_APB2ENR_SDMMC1EN;
//	RCC->APB2ENR &= ~RCC_APB2ENR_FWEN;
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40021000 	.word	0x40021000

0800155c <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b096      	sub	sp, #88	@ 0x58
 8001560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	2244      	movs	r2, #68	@ 0x44
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f002 fc61 	bl	8003e32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001570:	463b      	mov	r3, r7
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800157e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001582:	f000 fe65 	bl	8002250 <HAL_PWREx_ControlVoltageScaling>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800158c:	f000 f902 	bl	8001794 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001590:	2310      	movs	r3, #16
 8001592:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001594:	2301      	movs	r3, #1
 8001596:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7; // MSIRANGE_7 is 8 mhz
 800159c:	2370      	movs	r3, #112	@ 0x70
 800159e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015a0:	2300      	movs	r3, #0
 80015a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
//  __HAL_RCC_HSI_DISABLE();
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 fed3 	bl	8002354 <HAL_RCC_OscConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80015b4:	f000 f8ee 	bl	8001794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b8:	230f      	movs	r3, #15
 80015ba:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80015bc:	2300      	movs	r3, #0
 80015be:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f001 fa9b 	bl	8002b0c <HAL_RCC_ClockConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80015dc:	f000 f8da 	bl	8001794 <Error_Handler>
  }
}
 80015e0:	bf00      	nop
 80015e2:	3758      	adds	r7, #88	@ 0x58
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <MX_SPI3_Init+0x74>)
 80015ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001660 <MX_SPI3_Init+0x78>)
 80015f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <MX_SPI3_Init+0x74>)
 80015f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80015fa:	4b18      	ldr	r3, [pc, #96]	@ (800165c <MX_SPI3_Init+0x74>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001600:	4b16      	ldr	r3, [pc, #88]	@ (800165c <MX_SPI3_Init+0x74>)
 8001602:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001606:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001608:	4b14      	ldr	r3, [pc, #80]	@ (800165c <MX_SPI3_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800160e:	4b13      	ldr	r3, [pc, #76]	@ (800165c <MX_SPI3_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <MX_SPI3_Init+0x74>)
 8001616:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800161a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <MX_SPI3_Init+0x74>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001622:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <MX_SPI3_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001628:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MX_SPI3_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800162e:	4b0b      	ldr	r3, [pc, #44]	@ (800165c <MX_SPI3_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001634:	4b09      	ldr	r3, [pc, #36]	@ (800165c <MX_SPI3_Init+0x74>)
 8001636:	2207      	movs	r2, #7
 8001638:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800163a:	4b08      	ldr	r3, [pc, #32]	@ (800165c <MX_SPI3_Init+0x74>)
 800163c:	2200      	movs	r2, #0
 800163e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001640:	4b06      	ldr	r3, [pc, #24]	@ (800165c <MX_SPI3_Init+0x74>)
 8001642:	2208      	movs	r2, #8
 8001644:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	@ (800165c <MX_SPI3_Init+0x74>)
 8001648:	f001 fc4c 	bl	8002ee4 <HAL_SPI_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001652:	f000 f89f 	bl	8001794 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200002f0 	.word	0x200002f0
 8001660:	40003c00 	.word	0x40003c00

08001664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	@ 0x28
 8001668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800167a:	4b43      	ldr	r3, [pc, #268]	@ (8001788 <MX_GPIO_Init+0x124>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167e:	4a42      	ldr	r2, [pc, #264]	@ (8001788 <MX_GPIO_Init+0x124>)
 8001680:	f043 0310 	orr.w	r3, r3, #16
 8001684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001686:	4b40      	ldr	r3, [pc, #256]	@ (8001788 <MX_GPIO_Init+0x124>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168a:	f003 0310 	and.w	r3, r3, #16
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	4b3d      	ldr	r3, [pc, #244]	@ (8001788 <MX_GPIO_Init+0x124>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	4a3c      	ldr	r2, [pc, #240]	@ (8001788 <MX_GPIO_Init+0x124>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169e:	4b3a      	ldr	r3, [pc, #232]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	4b37      	ldr	r3, [pc, #220]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	4a36      	ldr	r2, [pc, #216]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b6:	4b34      	ldr	r3, [pc, #208]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c2:	4b31      	ldr	r3, [pc, #196]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c6:	4a30      	ldr	r2, [pc, #192]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016c8:	f043 0308 	orr.w	r3, r3, #8
 80016cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d2:	f003 0308 	and.w	r3, r3, #8
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016da:	4b2b      	ldr	r3, [pc, #172]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016de:	4a2a      	ldr	r2, [pc, #168]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016e0:	f043 0304 	orr.w	r3, r3, #4
 80016e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e6:	4b28      	ldr	r3, [pc, #160]	@ (8001788 <MX_GPIO_Init+0x124>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2120      	movs	r1, #32
 80016f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016fa:	f000 fd5f 	bl	80021bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001704:	4821      	ldr	r0, [pc, #132]	@ (800178c <MX_GPIO_Init+0x128>)
 8001706:	f000 fd59 	bl	80021bc <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 800170a:	2201      	movs	r2, #1
 800170c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001710:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001714:	f000 fd52 	bl	80021bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001718:	2340      	movs	r3, #64	@ 0x40
 800171a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800171c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001720:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	4818      	ldr	r0, [pc, #96]	@ (8001790 <MX_GPIO_Init+0x12c>)
 800172e:	f000 fb83 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001732:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001738:	2301      	movs	r3, #1
 800173a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	2300      	movs	r3, #0
 8001742:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	4619      	mov	r1, r3
 800174a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800174e:	f000 fb73 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001752:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001758:	2301      	movs	r3, #1
 800175a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001760:	2303      	movs	r3, #3
 8001762:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4619      	mov	r1, r3
 800176a:	4808      	ldr	r0, [pc, #32]	@ (800178c <MX_GPIO_Init+0x128>)
 800176c:	f000 fb64 	bl	8001e38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001770:	2200      	movs	r2, #0
 8001772:	2100      	movs	r1, #0
 8001774:	2017      	movs	r0, #23
 8001776:	f000 fb28 	bl	8001dca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800177a:	2017      	movs	r0, #23
 800177c:	f000 fb41 	bl	8001e02 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001780:	bf00      	nop
 8001782:	3728      	adds	r7, #40	@ 0x28
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40021000 	.word	0x40021000
 800178c:	48000c00 	.word	0x48000c00
 8001790:	48001000 	.word	0x48001000

08001794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001798:	b672      	cpsid	i
}
 800179a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <Error_Handler+0x8>

080017a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017a6:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <HAL_MspInit+0x44>)
 80017a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017aa:	4a0e      	ldr	r2, [pc, #56]	@ (80017e4 <HAL_MspInit+0x44>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <HAL_MspInit+0x44>)
 80017b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <HAL_MspInit+0x44>)
 80017c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c2:	4a08      	ldr	r2, [pc, #32]	@ (80017e4 <HAL_MspInit+0x44>)
 80017c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_MspInit+0x44>)
 80017cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d2:	603b      	str	r3, [r7, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	40021000 	.word	0x40021000

080017e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a17      	ldr	r2, [pc, #92]	@ (8001864 <HAL_SPI_MspInit+0x7c>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d128      	bne.n	800185c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800180a:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <HAL_SPI_MspInit+0x80>)
 800180c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180e:	4a16      	ldr	r2, [pc, #88]	@ (8001868 <HAL_SPI_MspInit+0x80>)
 8001810:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001814:	6593      	str	r3, [r2, #88]	@ 0x58
 8001816:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_SPI_MspInit+0x80>)
 8001818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <HAL_SPI_MspInit+0x80>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	4a10      	ldr	r2, [pc, #64]	@ (8001868 <HAL_SPI_MspInit+0x80>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182e:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <HAL_SPI_MspInit+0x80>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800183a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800183e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2302      	movs	r3, #2
 8001842:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001848:	2303      	movs	r3, #3
 800184a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800184c:	2306      	movs	r3, #6
 800184e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4619      	mov	r1, r3
 8001856:	4805      	ldr	r0, [pc, #20]	@ (800186c <HAL_SPI_MspInit+0x84>)
 8001858:	f000 faee 	bl	8001e38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800185c:	bf00      	nop
 800185e:	3728      	adds	r7, #40	@ 0x28
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40003c00 	.word	0x40003c00
 8001868:	40021000 	.word	0x40021000
 800186c:	48000800 	.word	0x48000800

08001870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <NMI_Handler+0x4>

08001878 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800187c:	bf00      	nop
 800187e:	e7fd      	b.n	800187c <HardFault_Handler+0x4>

08001880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001884:	bf00      	nop
 8001886:	e7fd      	b.n	8001884 <MemManage_Handler+0x4>

08001888 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <BusFault_Handler+0x4>

08001890 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <UsageFault_Handler+0x4>

08001898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018c6:	f000 f941 	bl	8001b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 80018d4:	4b03      	ldr	r3, [pc, #12]	@ (80018e4 <EXTI9_5_IRQHandler+0x14>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 80018da:	2040      	movs	r0, #64	@ 0x40
 80018dc:	f000 fc86 	bl	80021ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	200002ec 	.word	0x200002ec

080018e8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	e00a      	b.n	8001910 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018fa:	f3af 8000 	nop.w
 80018fe:	4601      	mov	r1, r0
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	1c5a      	adds	r2, r3, #1
 8001904:	60ba      	str	r2, [r7, #8]
 8001906:	b2ca      	uxtb	r2, r1
 8001908:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	429a      	cmp	r2, r3
 8001916:	dbf0      	blt.n	80018fa <_read+0x12>
	}

return len;
 8001918:	687b      	ldr	r3, [r7, #4]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800192c:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <_sbrk+0x50>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <_sbrk+0x16>
		heap_end = &end;
 8001934:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <_sbrk+0x50>)
 8001936:	4a10      	ldr	r2, [pc, #64]	@ (8001978 <_sbrk+0x54>)
 8001938:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800193a:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <_sbrk+0x50>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001940:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <_sbrk+0x50>)
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4413      	add	r3, r2
 8001948:	466a      	mov	r2, sp
 800194a:	4293      	cmp	r3, r2
 800194c:	d907      	bls.n	800195e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800194e:	f002 facf 	bl	8003ef0 <__errno>
 8001952:	4603      	mov	r3, r0
 8001954:	220c      	movs	r2, #12
 8001956:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001958:	f04f 33ff 	mov.w	r3, #4294967295
 800195c:	e006      	b.n	800196c <_sbrk+0x48>
	}

	heap_end += incr;
 800195e:	4b05      	ldr	r3, [pc, #20]	@ (8001974 <_sbrk+0x50>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	4a03      	ldr	r2, [pc, #12]	@ (8001974 <_sbrk+0x50>)
 8001968:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800196a:	68fb      	ldr	r3, [r7, #12]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000364 	.word	0x20000364
 8001978:	200004b8 	.word	0x200004b8

0800197c <_close>:

int _close(int file)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
	return -1;
 8001984:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019a4:	605a      	str	r2, [r3, #4]
	return 0;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <_isatty>:

int _isatty(int file)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	return 1;
 80019bc:	2301      	movs	r3, #1
}
 80019be:	4618      	mov	r0, r3
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b085      	sub	sp, #20
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	60f8      	str	r0, [r7, #12]
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
	return 0;
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019e8:	4b17      	ldr	r3, [pc, #92]	@ (8001a48 <SystemInit+0x64>)
 80019ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ee:	4a16      	ldr	r2, [pc, #88]	@ (8001a48 <SystemInit+0x64>)
 80019f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80019f8:	4b14      	ldr	r3, [pc, #80]	@ (8001a4c <SystemInit+0x68>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a13      	ldr	r2, [pc, #76]	@ (8001a4c <SystemInit+0x68>)
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <SystemInit+0x68>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a0a:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <SystemInit+0x68>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8001a4c <SystemInit+0x68>)
 8001a10:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001a14:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001a18:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a4c <SystemInit+0x68>)
 8001a1c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a20:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a22:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <SystemInit+0x68>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a09      	ldr	r2, [pc, #36]	@ (8001a4c <SystemInit+0x68>)
 8001a28:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a2c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a2e:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <SystemInit+0x68>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a34:	4b04      	ldr	r3, [pc, #16]	@ (8001a48 <SystemInit+0x64>)
 8001a36:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a3a:	609a      	str	r2, [r3, #8]
#endif
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000ed00 	.word	0xe000ed00
 8001a4c:	40021000 	.word	0x40021000

08001a50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a88 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a54:	f7ff ffc6 	bl	80019e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a58:	480c      	ldr	r0, [pc, #48]	@ (8001a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a5a:	490d      	ldr	r1, [pc, #52]	@ (8001a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a94 <LoopForever+0xe>)
  movs r3, #0
 8001a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a60:	e002      	b.n	8001a68 <LoopCopyDataInit>

08001a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a66:	3304      	adds	r3, #4

08001a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a6c:	d3f9      	bcc.n	8001a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a70:	4c0a      	ldr	r4, [pc, #40]	@ (8001a9c <LoopForever+0x16>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a74:	e001      	b.n	8001a7a <LoopFillZerobss>

08001a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a78:	3204      	adds	r2, #4

08001a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a7c:	d3fb      	bcc.n	8001a76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a7e:	f002 fa3d 	bl	8003efc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a82:	f7ff fbaf 	bl	80011e4 <main>

08001a86 <LoopForever>:

LoopForever:
    b LoopForever
 8001a86:	e7fe      	b.n	8001a86 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a88:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a90:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 8001a94:	08004d4c 	.word	0x08004d4c
  ldr r2, =_sbss
 8001a98:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 8001a9c:	200004b8 	.word	0x200004b8

08001aa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001aa0:	e7fe      	b.n	8001aa0 <ADC1_2_IRQHandler>

08001aa2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aac:	2003      	movs	r0, #3
 8001aae:	f000 f981 	bl	8001db4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	f000 f80e 	bl	8001ad4 <HAL_InitTick>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d002      	beq.n	8001ac4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	71fb      	strb	r3, [r7, #7]
 8001ac2:	e001      	b.n	8001ac8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ac4:	f7ff fe6c 	bl	80017a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001adc:	2300      	movs	r3, #0
 8001ade:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ae0:	4b17      	ldr	r3, [pc, #92]	@ (8001b40 <HAL_InitTick+0x6c>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d023      	beq.n	8001b30 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ae8:	4b16      	ldr	r3, [pc, #88]	@ (8001b44 <HAL_InitTick+0x70>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	4b14      	ldr	r3, [pc, #80]	@ (8001b40 <HAL_InitTick+0x6c>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	4619      	mov	r1, r3
 8001af2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001af6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001afe:	4618      	mov	r0, r3
 8001b00:	f000 f98d 	bl	8001e1e <HAL_SYSTICK_Config>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d10f      	bne.n	8001b2a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b0f      	cmp	r3, #15
 8001b0e:	d809      	bhi.n	8001b24 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b10:	2200      	movs	r2, #0
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	f04f 30ff 	mov.w	r0, #4294967295
 8001b18:	f000 f957 	bl	8001dca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b48 <HAL_InitTick+0x74>)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	e007      	b.n	8001b34 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	73fb      	strb	r3, [r7, #15]
 8001b28:	e004      	b.n	8001b34 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	73fb      	strb	r3, [r7, #15]
 8001b2e:	e001      	b.n	8001b34 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000154 	.word	0x20000154
 8001b44:	2000014c 	.word	0x2000014c
 8001b48:	20000150 	.word	0x20000150

08001b4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b50:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <HAL_IncTick+0x20>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <HAL_IncTick+0x24>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a04      	ldr	r2, [pc, #16]	@ (8001b70 <HAL_IncTick+0x24>)
 8001b5e:	6013      	str	r3, [r2, #0]
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000154 	.word	0x20000154
 8001b70:	20000368 	.word	0x20000368

08001b74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return uwTick;
 8001b78:	4b03      	ldr	r3, [pc, #12]	@ (8001b88 <HAL_GetTick+0x14>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20000368 	.word	0x20000368

08001b8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b94:	f7ff ffee 	bl	8001b74 <HAL_GetTick>
 8001b98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba4:	d005      	beq.n	8001bb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <HAL_Delay+0x44>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bb2:	bf00      	nop
 8001bb4:	f7ff ffde 	bl	8001b74 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d8f7      	bhi.n	8001bb4 <HAL_Delay+0x28>
  {
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000154 	.word	0x20000154

08001bd4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001bd8:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <HAL_SuspendTick+0x1c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a04      	ldr	r2, [pc, #16]	@ (8001bf0 <HAL_SuspendTick+0x1c>)
 8001bde:	f023 0302 	bic.w	r3, r3, #2
 8001be2:	6013      	str	r3, [r2, #0]
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	e000e010 	.word	0xe000e010

08001bf4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001bf8:	4b05      	ldr	r3, [pc, #20]	@ (8001c10 <HAL_ResumeTick+0x1c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a04      	ldr	r2, [pc, #16]	@ (8001c10 <HAL_ResumeTick+0x1c>)
 8001bfe:	f043 0302 	orr.w	r3, r3, #2
 8001c02:	6013      	str	r3, [r2, #0]
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <__NVIC_SetPriorityGrouping>:
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <__NVIC_SetPriorityGrouping+0x44>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c30:	4013      	ands	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c46:	4a04      	ldr	r2, [pc, #16]	@ (8001c58 <__NVIC_SetPriorityGrouping+0x44>)
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	60d3      	str	r3, [r2, #12]
}
 8001c4c:	bf00      	nop
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <__NVIC_GetPriorityGrouping>:
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c60:	4b04      	ldr	r3, [pc, #16]	@ (8001c74 <__NVIC_GetPriorityGrouping+0x18>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	0a1b      	lsrs	r3, r3, #8
 8001c66:	f003 0307 	and.w	r3, r3, #7
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <__NVIC_EnableIRQ>:
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	db0b      	blt.n	8001ca2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	f003 021f 	and.w	r2, r3, #31
 8001c90:	4907      	ldr	r1, [pc, #28]	@ (8001cb0 <__NVIC_EnableIRQ+0x38>)
 8001c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c96:	095b      	lsrs	r3, r3, #5
 8001c98:	2001      	movs	r0, #1
 8001c9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	e000e100 	.word	0xe000e100

08001cb4 <__NVIC_SetPriority>:
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	6039      	str	r1, [r7, #0]
 8001cbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	db0a      	blt.n	8001cde <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	490c      	ldr	r1, [pc, #48]	@ (8001d00 <__NVIC_SetPriority+0x4c>)
 8001cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd2:	0112      	lsls	r2, r2, #4
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	440b      	add	r3, r1
 8001cd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001cdc:	e00a      	b.n	8001cf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	4908      	ldr	r1, [pc, #32]	@ (8001d04 <__NVIC_SetPriority+0x50>)
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	3b04      	subs	r3, #4
 8001cec:	0112      	lsls	r2, r2, #4
 8001cee:	b2d2      	uxtb	r2, r2
 8001cf0:	440b      	add	r3, r1
 8001cf2:	761a      	strb	r2, [r3, #24]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000e100 	.word	0xe000e100
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <NVIC_EncodePriority>:
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b089      	sub	sp, #36	@ 0x24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f1c3 0307 	rsb	r3, r3, #7
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	bf28      	it	cs
 8001d26:	2304      	movcs	r3, #4
 8001d28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	2b06      	cmp	r3, #6
 8001d30:	d902      	bls.n	8001d38 <NVIC_EncodePriority+0x30>
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	3b03      	subs	r3, #3
 8001d36:	e000      	b.n	8001d3a <NVIC_EncodePriority+0x32>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43da      	mvns	r2, r3
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	401a      	ands	r2, r3
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d50:	f04f 31ff 	mov.w	r1, #4294967295
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5a:	43d9      	mvns	r1, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d60:	4313      	orrs	r3, r2
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3724      	adds	r7, #36	@ 0x24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
	...

08001d70 <SysTick_Config>:
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d80:	d301      	bcc.n	8001d86 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001d82:	2301      	movs	r3, #1
 8001d84:	e00f      	b.n	8001da6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d86:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <SysTick_Config+0x40>)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d8e:	210f      	movs	r1, #15
 8001d90:	f04f 30ff 	mov.w	r0, #4294967295
 8001d94:	f7ff ff8e 	bl	8001cb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d98:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <SysTick_Config+0x40>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d9e:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <SysTick_Config+0x40>)
 8001da0:	2207      	movs	r2, #7
 8001da2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	e000e010 	.word	0xe000e010

08001db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff ff29 	bl	8001c14 <__NVIC_SetPriorityGrouping>
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	60b9      	str	r1, [r7, #8]
 8001dd4:	607a      	str	r2, [r7, #4]
 8001dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ddc:	f7ff ff3e 	bl	8001c5c <__NVIC_GetPriorityGrouping>
 8001de0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	68b9      	ldr	r1, [r7, #8]
 8001de6:	6978      	ldr	r0, [r7, #20]
 8001de8:	f7ff ff8e 	bl	8001d08 <NVIC_EncodePriority>
 8001dec:	4602      	mov	r2, r0
 8001dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001df2:	4611      	mov	r1, r2
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff ff5d 	bl	8001cb4 <__NVIC_SetPriority>
}
 8001dfa:	bf00      	nop
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b082      	sub	sp, #8
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	4603      	mov	r3, r0
 8001e0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff ff31 	bl	8001c78 <__NVIC_EnableIRQ>
}
 8001e16:	bf00      	nop
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ffa2 	bl	8001d70 <SysTick_Config>
 8001e2c:	4603      	mov	r3, r0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e46:	e17f      	b.n	8002148 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	fa01 f303 	lsl.w	r3, r1, r3
 8001e54:	4013      	ands	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 8171 	beq.w	8002142 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d005      	beq.n	8001e78 <HAL_GPIO_Init+0x40>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 0303 	and.w	r3, r3, #3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d130      	bne.n	8001eda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001eae:	2201      	movs	r2, #1
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	f003 0201 	and.w	r2, r3, #1
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d118      	bne.n	8001f18 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001eec:	2201      	movs	r2, #1
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	08db      	lsrs	r3, r3, #3
 8001f02:	f003 0201 	and.w	r2, r3, #1
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d017      	beq.n	8001f54 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d123      	bne.n	8001fa8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	08da      	lsrs	r2, r3, #3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3208      	adds	r2, #8
 8001f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	220f      	movs	r2, #15
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	4013      	ands	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	691a      	ldr	r2, [r3, #16]
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	08da      	lsrs	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3208      	adds	r2, #8
 8001fa2:	6939      	ldr	r1, [r7, #16]
 8001fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 0203 	and.w	r2, r3, #3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80ac 	beq.w	8002142 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fea:	4b5f      	ldr	r3, [pc, #380]	@ (8002168 <HAL_GPIO_Init+0x330>)
 8001fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fee:	4a5e      	ldr	r2, [pc, #376]	@ (8002168 <HAL_GPIO_Init+0x330>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ff6:	4b5c      	ldr	r3, [pc, #368]	@ (8002168 <HAL_GPIO_Init+0x330>)
 8001ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002002:	4a5a      	ldr	r2, [pc, #360]	@ (800216c <HAL_GPIO_Init+0x334>)
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800202c:	d025      	beq.n	800207a <HAL_GPIO_Init+0x242>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a4f      	ldr	r2, [pc, #316]	@ (8002170 <HAL_GPIO_Init+0x338>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d01f      	beq.n	8002076 <HAL_GPIO_Init+0x23e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a4e      	ldr	r2, [pc, #312]	@ (8002174 <HAL_GPIO_Init+0x33c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d019      	beq.n	8002072 <HAL_GPIO_Init+0x23a>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a4d      	ldr	r2, [pc, #308]	@ (8002178 <HAL_GPIO_Init+0x340>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d013      	beq.n	800206e <HAL_GPIO_Init+0x236>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a4c      	ldr	r2, [pc, #304]	@ (800217c <HAL_GPIO_Init+0x344>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00d      	beq.n	800206a <HAL_GPIO_Init+0x232>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a4b      	ldr	r2, [pc, #300]	@ (8002180 <HAL_GPIO_Init+0x348>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d007      	beq.n	8002066 <HAL_GPIO_Init+0x22e>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a4a      	ldr	r2, [pc, #296]	@ (8002184 <HAL_GPIO_Init+0x34c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d101      	bne.n	8002062 <HAL_GPIO_Init+0x22a>
 800205e:	2306      	movs	r3, #6
 8002060:	e00c      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002062:	2307      	movs	r3, #7
 8002064:	e00a      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002066:	2305      	movs	r3, #5
 8002068:	e008      	b.n	800207c <HAL_GPIO_Init+0x244>
 800206a:	2304      	movs	r3, #4
 800206c:	e006      	b.n	800207c <HAL_GPIO_Init+0x244>
 800206e:	2303      	movs	r3, #3
 8002070:	e004      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002072:	2302      	movs	r3, #2
 8002074:	e002      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002076:	2301      	movs	r3, #1
 8002078:	e000      	b.n	800207c <HAL_GPIO_Init+0x244>
 800207a:	2300      	movs	r3, #0
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	f002 0203 	and.w	r2, r2, #3
 8002082:	0092      	lsls	r2, r2, #2
 8002084:	4093      	lsls	r3, r2
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	4313      	orrs	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800208c:	4937      	ldr	r1, [pc, #220]	@ (800216c <HAL_GPIO_Init+0x334>)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	089b      	lsrs	r3, r3, #2
 8002092:	3302      	adds	r3, #2
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800209a:	4b3b      	ldr	r3, [pc, #236]	@ (8002188 <HAL_GPIO_Init+0x350>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	43db      	mvns	r3, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4013      	ands	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020be:	4a32      	ldr	r2, [pc, #200]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020c4:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	43db      	mvns	r3, r3
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	4013      	ands	r3, r2
 80020d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d003      	beq.n	80020e8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020e8:	4a27      	ldr	r2, [pc, #156]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020ee:	4b26      	ldr	r3, [pc, #152]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	43db      	mvns	r3, r3
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4013      	ands	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	4313      	orrs	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002112:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <HAL_GPIO_Init+0x350>)
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002118:	4b1b      	ldr	r3, [pc, #108]	@ (8002188 <HAL_GPIO_Init+0x350>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	43db      	mvns	r3, r3
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4013      	ands	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800213c:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <HAL_GPIO_Init+0x350>)
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	3301      	adds	r3, #1
 8002146:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa22 f303 	lsr.w	r3, r2, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	f47f ae78 	bne.w	8001e48 <HAL_GPIO_Init+0x10>
  }
}
 8002158:	bf00      	nop
 800215a:	bf00      	nop
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000
 800216c:	40010000 	.word	0x40010000
 8002170:	48000400 	.word	0x48000400
 8002174:	48000800 	.word	0x48000800
 8002178:	48000c00 	.word	0x48000c00
 800217c:	48001000 	.word	0x48001000
 8002180:	48001400 	.word	0x48001400
 8002184:	48001800 	.word	0x48001800
 8002188:	40010400 	.word	0x40010400

0800218c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	887b      	ldrh	r3, [r7, #2]
 800219e:	4013      	ands	r3, r2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021a4:	2301      	movs	r3, #1
 80021a6:	73fb      	strb	r3, [r7, #15]
 80021a8:	e001      	b.n	80021ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021aa:	2300      	movs	r3, #0
 80021ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	460b      	mov	r3, r1
 80021c6:	807b      	strh	r3, [r7, #2]
 80021c8:	4613      	mov	r3, r2
 80021ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021cc:	787b      	ldrb	r3, [r7, #1]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021d2:	887a      	ldrh	r2, [r7, #2]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021d8:	e002      	b.n	80021e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021da:	887a      	ldrh	r2, [r7, #2]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021f8:	695a      	ldr	r2, [r3, #20]
 80021fa:	88fb      	ldrh	r3, [r7, #6]
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d006      	beq.n	8002210 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002202:	4a05      	ldr	r2, [pc, #20]	@ (8002218 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002204:	88fb      	ldrh	r3, [r7, #6]
 8002206:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002208:	88fb      	ldrh	r3, [r7, #6]
 800220a:	4618      	mov	r0, r3
 800220c:	f000 f806 	bl	800221c <HAL_GPIO_EXTI_Callback>
  }
}
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40010400 	.word	0x40010400

0800221c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
	...

08002234 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002238:	4b04      	ldr	r3, [pc, #16]	@ (800224c <HAL_PWREx_GetVoltageRange+0x18>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002240:	4618      	mov	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	40007000 	.word	0x40007000

08002250 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800225e:	d130      	bne.n	80022c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800226c:	d038      	beq.n	80022e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800226e:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002276:	4a1e      	ldr	r2, [pc, #120]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002278:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800227c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800227e:	4b1d      	ldr	r3, [pc, #116]	@ (80022f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2232      	movs	r2, #50	@ 0x32
 8002284:	fb02 f303 	mul.w	r3, r2, r3
 8002288:	4a1b      	ldr	r2, [pc, #108]	@ (80022f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	0c9b      	lsrs	r3, r3, #18
 8002290:	3301      	adds	r3, #1
 8002292:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002294:	e002      	b.n	800229c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	3b01      	subs	r3, #1
 800229a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800229c:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800229e:	695b      	ldr	r3, [r3, #20]
 80022a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022a8:	d102      	bne.n	80022b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1f2      	bne.n	8002296 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022b0:	4b0f      	ldr	r3, [pc, #60]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022bc:	d110      	bne.n	80022e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e00f      	b.n	80022e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022c2:	4b0b      	ldr	r3, [pc, #44]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ce:	d007      	beq.n	80022e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022d0:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022d8:	4a05      	ldr	r2, [pc, #20]	@ (80022f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40007000 	.word	0x40007000
 80022f4:	2000014c 	.word	0x2000014c
 80022f8:	431bde83 	.word	0x431bde83

080022fc <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 8002306:	4b11      	ldr	r3, [pc, #68]	@ (800234c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 0307 	bic.w	r3, r3, #7
 800230e:	4a0f      	ldr	r2, [pc, #60]	@ (800234c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8002310:	f043 0302 	orr.w	r3, r3, #2
 8002314:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002316:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	4a0d      	ldr	r2, [pc, #52]	@ (8002350 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800231c:	f043 0304 	orr.w	r3, r3, #4
 8002320:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002328:	bf30      	wfi
 800232a:	e002      	b.n	8002332 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800232c:	bf40      	sev
    __WFE();
 800232e:	bf20      	wfe
    __WFE();
 8002330:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002332:	4b07      	ldr	r3, [pc, #28]	@ (8002350 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	4a06      	ldr	r2, [pc, #24]	@ (8002350 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8002338:	f023 0304 	bic.w	r3, r3, #4
 800233c:	6113      	str	r3, [r2, #16]
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40007000 	.word	0x40007000
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e3ca      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002366:	4b97      	ldr	r3, [pc, #604]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 030c 	and.w	r3, r3, #12
 800236e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002370:	4b94      	ldr	r3, [pc, #592]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0310 	and.w	r3, r3, #16
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 80e4 	beq.w	8002550 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d007      	beq.n	800239e <HAL_RCC_OscConfig+0x4a>
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	2b0c      	cmp	r3, #12
 8002392:	f040 808b 	bne.w	80024ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	2b01      	cmp	r3, #1
 800239a:	f040 8087 	bne.w	80024ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800239e:	4b89      	ldr	r3, [pc, #548]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d005      	beq.n	80023b6 <HAL_RCC_OscConfig+0x62>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e3a2      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a1a      	ldr	r2, [r3, #32]
 80023ba:	4b82      	ldr	r3, [pc, #520]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d004      	beq.n	80023d0 <HAL_RCC_OscConfig+0x7c>
 80023c6:	4b7f      	ldr	r3, [pc, #508]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023ce:	e005      	b.n	80023dc <HAL_RCC_OscConfig+0x88>
 80023d0:	4b7c      	ldr	r3, [pc, #496]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80023d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d6:	091b      	lsrs	r3, r3, #4
 80023d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023dc:	4293      	cmp	r3, r2
 80023de:	d223      	bcs.n	8002428 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a1b      	ldr	r3, [r3, #32]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f000 fd1d 	bl	8002e24 <RCC_SetFlashLatencyFromMSIRange>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e383      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023f4:	4b73      	ldr	r3, [pc, #460]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a72      	ldr	r2, [pc, #456]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80023fa:	f043 0308 	orr.w	r3, r3, #8
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b70      	ldr	r3, [pc, #448]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	496d      	ldr	r1, [pc, #436]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 800240e:	4313      	orrs	r3, r2
 8002410:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002412:	4b6c      	ldr	r3, [pc, #432]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	021b      	lsls	r3, r3, #8
 8002420:	4968      	ldr	r1, [pc, #416]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002422:	4313      	orrs	r3, r2
 8002424:	604b      	str	r3, [r1, #4]
 8002426:	e025      	b.n	8002474 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002428:	4b66      	ldr	r3, [pc, #408]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a65      	ldr	r2, [pc, #404]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 800242e:	f043 0308 	orr.w	r3, r3, #8
 8002432:	6013      	str	r3, [r2, #0]
 8002434:	4b63      	ldr	r3, [pc, #396]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a1b      	ldr	r3, [r3, #32]
 8002440:	4960      	ldr	r1, [pc, #384]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002442:	4313      	orrs	r3, r2
 8002444:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002446:	4b5f      	ldr	r3, [pc, #380]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	021b      	lsls	r3, r3, #8
 8002454:	495b      	ldr	r1, [pc, #364]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d109      	bne.n	8002474 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	4618      	mov	r0, r3
 8002466:	f000 fcdd 	bl	8002e24 <RCC_SetFlashLatencyFromMSIRange>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e343      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002474:	f000 fc4a 	bl	8002d0c <HAL_RCC_GetSysClockFreq>
 8002478:	4602      	mov	r2, r0
 800247a:	4b52      	ldr	r3, [pc, #328]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	091b      	lsrs	r3, r3, #4
 8002480:	f003 030f 	and.w	r3, r3, #15
 8002484:	4950      	ldr	r1, [pc, #320]	@ (80025c8 <HAL_RCC_OscConfig+0x274>)
 8002486:	5ccb      	ldrb	r3, [r1, r3]
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	fa22 f303 	lsr.w	r3, r2, r3
 8002490:	4a4e      	ldr	r2, [pc, #312]	@ (80025cc <HAL_RCC_OscConfig+0x278>)
 8002492:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002494:	4b4e      	ldr	r3, [pc, #312]	@ (80025d0 <HAL_RCC_OscConfig+0x27c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fb1b 	bl	8001ad4 <HAL_InitTick>
 800249e:	4603      	mov	r3, r0
 80024a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d052      	beq.n	800254e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80024a8:	7bfb      	ldrb	r3, [r7, #15]
 80024aa:	e327      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d032      	beq.n	800251a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024b4:	4b43      	ldr	r3, [pc, #268]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a42      	ldr	r2, [pc, #264]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80024ba:	f043 0301 	orr.w	r3, r3, #1
 80024be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024c0:	f7ff fb58 	bl	8001b74 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024c8:	f7ff fb54 	bl	8001b74 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e310      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024da:	4b3a      	ldr	r3, [pc, #232]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d0f0      	beq.n	80024c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024e6:	4b37      	ldr	r3, [pc, #220]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a36      	ldr	r2, [pc, #216]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80024ec:	f043 0308 	orr.w	r3, r3, #8
 80024f0:	6013      	str	r3, [r2, #0]
 80024f2:	4b34      	ldr	r3, [pc, #208]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	4931      	ldr	r1, [pc, #196]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002500:	4313      	orrs	r3, r2
 8002502:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002504:	4b2f      	ldr	r3, [pc, #188]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	021b      	lsls	r3, r3, #8
 8002512:	492c      	ldr	r1, [pc, #176]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002514:	4313      	orrs	r3, r2
 8002516:	604b      	str	r3, [r1, #4]
 8002518:	e01a      	b.n	8002550 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800251a:	4b2a      	ldr	r3, [pc, #168]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a29      	ldr	r2, [pc, #164]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002520:	f023 0301 	bic.w	r3, r3, #1
 8002524:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002526:	f7ff fb25 	bl	8001b74 <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800252e:	f7ff fb21 	bl	8001b74 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e2dd      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002540:	4b20      	ldr	r3, [pc, #128]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1f0      	bne.n	800252e <HAL_RCC_OscConfig+0x1da>
 800254c:	e000      	b.n	8002550 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800254e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b00      	cmp	r3, #0
 800255a:	d074      	beq.n	8002646 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	2b08      	cmp	r3, #8
 8002560:	d005      	beq.n	800256e <HAL_RCC_OscConfig+0x21a>
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	2b0c      	cmp	r3, #12
 8002566:	d10e      	bne.n	8002586 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	2b03      	cmp	r3, #3
 800256c:	d10b      	bne.n	8002586 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256e:	4b15      	ldr	r3, [pc, #84]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d064      	beq.n	8002644 <HAL_RCC_OscConfig+0x2f0>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d160      	bne.n	8002644 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e2ba      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800258e:	d106      	bne.n	800259e <HAL_RCC_OscConfig+0x24a>
 8002590:	4b0c      	ldr	r3, [pc, #48]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a0b      	ldr	r2, [pc, #44]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 8002596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800259a:	6013      	str	r3, [r2, #0]
 800259c:	e026      	b.n	80025ec <HAL_RCC_OscConfig+0x298>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025a6:	d115      	bne.n	80025d4 <HAL_RCC_OscConfig+0x280>
 80025a8:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a05      	ldr	r2, [pc, #20]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80025ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	4b03      	ldr	r3, [pc, #12]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a02      	ldr	r2, [pc, #8]	@ (80025c4 <HAL_RCC_OscConfig+0x270>)
 80025ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	e014      	b.n	80025ec <HAL_RCC_OscConfig+0x298>
 80025c2:	bf00      	nop
 80025c4:	40021000 	.word	0x40021000
 80025c8:	08004cc8 	.word	0x08004cc8
 80025cc:	2000014c 	.word	0x2000014c
 80025d0:	20000150 	.word	0x20000150
 80025d4:	4ba0      	ldr	r3, [pc, #640]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a9f      	ldr	r2, [pc, #636]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80025da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025de:	6013      	str	r3, [r2, #0]
 80025e0:	4b9d      	ldr	r3, [pc, #628]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a9c      	ldr	r2, [pc, #624]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80025e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d013      	beq.n	800261c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f4:	f7ff fabe 	bl	8001b74 <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025fc:	f7ff faba 	bl	8001b74 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b64      	cmp	r3, #100	@ 0x64
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e276      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800260e:	4b92      	ldr	r3, [pc, #584]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d0f0      	beq.n	80025fc <HAL_RCC_OscConfig+0x2a8>
 800261a:	e014      	b.n	8002646 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261c:	f7ff faaa 	bl	8001b74 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002624:	f7ff faa6 	bl	8001b74 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b64      	cmp	r3, #100	@ 0x64
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e262      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002636:	4b88      	ldr	r3, [pc, #544]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f0      	bne.n	8002624 <HAL_RCC_OscConfig+0x2d0>
 8002642:	e000      	b.n	8002646 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002644:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d060      	beq.n	8002714 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	2b04      	cmp	r3, #4
 8002656:	d005      	beq.n	8002664 <HAL_RCC_OscConfig+0x310>
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	2b0c      	cmp	r3, #12
 800265c:	d119      	bne.n	8002692 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d116      	bne.n	8002692 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002664:	4b7c      	ldr	r3, [pc, #496]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800266c:	2b00      	cmp	r3, #0
 800266e:	d005      	beq.n	800267c <HAL_RCC_OscConfig+0x328>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d101      	bne.n	800267c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e23f      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800267c:	4b76      	ldr	r3, [pc, #472]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	061b      	lsls	r3, r3, #24
 800268a:	4973      	ldr	r1, [pc, #460]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800268c:	4313      	orrs	r3, r2
 800268e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002690:	e040      	b.n	8002714 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d023      	beq.n	80026e2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800269a:	4b6f      	ldr	r3, [pc, #444]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a6e      	ldr	r2, [pc, #440]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80026a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a6:	f7ff fa65 	bl	8001b74 <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ae:	f7ff fa61 	bl	8001b74 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e21d      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026c0:	4b65      	ldr	r3, [pc, #404]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0f0      	beq.n	80026ae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026cc:	4b62      	ldr	r3, [pc, #392]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	061b      	lsls	r3, r3, #24
 80026da:	495f      	ldr	r1, [pc, #380]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	604b      	str	r3, [r1, #4]
 80026e0:	e018      	b.n	8002714 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a5c      	ldr	r2, [pc, #368]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80026e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ee:	f7ff fa41 	bl	8001b74 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f6:	f7ff fa3d 	bl	8001b74 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e1f9      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002708:	4b53      	ldr	r3, [pc, #332]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1f0      	bne.n	80026f6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0308 	and.w	r3, r3, #8
 800271c:	2b00      	cmp	r3, #0
 800271e:	d03c      	beq.n	800279a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	695b      	ldr	r3, [r3, #20]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d01c      	beq.n	8002762 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002728:	4b4b      	ldr	r3, [pc, #300]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800272a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800272e:	4a4a      	ldr	r2, [pc, #296]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002738:	f7ff fa1c 	bl	8001b74 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002740:	f7ff fa18 	bl	8001b74 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e1d4      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002752:	4b41      	ldr	r3, [pc, #260]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002754:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0ef      	beq.n	8002740 <HAL_RCC_OscConfig+0x3ec>
 8002760:	e01b      	b.n	800279a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002762:	4b3d      	ldr	r3, [pc, #244]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002764:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002768:	4a3b      	ldr	r2, [pc, #236]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800276a:	f023 0301 	bic.w	r3, r3, #1
 800276e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002772:	f7ff f9ff 	bl	8001b74 <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800277a:	f7ff f9fb 	bl	8001b74 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e1b7      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800278c:	4b32      	ldr	r3, [pc, #200]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800278e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1ef      	bne.n	800277a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 80a6 	beq.w	80028f4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a8:	2300      	movs	r3, #0
 80027aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80027ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10d      	bne.n	80027d4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b8:	4b27      	ldr	r3, [pc, #156]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80027ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027bc:	4a26      	ldr	r2, [pc, #152]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80027be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80027c4:	4b24      	ldr	r3, [pc, #144]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 80027c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027d0:	2301      	movs	r3, #1
 80027d2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027d4:	4b21      	ldr	r3, [pc, #132]	@ (800285c <HAL_RCC_OscConfig+0x508>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d118      	bne.n	8002812 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027e0:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <HAL_RCC_OscConfig+0x508>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a1d      	ldr	r2, [pc, #116]	@ (800285c <HAL_RCC_OscConfig+0x508>)
 80027e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ec:	f7ff f9c2 	bl	8001b74 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027f4:	f7ff f9be 	bl	8001b74 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e17a      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002806:	4b15      	ldr	r3, [pc, #84]	@ (800285c <HAL_RCC_OscConfig+0x508>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0f0      	beq.n	80027f4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d108      	bne.n	800282c <HAL_RCC_OscConfig+0x4d8>
 800281a:	4b0f      	ldr	r3, [pc, #60]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800281c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002820:	4a0d      	ldr	r2, [pc, #52]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800282a:	e029      	b.n	8002880 <HAL_RCC_OscConfig+0x52c>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b05      	cmp	r3, #5
 8002832:	d115      	bne.n	8002860 <HAL_RCC_OscConfig+0x50c>
 8002834:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800283a:	4a07      	ldr	r2, [pc, #28]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800283c:	f043 0304 	orr.w	r3, r3, #4
 8002840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002844:	4b04      	ldr	r3, [pc, #16]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 8002846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800284a:	4a03      	ldr	r2, [pc, #12]	@ (8002858 <HAL_RCC_OscConfig+0x504>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002854:	e014      	b.n	8002880 <HAL_RCC_OscConfig+0x52c>
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	40007000 	.word	0x40007000
 8002860:	4b9c      	ldr	r3, [pc, #624]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002866:	4a9b      	ldr	r2, [pc, #620]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002868:	f023 0301 	bic.w	r3, r3, #1
 800286c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002870:	4b98      	ldr	r3, [pc, #608]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002876:	4a97      	ldr	r2, [pc, #604]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002878:	f023 0304 	bic.w	r3, r3, #4
 800287c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d016      	beq.n	80028b6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002888:	f7ff f974 	bl	8001b74 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800288e:	e00a      	b.n	80028a6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002890:	f7ff f970 	bl	8001b74 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800289e:	4293      	cmp	r3, r2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e12a      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028a6:	4b8b      	ldr	r3, [pc, #556]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80028a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0ed      	beq.n	8002890 <HAL_RCC_OscConfig+0x53c>
 80028b4:	e015      	b.n	80028e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b6:	f7ff f95d 	bl	8001b74 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028bc:	e00a      	b.n	80028d4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028be:	f7ff f959 	bl	8001b74 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e113      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028d4:	4b7f      	ldr	r3, [pc, #508]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80028d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1ed      	bne.n	80028be <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028e2:	7ffb      	ldrb	r3, [r7, #31]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d105      	bne.n	80028f4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028e8:	4b7a      	ldr	r3, [pc, #488]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80028ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ec:	4a79      	ldr	r2, [pc, #484]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80028ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028f2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 80fe 	beq.w	8002afa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002902:	2b02      	cmp	r3, #2
 8002904:	f040 80d0 	bne.w	8002aa8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002908:	4b72      	ldr	r3, [pc, #456]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f003 0203 	and.w	r2, r3, #3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002918:	429a      	cmp	r2, r3
 800291a:	d130      	bne.n	800297e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002926:	3b01      	subs	r3, #1
 8002928:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800292a:	429a      	cmp	r2, r3
 800292c:	d127      	bne.n	800297e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002938:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800293a:	429a      	cmp	r2, r3
 800293c:	d11f      	bne.n	800297e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002948:	2a07      	cmp	r2, #7
 800294a:	bf14      	ite	ne
 800294c:	2201      	movne	r2, #1
 800294e:	2200      	moveq	r2, #0
 8002950:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002952:	4293      	cmp	r3, r2
 8002954:	d113      	bne.n	800297e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002960:	085b      	lsrs	r3, r3, #1
 8002962:	3b01      	subs	r3, #1
 8002964:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002966:	429a      	cmp	r2, r3
 8002968:	d109      	bne.n	800297e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002974:	085b      	lsrs	r3, r3, #1
 8002976:	3b01      	subs	r3, #1
 8002978:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800297a:	429a      	cmp	r2, r3
 800297c:	d06e      	beq.n	8002a5c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	2b0c      	cmp	r3, #12
 8002982:	d069      	beq.n	8002a58 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002984:	4b53      	ldr	r3, [pc, #332]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d105      	bne.n	800299c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002990:	4b50      	ldr	r3, [pc, #320]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e0ad      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029a0:	4b4c      	ldr	r3, [pc, #304]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80029a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029aa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029ac:	f7ff f8e2 	bl	8001b74 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b4:	f7ff f8de 	bl	8001b74 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e09a      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c6:	4b43      	ldr	r3, [pc, #268]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d2:	4b40      	ldr	r3, [pc, #256]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 80029d4:	68da      	ldr	r2, [r3, #12]
 80029d6:	4b40      	ldr	r3, [pc, #256]	@ (8002ad8 <HAL_RCC_OscConfig+0x784>)
 80029d8:	4013      	ands	r3, r2
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029e2:	3a01      	subs	r2, #1
 80029e4:	0112      	lsls	r2, r2, #4
 80029e6:	4311      	orrs	r1, r2
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029ec:	0212      	lsls	r2, r2, #8
 80029ee:	4311      	orrs	r1, r2
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029f4:	0852      	lsrs	r2, r2, #1
 80029f6:	3a01      	subs	r2, #1
 80029f8:	0552      	lsls	r2, r2, #21
 80029fa:	4311      	orrs	r1, r2
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a00:	0852      	lsrs	r2, r2, #1
 8002a02:	3a01      	subs	r2, #1
 8002a04:	0652      	lsls	r2, r2, #25
 8002a06:	4311      	orrs	r1, r2
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a0c:	0912      	lsrs	r2, r2, #4
 8002a0e:	0452      	lsls	r2, r2, #17
 8002a10:	430a      	orrs	r2, r1
 8002a12:	4930      	ldr	r1, [pc, #192]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a18:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a2d      	ldr	r2, [pc, #180]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a24:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	4a2a      	ldr	r2, [pc, #168]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a30:	f7ff f8a0 	bl	8001b74 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a38:	f7ff f89c 	bl	8001b74 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e058      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a4a:	4b22      	ldr	r3, [pc, #136]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0f0      	beq.n	8002a38 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a56:	e050      	b.n	8002afa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e04f      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d148      	bne.n	8002afa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a68:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a19      	ldr	r2, [pc, #100]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a74:	4b17      	ldr	r3, [pc, #92]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	4a16      	ldr	r2, [pc, #88]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a80:	f7ff f878 	bl	8001b74 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a88:	f7ff f874 	bl	8001b74 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e030      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x734>
 8002aa6:	e028      	b.n	8002afa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	2b0c      	cmp	r3, #12
 8002aac:	d023      	beq.n	8002af6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aae:	4b09      	ldr	r3, [pc, #36]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a08      	ldr	r2, [pc, #32]	@ (8002ad4 <HAL_RCC_OscConfig+0x780>)
 8002ab4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aba:	f7ff f85b 	bl	8001b74 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac0:	e00c      	b.n	8002adc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac2:	f7ff f857 	bl	8001b74 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d905      	bls.n	8002adc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e013      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002adc:	4b09      	ldr	r3, [pc, #36]	@ (8002b04 <HAL_RCC_OscConfig+0x7b0>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1ec      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ae8:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <HAL_RCC_OscConfig+0x7b0>)
 8002aea:	68da      	ldr	r2, [r3, #12]
 8002aec:	4905      	ldr	r1, [pc, #20]	@ (8002b04 <HAL_RCC_OscConfig+0x7b0>)
 8002aee:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <HAL_RCC_OscConfig+0x7b4>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	60cb      	str	r3, [r1, #12]
 8002af4:	e001      	b.n	8002afa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3720      	adds	r7, #32
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	feeefffc 	.word	0xfeeefffc

08002b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0e7      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b75      	ldr	r3, [pc, #468]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d910      	bls.n	8002b50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b72      	ldr	r3, [pc, #456]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 0207 	bic.w	r2, r3, #7
 8002b36:	4970      	ldr	r1, [pc, #448]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b6e      	ldr	r3, [pc, #440]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e0cf      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d010      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	4b66      	ldr	r3, [pc, #408]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d908      	bls.n	8002b7e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b6c:	4b63      	ldr	r3, [pc, #396]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	4960      	ldr	r1, [pc, #384]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d04c      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b03      	cmp	r3, #3
 8002b90:	d107      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b92:	4b5a      	ldr	r3, [pc, #360]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d121      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e0a6      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d107      	bne.n	8002bba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002baa:	4b54      	ldr	r3, [pc, #336]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d115      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e09a      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d107      	bne.n	8002bd2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bc2:	4b4e      	ldr	r3, [pc, #312]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d109      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e08e      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bd2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e086      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002be2:	4b46      	ldr	r3, [pc, #280]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f023 0203 	bic.w	r2, r3, #3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	4943      	ldr	r1, [pc, #268]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bf4:	f7fe ffbe 	bl	8001b74 <HAL_GetTick>
 8002bf8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bfc:	f7fe ffba 	bl	8001b74 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e06e      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c12:	4b3a      	ldr	r3, [pc, #232]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 020c 	and.w	r2, r3, #12
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d1eb      	bne.n	8002bfc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d010      	beq.n	8002c52 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	4b31      	ldr	r3, [pc, #196]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d208      	bcs.n	8002c52 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c40:	4b2e      	ldr	r3, [pc, #184]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	492b      	ldr	r1, [pc, #172]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c52:	4b29      	ldr	r3, [pc, #164]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d210      	bcs.n	8002c82 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c60:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f023 0207 	bic.w	r2, r3, #7
 8002c68:	4923      	ldr	r1, [pc, #140]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c70:	4b21      	ldr	r3, [pc, #132]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d001      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e036      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d008      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	4918      	ldr	r1, [pc, #96]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d009      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cac:	4b13      	ldr	r3, [pc, #76]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	4910      	ldr	r1, [pc, #64]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cc0:	f000 f824 	bl	8002d0c <HAL_RCC_GetSysClockFreq>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cfc <HAL_RCC_ClockConfig+0x1f0>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	091b      	lsrs	r3, r3, #4
 8002ccc:	f003 030f 	and.w	r3, r3, #15
 8002cd0:	490b      	ldr	r1, [pc, #44]	@ (8002d00 <HAL_RCC_ClockConfig+0x1f4>)
 8002cd2:	5ccb      	ldrb	r3, [r1, r3]
 8002cd4:	f003 031f 	and.w	r3, r3, #31
 8002cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cdc:	4a09      	ldr	r2, [pc, #36]	@ (8002d04 <HAL_RCC_ClockConfig+0x1f8>)
 8002cde:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ce0:	4b09      	ldr	r3, [pc, #36]	@ (8002d08 <HAL_RCC_ClockConfig+0x1fc>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fe fef5 	bl	8001ad4 <HAL_InitTick>
 8002cea:	4603      	mov	r3, r0
 8002cec:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cee:	7afb      	ldrb	r3, [r7, #11]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40022000 	.word	0x40022000
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	08004cc8 	.word	0x08004cc8
 8002d04:	2000014c 	.word	0x2000014c
 8002d08:	20000150 	.word	0x20000150

08002d0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b089      	sub	sp, #36	@ 0x24
 8002d10:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
 8002d16:	2300      	movs	r3, #0
 8002d18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d1a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 030c 	and.w	r3, r3, #12
 8002d22:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d24:	4b3b      	ldr	r3, [pc, #236]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	f003 0303 	and.w	r3, r3, #3
 8002d2c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_GetSysClockFreq+0x34>
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d121      	bne.n	8002d7e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d11e      	bne.n	8002d7e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d40:	4b34      	ldr	r3, [pc, #208]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d107      	bne.n	8002d5c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d4c:	4b31      	ldr	r3, [pc, #196]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	f003 030f 	and.w	r3, r3, #15
 8002d58:	61fb      	str	r3, [r7, #28]
 8002d5a:	e005      	b.n	8002d68 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d5c:	4b2d      	ldr	r3, [pc, #180]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	091b      	lsrs	r3, r3, #4
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d68:	4a2b      	ldr	r2, [pc, #172]	@ (8002e18 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d70:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d10d      	bne.n	8002d94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d7c:	e00a      	b.n	8002d94 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2b04      	cmp	r3, #4
 8002d82:	d102      	bne.n	8002d8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d84:	4b25      	ldr	r3, [pc, #148]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8002d86:	61bb      	str	r3, [r7, #24]
 8002d88:	e004      	b.n	8002d94 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	2b08      	cmp	r3, #8
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d90:	4b23      	ldr	r3, [pc, #140]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d92:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	2b0c      	cmp	r3, #12
 8002d98:	d134      	bne.n	8002e04 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d003      	beq.n	8002db2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	d003      	beq.n	8002db8 <HAL_RCC_GetSysClockFreq+0xac>
 8002db0:	e005      	b.n	8002dbe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002db2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8002db4:	617b      	str	r3, [r7, #20]
      break;
 8002db6:	e005      	b.n	8002dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002db8:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8002dba:	617b      	str	r3, [r7, #20]
      break;
 8002dbc:	e002      	b.n	8002dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	617b      	str	r3, [r7, #20]
      break;
 8002dc2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dc4:	4b13      	ldr	r3, [pc, #76]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	3301      	adds	r3, #1
 8002dd0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002dd2:	4b10      	ldr	r3, [pc, #64]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	0a1b      	lsrs	r3, r3, #8
 8002dd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	fb03 f202 	mul.w	r2, r3, r2
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dea:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	0e5b      	lsrs	r3, r3, #25
 8002df0:	f003 0303 	and.w	r3, r3, #3
 8002df4:	3301      	adds	r3, #1
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e02:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e04:	69bb      	ldr	r3, [r7, #24]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3724      	adds	r7, #36	@ 0x24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000
 8002e18:	08004cd8 	.word	0x08004cd8
 8002e1c:	00f42400 	.word	0x00f42400
 8002e20:	007a1200 	.word	0x007a1200

08002e24 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e30:	4b2a      	ldr	r3, [pc, #168]	@ (8002edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e3c:	f7ff f9fa 	bl	8002234 <HAL_PWREx_GetVoltageRange>
 8002e40:	6178      	str	r0, [r7, #20]
 8002e42:	e014      	b.n	8002e6e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e44:	4b25      	ldr	r3, [pc, #148]	@ (8002edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e48:	4a24      	ldr	r2, [pc, #144]	@ (8002edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e50:	4b22      	ldr	r3, [pc, #136]	@ (8002edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e5c:	f7ff f9ea 	bl	8002234 <HAL_PWREx_GetVoltageRange>
 8002e60:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e62:	4b1e      	ldr	r3, [pc, #120]	@ (8002edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e66:	4a1d      	ldr	r2, [pc, #116]	@ (8002edc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e6c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e74:	d10b      	bne.n	8002e8e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b80      	cmp	r3, #128	@ 0x80
 8002e7a:	d919      	bls.n	8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e80:	d902      	bls.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e82:	2302      	movs	r3, #2
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	e013      	b.n	8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e88:	2301      	movs	r3, #1
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	e010      	b.n	8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b80      	cmp	r3, #128	@ 0x80
 8002e92:	d902      	bls.n	8002e9a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e94:	2303      	movs	r3, #3
 8002e96:	613b      	str	r3, [r7, #16]
 8002e98:	e00a      	b.n	8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b80      	cmp	r3, #128	@ 0x80
 8002e9e:	d102      	bne.n	8002ea6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	613b      	str	r3, [r7, #16]
 8002ea4:	e004      	b.n	8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b70      	cmp	r3, #112	@ 0x70
 8002eaa:	d101      	bne.n	8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002eac:	2301      	movs	r3, #1
 8002eae:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f023 0207 	bic.w	r2, r3, #7
 8002eb8:	4909      	ldr	r1, [pc, #36]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ec0:	4b07      	ldr	r3, [pc, #28]	@ (8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d001      	beq.n	8002ed2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e000      	b.n	8002ed4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3718      	adds	r7, #24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40022000 	.word	0x40022000

08002ee4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e095      	b.n	8003022 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d108      	bne.n	8002f10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f06:	d009      	beq.n	8002f1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	61da      	str	r2, [r3, #28]
 8002f0e:	e005      	b.n	8002f1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d106      	bne.n	8002f3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7fe fc56 	bl	80017e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f5c:	d902      	bls.n	8002f64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	e002      	b.n	8002f6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002f64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002f72:	d007      	beq.n	8002f84 <HAL_SPI_Init+0xa0>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f7c:	d002      	beq.n	8002f84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	69db      	ldr	r3, [r3, #28]
 8002fb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc6:	ea42 0103 	orr.w	r1, r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	0c1b      	lsrs	r3, r3, #16
 8002fe0:	f003 0204 	and.w	r2, r3, #4
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	f003 0310 	and.w	r3, r3, #16
 8002fec:	431a      	orrs	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003000:	ea42 0103 	orr.w	r1, r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b088      	sub	sp, #32
 800302e:	af00      	add	r7, sp, #0
 8003030:	60f8      	str	r0, [r7, #12]
 8003032:	60b9      	str	r1, [r7, #8]
 8003034:	603b      	str	r3, [r7, #0]
 8003036:	4613      	mov	r3, r2
 8003038:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_SPI_Transmit+0x22>
 8003048:	2302      	movs	r3, #2
 800304a:	e15f      	b.n	800330c <HAL_SPI_Transmit+0x2e2>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003054:	f7fe fd8e 	bl	8001b74 <HAL_GetTick>
 8003058:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800305a:	88fb      	ldrh	r3, [r7, #6]
 800305c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b01      	cmp	r3, #1
 8003068:	d002      	beq.n	8003070 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800306a:	2302      	movs	r3, #2
 800306c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800306e:	e148      	b.n	8003302 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d002      	beq.n	800307c <HAL_SPI_Transmit+0x52>
 8003076:	88fb      	ldrh	r3, [r7, #6]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d102      	bne.n	8003082 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003080:	e13f      	b.n	8003302 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2203      	movs	r2, #3
 8003086:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	88fa      	ldrh	r2, [r7, #6]
 800309a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	88fa      	ldrh	r2, [r7, #6]
 80030a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030cc:	d10f      	bne.n	80030ee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f8:	2b40      	cmp	r3, #64	@ 0x40
 80030fa:	d007      	beq.n	800310c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800310a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003114:	d94f      	bls.n	80031b6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d002      	beq.n	8003124 <HAL_SPI_Transmit+0xfa>
 800311e:	8afb      	ldrh	r3, [r7, #22]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d142      	bne.n	80031aa <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003128:	881a      	ldrh	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003134:	1c9a      	adds	r2, r3, #2
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003148:	e02f      	b.n	80031aa <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b02      	cmp	r3, #2
 8003156:	d112      	bne.n	800317e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800315c:	881a      	ldrh	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003168:	1c9a      	adds	r2, r3, #2
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800317c:	e015      	b.n	80031aa <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800317e:	f7fe fcf9 	bl	8001b74 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	429a      	cmp	r2, r3
 800318c:	d803      	bhi.n	8003196 <HAL_SPI_Transmit+0x16c>
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003194:	d102      	bne.n	800319c <HAL_SPI_Transmit+0x172>
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d106      	bne.n	80031aa <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80031a8:	e0ab      	b.n	8003302 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1ca      	bne.n	800314a <HAL_SPI_Transmit+0x120>
 80031b4:	e080      	b.n	80032b8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d002      	beq.n	80031c4 <HAL_SPI_Transmit+0x19a>
 80031be:	8afb      	ldrh	r3, [r7, #22]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d174      	bne.n	80032ae <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d912      	bls.n	80031f4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d2:	881a      	ldrh	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031de:	1c9a      	adds	r2, r3, #2
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b02      	subs	r3, #2
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80031f2:	e05c      	b.n	80032ae <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	330c      	adds	r3, #12
 80031fe:	7812      	ldrb	r2, [r2, #0]
 8003200:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003206:	1c5a      	adds	r2, r3, #1
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003210:	b29b      	uxth	r3, r3
 8003212:	3b01      	subs	r3, #1
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800321a:	e048      	b.n	80032ae <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b02      	cmp	r3, #2
 8003228:	d12b      	bne.n	8003282 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800322e:	b29b      	uxth	r3, r3
 8003230:	2b01      	cmp	r3, #1
 8003232:	d912      	bls.n	800325a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003238:	881a      	ldrh	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003244:	1c9a      	adds	r2, r3, #2
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800324e:	b29b      	uxth	r3, r3
 8003250:	3b02      	subs	r3, #2
 8003252:	b29a      	uxth	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003258:	e029      	b.n	80032ae <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	330c      	adds	r3, #12
 8003264:	7812      	ldrb	r2, [r2, #0]
 8003266:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326c:	1c5a      	adds	r2, r3, #1
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003276:	b29b      	uxth	r3, r3
 8003278:	3b01      	subs	r3, #1
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003280:	e015      	b.n	80032ae <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003282:	f7fe fc77 	bl	8001b74 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	69bb      	ldr	r3, [r7, #24]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d803      	bhi.n	800329a <HAL_SPI_Transmit+0x270>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003298:	d102      	bne.n	80032a0 <HAL_SPI_Transmit+0x276>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d106      	bne.n	80032ae <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80032ac:	e029      	b.n	8003302 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1b1      	bne.n	800321c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	6839      	ldr	r1, [r7, #0]
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 fb69 	bl	8003994 <SPI_EndRxTxTransaction>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2220      	movs	r2, #32
 80032cc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10a      	bne.n	80032ec <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032d6:	2300      	movs	r3, #0
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	613b      	str	r3, [r7, #16]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	613b      	str	r3, [r7, #16]
 80032ea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d002      	beq.n	80032fa <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	77fb      	strb	r3, [r7, #31]
 80032f8:	e003      	b.n	8003302 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800330a:	7ffb      	ldrb	r3, [r7, #31]
}
 800330c:	4618      	mov	r0, r3
 800330e:	3720      	adds	r7, #32
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b08a      	sub	sp, #40	@ 0x28
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003322:	2301      	movs	r3, #1
 8003324:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003332:	2b01      	cmp	r3, #1
 8003334:	d101      	bne.n	800333a <HAL_SPI_TransmitReceive+0x26>
 8003336:	2302      	movs	r3, #2
 8003338:	e20a      	b.n	8003750 <HAL_SPI_TransmitReceive+0x43c>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003342:	f7fe fc17 	bl	8001b74 <HAL_GetTick>
 8003346:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800334e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003356:	887b      	ldrh	r3, [r7, #2]
 8003358:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800335a:	887b      	ldrh	r3, [r7, #2]
 800335c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800335e:	7efb      	ldrb	r3, [r7, #27]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d00e      	beq.n	8003382 <HAL_SPI_TransmitReceive+0x6e>
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800336a:	d106      	bne.n	800337a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d102      	bne.n	800337a <HAL_SPI_TransmitReceive+0x66>
 8003374:	7efb      	ldrb	r3, [r7, #27]
 8003376:	2b04      	cmp	r3, #4
 8003378:	d003      	beq.n	8003382 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800337a:	2302      	movs	r3, #2
 800337c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003380:	e1e0      	b.n	8003744 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <HAL_SPI_TransmitReceive+0x80>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d002      	beq.n	8003394 <HAL_SPI_TransmitReceive+0x80>
 800338e:	887b      	ldrh	r3, [r7, #2]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d103      	bne.n	800339c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800339a:	e1d3      	b.n	8003744 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b04      	cmp	r3, #4
 80033a6:	d003      	beq.n	80033b0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2205      	movs	r2, #5
 80033ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	887a      	ldrh	r2, [r7, #2]
 80033c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	887a      	ldrh	r2, [r7, #2]
 80033c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	887a      	ldrh	r2, [r7, #2]
 80033d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	887a      	ldrh	r2, [r7, #2]
 80033dc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80033f2:	d802      	bhi.n	80033fa <HAL_SPI_TransmitReceive+0xe6>
 80033f4:	8a3b      	ldrh	r3, [r7, #16]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d908      	bls.n	800340c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003408:	605a      	str	r2, [r3, #4]
 800340a:	e007      	b.n	800341c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800341a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003426:	2b40      	cmp	r3, #64	@ 0x40
 8003428:	d007      	beq.n	800343a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003438:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003442:	f240 8081 	bls.w	8003548 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d002      	beq.n	8003454 <HAL_SPI_TransmitReceive+0x140>
 800344e:	8a7b      	ldrh	r3, [r7, #18]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d16d      	bne.n	8003530 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003458:	881a      	ldrh	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003464:	1c9a      	adds	r2, r3, #2
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800346e:	b29b      	uxth	r3, r3
 8003470:	3b01      	subs	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003478:	e05a      	b.n	8003530 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b02      	cmp	r3, #2
 8003486:	d11b      	bne.n	80034c0 <HAL_SPI_TransmitReceive+0x1ac>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d016      	beq.n	80034c0 <HAL_SPI_TransmitReceive+0x1ac>
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	2b01      	cmp	r3, #1
 8003496:	d113      	bne.n	80034c0 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800349c:	881a      	ldrh	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a8:	1c9a      	adds	r2, r3, #2
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	3b01      	subs	r3, #1
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d11c      	bne.n	8003508 <HAL_SPI_TransmitReceive+0x1f4>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d016      	beq.n	8003508 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e4:	b292      	uxth	r2, r2
 80034e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ec:	1c9a      	adds	r2, r3, #2
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	3b01      	subs	r3, #1
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003504:	2301      	movs	r3, #1
 8003506:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003508:	f7fe fb34 	bl	8001b74 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003514:	429a      	cmp	r2, r3
 8003516:	d80b      	bhi.n	8003530 <HAL_SPI_TransmitReceive+0x21c>
 8003518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800351a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800351e:	d007      	beq.n	8003530 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800352e:	e109      	b.n	8003744 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003534:	b29b      	uxth	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d19f      	bne.n	800347a <HAL_SPI_TransmitReceive+0x166>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003540:	b29b      	uxth	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d199      	bne.n	800347a <HAL_SPI_TransmitReceive+0x166>
 8003546:	e0e3      	b.n	8003710 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d003      	beq.n	8003558 <HAL_SPI_TransmitReceive+0x244>
 8003550:	8a7b      	ldrh	r3, [r7, #18]
 8003552:	2b01      	cmp	r3, #1
 8003554:	f040 80cf 	bne.w	80036f6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800355c:	b29b      	uxth	r3, r3
 800355e:	2b01      	cmp	r3, #1
 8003560:	d912      	bls.n	8003588 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003566:	881a      	ldrh	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003572:	1c9a      	adds	r2, r3, #2
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b02      	subs	r3, #2
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003586:	e0b6      	b.n	80036f6 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	330c      	adds	r3, #12
 8003592:	7812      	ldrb	r2, [r2, #0]
 8003594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035ae:	e0a2      	b.n	80036f6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d134      	bne.n	8003628 <HAL_SPI_TransmitReceive+0x314>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d02f      	beq.n	8003628 <HAL_SPI_TransmitReceive+0x314>
 80035c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d12c      	bne.n	8003628 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d912      	bls.n	80035fe <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035dc:	881a      	ldrh	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e8:	1c9a      	adds	r2, r3, #2
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	3b02      	subs	r3, #2
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035fc:	e012      	b.n	8003624 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	330c      	adds	r3, #12
 8003608:	7812      	ldrb	r2, [r2, #0]
 800360a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800361a:	b29b      	uxth	r3, r3
 800361c:	3b01      	subs	r3, #1
 800361e:	b29a      	uxth	r2, r3
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003624:	2300      	movs	r3, #0
 8003626:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b01      	cmp	r3, #1
 8003634:	d148      	bne.n	80036c8 <HAL_SPI_TransmitReceive+0x3b4>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800363c:	b29b      	uxth	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d042      	beq.n	80036c8 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003648:	b29b      	uxth	r3, r3
 800364a:	2b01      	cmp	r3, #1
 800364c:	d923      	bls.n	8003696 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003658:	b292      	uxth	r2, r2
 800365a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003660:	1c9a      	adds	r2, r3, #2
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800366c:	b29b      	uxth	r3, r3
 800366e:	3b02      	subs	r3, #2
 8003670:	b29a      	uxth	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800367e:	b29b      	uxth	r3, r3
 8003680:	2b01      	cmp	r3, #1
 8003682:	d81f      	bhi.n	80036c4 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003692:	605a      	str	r2, [r3, #4]
 8003694:	e016      	b.n	80036c4 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f103 020c 	add.w	r2, r3, #12
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a2:	7812      	ldrb	r2, [r2, #0]
 80036a4:	b2d2      	uxtb	r2, r2
 80036a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036c4:	2301      	movs	r3, #1
 80036c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80036c8:	f7fe fa54 	bl	8001b74 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d803      	bhi.n	80036e0 <HAL_SPI_TransmitReceive+0x3cc>
 80036d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036de:	d102      	bne.n	80036e6 <HAL_SPI_TransmitReceive+0x3d2>
 80036e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d107      	bne.n	80036f6 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80036f4:	e026      	b.n	8003744 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	f47f af57 	bne.w	80035b0 <HAL_SPI_TransmitReceive+0x29c>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003708:	b29b      	uxth	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	f47f af50 	bne.w	80035b0 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003710:	69fa      	ldr	r2, [r7, #28]
 8003712:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 f93d 	bl	8003994 <SPI_EndRxTxTransaction>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d005      	beq.n	800372c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2220      	movs	r2, #32
 800372a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003730:	2b00      	cmp	r3, #0
 8003732:	d003      	beq.n	800373c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800373a:	e003      	b.n	8003744 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800374c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003750:	4618      	mov	r0, r3
 8003752:	3728      	adds	r7, #40	@ 0x28
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b088      	sub	sp, #32
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	603b      	str	r3, [r7, #0]
 8003764:	4613      	mov	r3, r2
 8003766:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003768:	f7fe fa04 	bl	8001b74 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	4413      	add	r3, r2
 8003776:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003778:	f7fe f9fc 	bl	8001b74 <HAL_GetTick>
 800377c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800377e:	4b39      	ldr	r3, [pc, #228]	@ (8003864 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	015b      	lsls	r3, r3, #5
 8003784:	0d1b      	lsrs	r3, r3, #20
 8003786:	69fa      	ldr	r2, [r7, #28]
 8003788:	fb02 f303 	mul.w	r3, r2, r3
 800378c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800378e:	e054      	b.n	800383a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003796:	d050      	beq.n	800383a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003798:	f7fe f9ec 	bl	8001b74 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	69fa      	ldr	r2, [r7, #28]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d902      	bls.n	80037ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d13d      	bne.n	800382a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037c6:	d111      	bne.n	80037ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037d0:	d004      	beq.n	80037dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037da:	d107      	bne.n	80037ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037f4:	d10f      	bne.n	8003816 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003814:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e017      	b.n	800385a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	3b01      	subs	r3, #1
 8003838:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	4013      	ands	r3, r2
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	429a      	cmp	r2, r3
 8003848:	bf0c      	ite	eq
 800384a:	2301      	moveq	r3, #1
 800384c:	2300      	movne	r3, #0
 800384e:	b2db      	uxtb	r3, r3
 8003850:	461a      	mov	r2, r3
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	429a      	cmp	r2, r3
 8003856:	d19b      	bne.n	8003790 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3720      	adds	r7, #32
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	2000014c 	.word	0x2000014c

08003868 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b08a      	sub	sp, #40	@ 0x28
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
 8003874:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003876:	2300      	movs	r3, #0
 8003878:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800387a:	f7fe f97b 	bl	8001b74 <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003882:	1a9b      	subs	r3, r3, r2
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	4413      	add	r3, r2
 8003888:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800388a:	f7fe f973 	bl	8001b74 <HAL_GetTick>
 800388e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	330c      	adds	r3, #12
 8003896:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003898:	4b3d      	ldr	r3, [pc, #244]	@ (8003990 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	4613      	mov	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	4413      	add	r3, r2
 80038a2:	00da      	lsls	r2, r3, #3
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	0d1b      	lsrs	r3, r3, #20
 80038a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038aa:	fb02 f303 	mul.w	r3, r2, r3
 80038ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80038b0:	e060      	b.n	8003974 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80038b8:	d107      	bne.n	80038ca <SPI_WaitFifoStateUntilTimeout+0x62>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d104      	bne.n	80038ca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80038c8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d0:	d050      	beq.n	8003974 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038d2:	f7fe f94f 	bl	8001b74 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	6a3b      	ldr	r3, [r7, #32]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038de:	429a      	cmp	r2, r3
 80038e0:	d902      	bls.n	80038e8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d13d      	bne.n	8003964 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003900:	d111      	bne.n	8003926 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800390a:	d004      	beq.n	8003916 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003914:	d107      	bne.n	8003926 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003924:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800392e:	d10f      	bne.n	8003950 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800394e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e010      	b.n	8003986 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800396a:	2300      	movs	r3, #0
 800396c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	3b01      	subs	r3, #1
 8003972:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	4013      	ands	r3, r2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	429a      	cmp	r2, r3
 8003982:	d196      	bne.n	80038b2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3728      	adds	r7, #40	@ 0x28
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	2000014c 	.word	0x2000014c

08003994 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af02      	add	r7, sp, #8
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f7ff ff5b 	bl	8003868 <SPI_WaitFifoStateUntilTimeout>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d007      	beq.n	80039c8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039bc:	f043 0220 	orr.w	r2, r3, #32
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e027      	b.n	8003a18 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	9300      	str	r3, [sp, #0]
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	2200      	movs	r2, #0
 80039d0:	2180      	movs	r1, #128	@ 0x80
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f7ff fec0 	bl	8003758 <SPI_WaitFlagStateUntilTimeout>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d007      	beq.n	80039ee <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e2:	f043 0220 	orr.w	r2, r3, #32
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e014      	b.n	8003a18 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	9300      	str	r3, [sp, #0]
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f7ff ff34 	bl	8003868 <SPI_WaitFifoStateUntilTimeout>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d007      	beq.n	8003a16 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a0a:	f043 0220 	orr.w	r2, r3, #32
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e000      	b.n	8003a18 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <malloc>:
 8003a20:	4b02      	ldr	r3, [pc, #8]	@ (8003a2c <malloc+0xc>)
 8003a22:	4601      	mov	r1, r0
 8003a24:	6818      	ldr	r0, [r3, #0]
 8003a26:	f000 b82d 	b.w	8003a84 <_malloc_r>
 8003a2a:	bf00      	nop
 8003a2c:	20000164 	.word	0x20000164

08003a30 <free>:
 8003a30:	4b02      	ldr	r3, [pc, #8]	@ (8003a3c <free+0xc>)
 8003a32:	4601      	mov	r1, r0
 8003a34:	6818      	ldr	r0, [r3, #0]
 8003a36:	f000 ba97 	b.w	8003f68 <_free_r>
 8003a3a:	bf00      	nop
 8003a3c:	20000164 	.word	0x20000164

08003a40 <sbrk_aligned>:
 8003a40:	b570      	push	{r4, r5, r6, lr}
 8003a42:	4e0f      	ldr	r6, [pc, #60]	@ (8003a80 <sbrk_aligned+0x40>)
 8003a44:	460c      	mov	r4, r1
 8003a46:	6831      	ldr	r1, [r6, #0]
 8003a48:	4605      	mov	r5, r0
 8003a4a:	b911      	cbnz	r1, 8003a52 <sbrk_aligned+0x12>
 8003a4c:	f000 fa2e 	bl	8003eac <_sbrk_r>
 8003a50:	6030      	str	r0, [r6, #0]
 8003a52:	4621      	mov	r1, r4
 8003a54:	4628      	mov	r0, r5
 8003a56:	f000 fa29 	bl	8003eac <_sbrk_r>
 8003a5a:	1c43      	adds	r3, r0, #1
 8003a5c:	d103      	bne.n	8003a66 <sbrk_aligned+0x26>
 8003a5e:	f04f 34ff 	mov.w	r4, #4294967295
 8003a62:	4620      	mov	r0, r4
 8003a64:	bd70      	pop	{r4, r5, r6, pc}
 8003a66:	1cc4      	adds	r4, r0, #3
 8003a68:	f024 0403 	bic.w	r4, r4, #3
 8003a6c:	42a0      	cmp	r0, r4
 8003a6e:	d0f8      	beq.n	8003a62 <sbrk_aligned+0x22>
 8003a70:	1a21      	subs	r1, r4, r0
 8003a72:	4628      	mov	r0, r5
 8003a74:	f000 fa1a 	bl	8003eac <_sbrk_r>
 8003a78:	3001      	adds	r0, #1
 8003a7a:	d1f2      	bne.n	8003a62 <sbrk_aligned+0x22>
 8003a7c:	e7ef      	b.n	8003a5e <sbrk_aligned+0x1e>
 8003a7e:	bf00      	nop
 8003a80:	2000036c 	.word	0x2000036c

08003a84 <_malloc_r>:
 8003a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a88:	1ccd      	adds	r5, r1, #3
 8003a8a:	f025 0503 	bic.w	r5, r5, #3
 8003a8e:	3508      	adds	r5, #8
 8003a90:	2d0c      	cmp	r5, #12
 8003a92:	bf38      	it	cc
 8003a94:	250c      	movcc	r5, #12
 8003a96:	2d00      	cmp	r5, #0
 8003a98:	4606      	mov	r6, r0
 8003a9a:	db01      	blt.n	8003aa0 <_malloc_r+0x1c>
 8003a9c:	42a9      	cmp	r1, r5
 8003a9e:	d904      	bls.n	8003aaa <_malloc_r+0x26>
 8003aa0:	230c      	movs	r3, #12
 8003aa2:	6033      	str	r3, [r6, #0]
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003aaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b80 <_malloc_r+0xfc>
 8003aae:	f000 f869 	bl	8003b84 <__malloc_lock>
 8003ab2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ab6:	461c      	mov	r4, r3
 8003ab8:	bb44      	cbnz	r4, 8003b0c <_malloc_r+0x88>
 8003aba:	4629      	mov	r1, r5
 8003abc:	4630      	mov	r0, r6
 8003abe:	f7ff ffbf 	bl	8003a40 <sbrk_aligned>
 8003ac2:	1c43      	adds	r3, r0, #1
 8003ac4:	4604      	mov	r4, r0
 8003ac6:	d158      	bne.n	8003b7a <_malloc_r+0xf6>
 8003ac8:	f8d8 4000 	ldr.w	r4, [r8]
 8003acc:	4627      	mov	r7, r4
 8003ace:	2f00      	cmp	r7, #0
 8003ad0:	d143      	bne.n	8003b5a <_malloc_r+0xd6>
 8003ad2:	2c00      	cmp	r4, #0
 8003ad4:	d04b      	beq.n	8003b6e <_malloc_r+0xea>
 8003ad6:	6823      	ldr	r3, [r4, #0]
 8003ad8:	4639      	mov	r1, r7
 8003ada:	4630      	mov	r0, r6
 8003adc:	eb04 0903 	add.w	r9, r4, r3
 8003ae0:	f000 f9e4 	bl	8003eac <_sbrk_r>
 8003ae4:	4581      	cmp	r9, r0
 8003ae6:	d142      	bne.n	8003b6e <_malloc_r+0xea>
 8003ae8:	6821      	ldr	r1, [r4, #0]
 8003aea:	1a6d      	subs	r5, r5, r1
 8003aec:	4629      	mov	r1, r5
 8003aee:	4630      	mov	r0, r6
 8003af0:	f7ff ffa6 	bl	8003a40 <sbrk_aligned>
 8003af4:	3001      	adds	r0, #1
 8003af6:	d03a      	beq.n	8003b6e <_malloc_r+0xea>
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	442b      	add	r3, r5
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	f8d8 3000 	ldr.w	r3, [r8]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	bb62      	cbnz	r2, 8003b60 <_malloc_r+0xdc>
 8003b06:	f8c8 7000 	str.w	r7, [r8]
 8003b0a:	e00f      	b.n	8003b2c <_malloc_r+0xa8>
 8003b0c:	6822      	ldr	r2, [r4, #0]
 8003b0e:	1b52      	subs	r2, r2, r5
 8003b10:	d420      	bmi.n	8003b54 <_malloc_r+0xd0>
 8003b12:	2a0b      	cmp	r2, #11
 8003b14:	d917      	bls.n	8003b46 <_malloc_r+0xc2>
 8003b16:	1961      	adds	r1, r4, r5
 8003b18:	42a3      	cmp	r3, r4
 8003b1a:	6025      	str	r5, [r4, #0]
 8003b1c:	bf18      	it	ne
 8003b1e:	6059      	strne	r1, [r3, #4]
 8003b20:	6863      	ldr	r3, [r4, #4]
 8003b22:	bf08      	it	eq
 8003b24:	f8c8 1000 	streq.w	r1, [r8]
 8003b28:	5162      	str	r2, [r4, r5]
 8003b2a:	604b      	str	r3, [r1, #4]
 8003b2c:	4630      	mov	r0, r6
 8003b2e:	f000 f82f 	bl	8003b90 <__malloc_unlock>
 8003b32:	f104 000b 	add.w	r0, r4, #11
 8003b36:	1d23      	adds	r3, r4, #4
 8003b38:	f020 0007 	bic.w	r0, r0, #7
 8003b3c:	1ac2      	subs	r2, r0, r3
 8003b3e:	bf1c      	itt	ne
 8003b40:	1a1b      	subne	r3, r3, r0
 8003b42:	50a3      	strne	r3, [r4, r2]
 8003b44:	e7af      	b.n	8003aa6 <_malloc_r+0x22>
 8003b46:	6862      	ldr	r2, [r4, #4]
 8003b48:	42a3      	cmp	r3, r4
 8003b4a:	bf0c      	ite	eq
 8003b4c:	f8c8 2000 	streq.w	r2, [r8]
 8003b50:	605a      	strne	r2, [r3, #4]
 8003b52:	e7eb      	b.n	8003b2c <_malloc_r+0xa8>
 8003b54:	4623      	mov	r3, r4
 8003b56:	6864      	ldr	r4, [r4, #4]
 8003b58:	e7ae      	b.n	8003ab8 <_malloc_r+0x34>
 8003b5a:	463c      	mov	r4, r7
 8003b5c:	687f      	ldr	r7, [r7, #4]
 8003b5e:	e7b6      	b.n	8003ace <_malloc_r+0x4a>
 8003b60:	461a      	mov	r2, r3
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	42a3      	cmp	r3, r4
 8003b66:	d1fb      	bne.n	8003b60 <_malloc_r+0xdc>
 8003b68:	2300      	movs	r3, #0
 8003b6a:	6053      	str	r3, [r2, #4]
 8003b6c:	e7de      	b.n	8003b2c <_malloc_r+0xa8>
 8003b6e:	230c      	movs	r3, #12
 8003b70:	6033      	str	r3, [r6, #0]
 8003b72:	4630      	mov	r0, r6
 8003b74:	f000 f80c 	bl	8003b90 <__malloc_unlock>
 8003b78:	e794      	b.n	8003aa4 <_malloc_r+0x20>
 8003b7a:	6005      	str	r5, [r0, #0]
 8003b7c:	e7d6      	b.n	8003b2c <_malloc_r+0xa8>
 8003b7e:	bf00      	nop
 8003b80:	20000370 	.word	0x20000370

08003b84 <__malloc_lock>:
 8003b84:	4801      	ldr	r0, [pc, #4]	@ (8003b8c <__malloc_lock+0x8>)
 8003b86:	f000 b9de 	b.w	8003f46 <__retarget_lock_acquire_recursive>
 8003b8a:	bf00      	nop
 8003b8c:	200004b4 	.word	0x200004b4

08003b90 <__malloc_unlock>:
 8003b90:	4801      	ldr	r0, [pc, #4]	@ (8003b98 <__malloc_unlock+0x8>)
 8003b92:	f000 b9d9 	b.w	8003f48 <__retarget_lock_release_recursive>
 8003b96:	bf00      	nop
 8003b98:	200004b4 	.word	0x200004b4

08003b9c <std>:
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	b510      	push	{r4, lr}
 8003ba0:	4604      	mov	r4, r0
 8003ba2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ba6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003baa:	6083      	str	r3, [r0, #8]
 8003bac:	8181      	strh	r1, [r0, #12]
 8003bae:	6643      	str	r3, [r0, #100]	@ 0x64
 8003bb0:	81c2      	strh	r2, [r0, #14]
 8003bb2:	6183      	str	r3, [r0, #24]
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	2208      	movs	r2, #8
 8003bb8:	305c      	adds	r0, #92	@ 0x5c
 8003bba:	f000 f93a 	bl	8003e32 <memset>
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf4 <std+0x58>)
 8003bc0:	6263      	str	r3, [r4, #36]	@ 0x24
 8003bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003bf8 <std+0x5c>)
 8003bc4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bfc <std+0x60>)
 8003bc8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003bca:	4b0d      	ldr	r3, [pc, #52]	@ (8003c00 <std+0x64>)
 8003bcc:	6323      	str	r3, [r4, #48]	@ 0x30
 8003bce:	4b0d      	ldr	r3, [pc, #52]	@ (8003c04 <std+0x68>)
 8003bd0:	6224      	str	r4, [r4, #32]
 8003bd2:	429c      	cmp	r4, r3
 8003bd4:	d006      	beq.n	8003be4 <std+0x48>
 8003bd6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003bda:	4294      	cmp	r4, r2
 8003bdc:	d002      	beq.n	8003be4 <std+0x48>
 8003bde:	33d0      	adds	r3, #208	@ 0xd0
 8003be0:	429c      	cmp	r4, r3
 8003be2:	d105      	bne.n	8003bf0 <std+0x54>
 8003be4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bec:	f000 b9aa 	b.w	8003f44 <__retarget_lock_init_recursive>
 8003bf0:	bd10      	pop	{r4, pc}
 8003bf2:	bf00      	nop
 8003bf4:	08003dad 	.word	0x08003dad
 8003bf8:	08003dcf 	.word	0x08003dcf
 8003bfc:	08003e07 	.word	0x08003e07
 8003c00:	08003e2b 	.word	0x08003e2b
 8003c04:	20000374 	.word	0x20000374

08003c08 <stdio_exit_handler>:
 8003c08:	4a02      	ldr	r2, [pc, #8]	@ (8003c14 <stdio_exit_handler+0xc>)
 8003c0a:	4903      	ldr	r1, [pc, #12]	@ (8003c18 <stdio_exit_handler+0x10>)
 8003c0c:	4803      	ldr	r0, [pc, #12]	@ (8003c1c <stdio_exit_handler+0x14>)
 8003c0e:	f000 b869 	b.w	8003ce4 <_fwalk_sglue>
 8003c12:	bf00      	nop
 8003c14:	20000158 	.word	0x20000158
 8003c18:	08004955 	.word	0x08004955
 8003c1c:	20000168 	.word	0x20000168

08003c20 <cleanup_stdio>:
 8003c20:	6841      	ldr	r1, [r0, #4]
 8003c22:	4b0c      	ldr	r3, [pc, #48]	@ (8003c54 <cleanup_stdio+0x34>)
 8003c24:	4299      	cmp	r1, r3
 8003c26:	b510      	push	{r4, lr}
 8003c28:	4604      	mov	r4, r0
 8003c2a:	d001      	beq.n	8003c30 <cleanup_stdio+0x10>
 8003c2c:	f000 fe92 	bl	8004954 <_fflush_r>
 8003c30:	68a1      	ldr	r1, [r4, #8]
 8003c32:	4b09      	ldr	r3, [pc, #36]	@ (8003c58 <cleanup_stdio+0x38>)
 8003c34:	4299      	cmp	r1, r3
 8003c36:	d002      	beq.n	8003c3e <cleanup_stdio+0x1e>
 8003c38:	4620      	mov	r0, r4
 8003c3a:	f000 fe8b 	bl	8004954 <_fflush_r>
 8003c3e:	68e1      	ldr	r1, [r4, #12]
 8003c40:	4b06      	ldr	r3, [pc, #24]	@ (8003c5c <cleanup_stdio+0x3c>)
 8003c42:	4299      	cmp	r1, r3
 8003c44:	d004      	beq.n	8003c50 <cleanup_stdio+0x30>
 8003c46:	4620      	mov	r0, r4
 8003c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c4c:	f000 be82 	b.w	8004954 <_fflush_r>
 8003c50:	bd10      	pop	{r4, pc}
 8003c52:	bf00      	nop
 8003c54:	20000374 	.word	0x20000374
 8003c58:	200003dc 	.word	0x200003dc
 8003c5c:	20000444 	.word	0x20000444

08003c60 <global_stdio_init.part.0>:
 8003c60:	b510      	push	{r4, lr}
 8003c62:	4b0b      	ldr	r3, [pc, #44]	@ (8003c90 <global_stdio_init.part.0+0x30>)
 8003c64:	4c0b      	ldr	r4, [pc, #44]	@ (8003c94 <global_stdio_init.part.0+0x34>)
 8003c66:	4a0c      	ldr	r2, [pc, #48]	@ (8003c98 <global_stdio_init.part.0+0x38>)
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	2104      	movs	r1, #4
 8003c70:	f7ff ff94 	bl	8003b9c <std>
 8003c74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003c78:	2201      	movs	r2, #1
 8003c7a:	2109      	movs	r1, #9
 8003c7c:	f7ff ff8e 	bl	8003b9c <std>
 8003c80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003c84:	2202      	movs	r2, #2
 8003c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c8a:	2112      	movs	r1, #18
 8003c8c:	f7ff bf86 	b.w	8003b9c <std>
 8003c90:	200004ac 	.word	0x200004ac
 8003c94:	20000374 	.word	0x20000374
 8003c98:	08003c09 	.word	0x08003c09

08003c9c <__sfp_lock_acquire>:
 8003c9c:	4801      	ldr	r0, [pc, #4]	@ (8003ca4 <__sfp_lock_acquire+0x8>)
 8003c9e:	f000 b952 	b.w	8003f46 <__retarget_lock_acquire_recursive>
 8003ca2:	bf00      	nop
 8003ca4:	200004b5 	.word	0x200004b5

08003ca8 <__sfp_lock_release>:
 8003ca8:	4801      	ldr	r0, [pc, #4]	@ (8003cb0 <__sfp_lock_release+0x8>)
 8003caa:	f000 b94d 	b.w	8003f48 <__retarget_lock_release_recursive>
 8003cae:	bf00      	nop
 8003cb0:	200004b5 	.word	0x200004b5

08003cb4 <__sinit>:
 8003cb4:	b510      	push	{r4, lr}
 8003cb6:	4604      	mov	r4, r0
 8003cb8:	f7ff fff0 	bl	8003c9c <__sfp_lock_acquire>
 8003cbc:	6a23      	ldr	r3, [r4, #32]
 8003cbe:	b11b      	cbz	r3, 8003cc8 <__sinit+0x14>
 8003cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cc4:	f7ff bff0 	b.w	8003ca8 <__sfp_lock_release>
 8003cc8:	4b04      	ldr	r3, [pc, #16]	@ (8003cdc <__sinit+0x28>)
 8003cca:	6223      	str	r3, [r4, #32]
 8003ccc:	4b04      	ldr	r3, [pc, #16]	@ (8003ce0 <__sinit+0x2c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f5      	bne.n	8003cc0 <__sinit+0xc>
 8003cd4:	f7ff ffc4 	bl	8003c60 <global_stdio_init.part.0>
 8003cd8:	e7f2      	b.n	8003cc0 <__sinit+0xc>
 8003cda:	bf00      	nop
 8003cdc:	08003c21 	.word	0x08003c21
 8003ce0:	200004ac 	.word	0x200004ac

08003ce4 <_fwalk_sglue>:
 8003ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ce8:	4607      	mov	r7, r0
 8003cea:	4688      	mov	r8, r1
 8003cec:	4614      	mov	r4, r2
 8003cee:	2600      	movs	r6, #0
 8003cf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003cf4:	f1b9 0901 	subs.w	r9, r9, #1
 8003cf8:	d505      	bpl.n	8003d06 <_fwalk_sglue+0x22>
 8003cfa:	6824      	ldr	r4, [r4, #0]
 8003cfc:	2c00      	cmp	r4, #0
 8003cfe:	d1f7      	bne.n	8003cf0 <_fwalk_sglue+0xc>
 8003d00:	4630      	mov	r0, r6
 8003d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d06:	89ab      	ldrh	r3, [r5, #12]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d907      	bls.n	8003d1c <_fwalk_sglue+0x38>
 8003d0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d10:	3301      	adds	r3, #1
 8003d12:	d003      	beq.n	8003d1c <_fwalk_sglue+0x38>
 8003d14:	4629      	mov	r1, r5
 8003d16:	4638      	mov	r0, r7
 8003d18:	47c0      	blx	r8
 8003d1a:	4306      	orrs	r6, r0
 8003d1c:	3568      	adds	r5, #104	@ 0x68
 8003d1e:	e7e9      	b.n	8003cf4 <_fwalk_sglue+0x10>

08003d20 <iprintf>:
 8003d20:	b40f      	push	{r0, r1, r2, r3}
 8003d22:	b507      	push	{r0, r1, r2, lr}
 8003d24:	4906      	ldr	r1, [pc, #24]	@ (8003d40 <iprintf+0x20>)
 8003d26:	ab04      	add	r3, sp, #16
 8003d28:	6808      	ldr	r0, [r1, #0]
 8003d2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d2e:	6881      	ldr	r1, [r0, #8]
 8003d30:	9301      	str	r3, [sp, #4]
 8003d32:	f000 fae5 	bl	8004300 <_vfiprintf_r>
 8003d36:	b003      	add	sp, #12
 8003d38:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d3c:	b004      	add	sp, #16
 8003d3e:	4770      	bx	lr
 8003d40:	20000164 	.word	0x20000164

08003d44 <sniprintf>:
 8003d44:	b40c      	push	{r2, r3}
 8003d46:	b530      	push	{r4, r5, lr}
 8003d48:	4b17      	ldr	r3, [pc, #92]	@ (8003da8 <sniprintf+0x64>)
 8003d4a:	1e0c      	subs	r4, r1, #0
 8003d4c:	681d      	ldr	r5, [r3, #0]
 8003d4e:	b09d      	sub	sp, #116	@ 0x74
 8003d50:	da08      	bge.n	8003d64 <sniprintf+0x20>
 8003d52:	238b      	movs	r3, #139	@ 0x8b
 8003d54:	602b      	str	r3, [r5, #0]
 8003d56:	f04f 30ff 	mov.w	r0, #4294967295
 8003d5a:	b01d      	add	sp, #116	@ 0x74
 8003d5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d60:	b002      	add	sp, #8
 8003d62:	4770      	bx	lr
 8003d64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003d68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003d6c:	bf14      	ite	ne
 8003d6e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003d72:	4623      	moveq	r3, r4
 8003d74:	9304      	str	r3, [sp, #16]
 8003d76:	9307      	str	r3, [sp, #28]
 8003d78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003d7c:	9002      	str	r0, [sp, #8]
 8003d7e:	9006      	str	r0, [sp, #24]
 8003d80:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003d84:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003d86:	ab21      	add	r3, sp, #132	@ 0x84
 8003d88:	a902      	add	r1, sp, #8
 8003d8a:	4628      	mov	r0, r5
 8003d8c:	9301      	str	r3, [sp, #4]
 8003d8e:	f000 f991 	bl	80040b4 <_svfiprintf_r>
 8003d92:	1c43      	adds	r3, r0, #1
 8003d94:	bfbc      	itt	lt
 8003d96:	238b      	movlt	r3, #139	@ 0x8b
 8003d98:	602b      	strlt	r3, [r5, #0]
 8003d9a:	2c00      	cmp	r4, #0
 8003d9c:	d0dd      	beq.n	8003d5a <sniprintf+0x16>
 8003d9e:	9b02      	ldr	r3, [sp, #8]
 8003da0:	2200      	movs	r2, #0
 8003da2:	701a      	strb	r2, [r3, #0]
 8003da4:	e7d9      	b.n	8003d5a <sniprintf+0x16>
 8003da6:	bf00      	nop
 8003da8:	20000164 	.word	0x20000164

08003dac <__sread>:
 8003dac:	b510      	push	{r4, lr}
 8003dae:	460c      	mov	r4, r1
 8003db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003db4:	f000 f868 	bl	8003e88 <_read_r>
 8003db8:	2800      	cmp	r0, #0
 8003dba:	bfab      	itete	ge
 8003dbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003dbe:	89a3      	ldrhlt	r3, [r4, #12]
 8003dc0:	181b      	addge	r3, r3, r0
 8003dc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003dc6:	bfac      	ite	ge
 8003dc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003dca:	81a3      	strhlt	r3, [r4, #12]
 8003dcc:	bd10      	pop	{r4, pc}

08003dce <__swrite>:
 8003dce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dd2:	461f      	mov	r7, r3
 8003dd4:	898b      	ldrh	r3, [r1, #12]
 8003dd6:	05db      	lsls	r3, r3, #23
 8003dd8:	4605      	mov	r5, r0
 8003dda:	460c      	mov	r4, r1
 8003ddc:	4616      	mov	r6, r2
 8003dde:	d505      	bpl.n	8003dec <__swrite+0x1e>
 8003de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003de4:	2302      	movs	r3, #2
 8003de6:	2200      	movs	r2, #0
 8003de8:	f000 f83c 	bl	8003e64 <_lseek_r>
 8003dec:	89a3      	ldrh	r3, [r4, #12]
 8003dee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003df2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003df6:	81a3      	strh	r3, [r4, #12]
 8003df8:	4632      	mov	r2, r6
 8003dfa:	463b      	mov	r3, r7
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e02:	f000 b863 	b.w	8003ecc <_write_r>

08003e06 <__sseek>:
 8003e06:	b510      	push	{r4, lr}
 8003e08:	460c      	mov	r4, r1
 8003e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e0e:	f000 f829 	bl	8003e64 <_lseek_r>
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	89a3      	ldrh	r3, [r4, #12]
 8003e16:	bf15      	itete	ne
 8003e18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e22:	81a3      	strheq	r3, [r4, #12]
 8003e24:	bf18      	it	ne
 8003e26:	81a3      	strhne	r3, [r4, #12]
 8003e28:	bd10      	pop	{r4, pc}

08003e2a <__sclose>:
 8003e2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e2e:	f000 b809 	b.w	8003e44 <_close_r>

08003e32 <memset>:
 8003e32:	4402      	add	r2, r0
 8003e34:	4603      	mov	r3, r0
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d100      	bne.n	8003e3c <memset+0xa>
 8003e3a:	4770      	bx	lr
 8003e3c:	f803 1b01 	strb.w	r1, [r3], #1
 8003e40:	e7f9      	b.n	8003e36 <memset+0x4>
	...

08003e44 <_close_r>:
 8003e44:	b538      	push	{r3, r4, r5, lr}
 8003e46:	4d06      	ldr	r5, [pc, #24]	@ (8003e60 <_close_r+0x1c>)
 8003e48:	2300      	movs	r3, #0
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	4608      	mov	r0, r1
 8003e4e:	602b      	str	r3, [r5, #0]
 8003e50:	f7fd fd94 	bl	800197c <_close>
 8003e54:	1c43      	adds	r3, r0, #1
 8003e56:	d102      	bne.n	8003e5e <_close_r+0x1a>
 8003e58:	682b      	ldr	r3, [r5, #0]
 8003e5a:	b103      	cbz	r3, 8003e5e <_close_r+0x1a>
 8003e5c:	6023      	str	r3, [r4, #0]
 8003e5e:	bd38      	pop	{r3, r4, r5, pc}
 8003e60:	200004b0 	.word	0x200004b0

08003e64 <_lseek_r>:
 8003e64:	b538      	push	{r3, r4, r5, lr}
 8003e66:	4d07      	ldr	r5, [pc, #28]	@ (8003e84 <_lseek_r+0x20>)
 8003e68:	4604      	mov	r4, r0
 8003e6a:	4608      	mov	r0, r1
 8003e6c:	4611      	mov	r1, r2
 8003e6e:	2200      	movs	r2, #0
 8003e70:	602a      	str	r2, [r5, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	f7fd fda9 	bl	80019ca <_lseek>
 8003e78:	1c43      	adds	r3, r0, #1
 8003e7a:	d102      	bne.n	8003e82 <_lseek_r+0x1e>
 8003e7c:	682b      	ldr	r3, [r5, #0]
 8003e7e:	b103      	cbz	r3, 8003e82 <_lseek_r+0x1e>
 8003e80:	6023      	str	r3, [r4, #0]
 8003e82:	bd38      	pop	{r3, r4, r5, pc}
 8003e84:	200004b0 	.word	0x200004b0

08003e88 <_read_r>:
 8003e88:	b538      	push	{r3, r4, r5, lr}
 8003e8a:	4d07      	ldr	r5, [pc, #28]	@ (8003ea8 <_read_r+0x20>)
 8003e8c:	4604      	mov	r4, r0
 8003e8e:	4608      	mov	r0, r1
 8003e90:	4611      	mov	r1, r2
 8003e92:	2200      	movs	r2, #0
 8003e94:	602a      	str	r2, [r5, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	f7fd fd26 	bl	80018e8 <_read>
 8003e9c:	1c43      	adds	r3, r0, #1
 8003e9e:	d102      	bne.n	8003ea6 <_read_r+0x1e>
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	b103      	cbz	r3, 8003ea6 <_read_r+0x1e>
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	bd38      	pop	{r3, r4, r5, pc}
 8003ea8:	200004b0 	.word	0x200004b0

08003eac <_sbrk_r>:
 8003eac:	b538      	push	{r3, r4, r5, lr}
 8003eae:	4d06      	ldr	r5, [pc, #24]	@ (8003ec8 <_sbrk_r+0x1c>)
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	4604      	mov	r4, r0
 8003eb4:	4608      	mov	r0, r1
 8003eb6:	602b      	str	r3, [r5, #0]
 8003eb8:	f7fd fd34 	bl	8001924 <_sbrk>
 8003ebc:	1c43      	adds	r3, r0, #1
 8003ebe:	d102      	bne.n	8003ec6 <_sbrk_r+0x1a>
 8003ec0:	682b      	ldr	r3, [r5, #0]
 8003ec2:	b103      	cbz	r3, 8003ec6 <_sbrk_r+0x1a>
 8003ec4:	6023      	str	r3, [r4, #0]
 8003ec6:	bd38      	pop	{r3, r4, r5, pc}
 8003ec8:	200004b0 	.word	0x200004b0

08003ecc <_write_r>:
 8003ecc:	b538      	push	{r3, r4, r5, lr}
 8003ece:	4d07      	ldr	r5, [pc, #28]	@ (8003eec <_write_r+0x20>)
 8003ed0:	4604      	mov	r4, r0
 8003ed2:	4608      	mov	r0, r1
 8003ed4:	4611      	mov	r1, r2
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	602a      	str	r2, [r5, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	f7fd f963 	bl	80011a6 <_write>
 8003ee0:	1c43      	adds	r3, r0, #1
 8003ee2:	d102      	bne.n	8003eea <_write_r+0x1e>
 8003ee4:	682b      	ldr	r3, [r5, #0]
 8003ee6:	b103      	cbz	r3, 8003eea <_write_r+0x1e>
 8003ee8:	6023      	str	r3, [r4, #0]
 8003eea:	bd38      	pop	{r3, r4, r5, pc}
 8003eec:	200004b0 	.word	0x200004b0

08003ef0 <__errno>:
 8003ef0:	4b01      	ldr	r3, [pc, #4]	@ (8003ef8 <__errno+0x8>)
 8003ef2:	6818      	ldr	r0, [r3, #0]
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	20000164 	.word	0x20000164

08003efc <__libc_init_array>:
 8003efc:	b570      	push	{r4, r5, r6, lr}
 8003efe:	4d0d      	ldr	r5, [pc, #52]	@ (8003f34 <__libc_init_array+0x38>)
 8003f00:	4c0d      	ldr	r4, [pc, #52]	@ (8003f38 <__libc_init_array+0x3c>)
 8003f02:	1b64      	subs	r4, r4, r5
 8003f04:	10a4      	asrs	r4, r4, #2
 8003f06:	2600      	movs	r6, #0
 8003f08:	42a6      	cmp	r6, r4
 8003f0a:	d109      	bne.n	8003f20 <__libc_init_array+0x24>
 8003f0c:	4d0b      	ldr	r5, [pc, #44]	@ (8003f3c <__libc_init_array+0x40>)
 8003f0e:	4c0c      	ldr	r4, [pc, #48]	@ (8003f40 <__libc_init_array+0x44>)
 8003f10:	f000 feb0 	bl	8004c74 <_init>
 8003f14:	1b64      	subs	r4, r4, r5
 8003f16:	10a4      	asrs	r4, r4, #2
 8003f18:	2600      	movs	r6, #0
 8003f1a:	42a6      	cmp	r6, r4
 8003f1c:	d105      	bne.n	8003f2a <__libc_init_array+0x2e>
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}
 8003f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f24:	4798      	blx	r3
 8003f26:	3601      	adds	r6, #1
 8003f28:	e7ee      	b.n	8003f08 <__libc_init_array+0xc>
 8003f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f2e:	4798      	blx	r3
 8003f30:	3601      	adds	r6, #1
 8003f32:	e7f2      	b.n	8003f1a <__libc_init_array+0x1e>
 8003f34:	08004d44 	.word	0x08004d44
 8003f38:	08004d44 	.word	0x08004d44
 8003f3c:	08004d44 	.word	0x08004d44
 8003f40:	08004d48 	.word	0x08004d48

08003f44 <__retarget_lock_init_recursive>:
 8003f44:	4770      	bx	lr

08003f46 <__retarget_lock_acquire_recursive>:
 8003f46:	4770      	bx	lr

08003f48 <__retarget_lock_release_recursive>:
 8003f48:	4770      	bx	lr

08003f4a <memcpy>:
 8003f4a:	440a      	add	r2, r1
 8003f4c:	4291      	cmp	r1, r2
 8003f4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f52:	d100      	bne.n	8003f56 <memcpy+0xc>
 8003f54:	4770      	bx	lr
 8003f56:	b510      	push	{r4, lr}
 8003f58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f60:	4291      	cmp	r1, r2
 8003f62:	d1f9      	bne.n	8003f58 <memcpy+0xe>
 8003f64:	bd10      	pop	{r4, pc}
	...

08003f68 <_free_r>:
 8003f68:	b538      	push	{r3, r4, r5, lr}
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	2900      	cmp	r1, #0
 8003f6e:	d041      	beq.n	8003ff4 <_free_r+0x8c>
 8003f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f74:	1f0c      	subs	r4, r1, #4
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	bfb8      	it	lt
 8003f7a:	18e4      	addlt	r4, r4, r3
 8003f7c:	f7ff fe02 	bl	8003b84 <__malloc_lock>
 8003f80:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff8 <_free_r+0x90>)
 8003f82:	6813      	ldr	r3, [r2, #0]
 8003f84:	b933      	cbnz	r3, 8003f94 <_free_r+0x2c>
 8003f86:	6063      	str	r3, [r4, #4]
 8003f88:	6014      	str	r4, [r2, #0]
 8003f8a:	4628      	mov	r0, r5
 8003f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f90:	f7ff bdfe 	b.w	8003b90 <__malloc_unlock>
 8003f94:	42a3      	cmp	r3, r4
 8003f96:	d908      	bls.n	8003faa <_free_r+0x42>
 8003f98:	6820      	ldr	r0, [r4, #0]
 8003f9a:	1821      	adds	r1, r4, r0
 8003f9c:	428b      	cmp	r3, r1
 8003f9e:	bf01      	itttt	eq
 8003fa0:	6819      	ldreq	r1, [r3, #0]
 8003fa2:	685b      	ldreq	r3, [r3, #4]
 8003fa4:	1809      	addeq	r1, r1, r0
 8003fa6:	6021      	streq	r1, [r4, #0]
 8003fa8:	e7ed      	b.n	8003f86 <_free_r+0x1e>
 8003faa:	461a      	mov	r2, r3
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	b10b      	cbz	r3, 8003fb4 <_free_r+0x4c>
 8003fb0:	42a3      	cmp	r3, r4
 8003fb2:	d9fa      	bls.n	8003faa <_free_r+0x42>
 8003fb4:	6811      	ldr	r1, [r2, #0]
 8003fb6:	1850      	adds	r0, r2, r1
 8003fb8:	42a0      	cmp	r0, r4
 8003fba:	d10b      	bne.n	8003fd4 <_free_r+0x6c>
 8003fbc:	6820      	ldr	r0, [r4, #0]
 8003fbe:	4401      	add	r1, r0
 8003fc0:	1850      	adds	r0, r2, r1
 8003fc2:	4283      	cmp	r3, r0
 8003fc4:	6011      	str	r1, [r2, #0]
 8003fc6:	d1e0      	bne.n	8003f8a <_free_r+0x22>
 8003fc8:	6818      	ldr	r0, [r3, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	6053      	str	r3, [r2, #4]
 8003fce:	4408      	add	r0, r1
 8003fd0:	6010      	str	r0, [r2, #0]
 8003fd2:	e7da      	b.n	8003f8a <_free_r+0x22>
 8003fd4:	d902      	bls.n	8003fdc <_free_r+0x74>
 8003fd6:	230c      	movs	r3, #12
 8003fd8:	602b      	str	r3, [r5, #0]
 8003fda:	e7d6      	b.n	8003f8a <_free_r+0x22>
 8003fdc:	6820      	ldr	r0, [r4, #0]
 8003fde:	1821      	adds	r1, r4, r0
 8003fe0:	428b      	cmp	r3, r1
 8003fe2:	bf04      	itt	eq
 8003fe4:	6819      	ldreq	r1, [r3, #0]
 8003fe6:	685b      	ldreq	r3, [r3, #4]
 8003fe8:	6063      	str	r3, [r4, #4]
 8003fea:	bf04      	itt	eq
 8003fec:	1809      	addeq	r1, r1, r0
 8003fee:	6021      	streq	r1, [r4, #0]
 8003ff0:	6054      	str	r4, [r2, #4]
 8003ff2:	e7ca      	b.n	8003f8a <_free_r+0x22>
 8003ff4:	bd38      	pop	{r3, r4, r5, pc}
 8003ff6:	bf00      	nop
 8003ff8:	20000370 	.word	0x20000370

08003ffc <__ssputs_r>:
 8003ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004000:	688e      	ldr	r6, [r1, #8]
 8004002:	461f      	mov	r7, r3
 8004004:	42be      	cmp	r6, r7
 8004006:	680b      	ldr	r3, [r1, #0]
 8004008:	4682      	mov	sl, r0
 800400a:	460c      	mov	r4, r1
 800400c:	4690      	mov	r8, r2
 800400e:	d82d      	bhi.n	800406c <__ssputs_r+0x70>
 8004010:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004014:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004018:	d026      	beq.n	8004068 <__ssputs_r+0x6c>
 800401a:	6965      	ldr	r5, [r4, #20]
 800401c:	6909      	ldr	r1, [r1, #16]
 800401e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004022:	eba3 0901 	sub.w	r9, r3, r1
 8004026:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800402a:	1c7b      	adds	r3, r7, #1
 800402c:	444b      	add	r3, r9
 800402e:	106d      	asrs	r5, r5, #1
 8004030:	429d      	cmp	r5, r3
 8004032:	bf38      	it	cc
 8004034:	461d      	movcc	r5, r3
 8004036:	0553      	lsls	r3, r2, #21
 8004038:	d527      	bpl.n	800408a <__ssputs_r+0x8e>
 800403a:	4629      	mov	r1, r5
 800403c:	f7ff fd22 	bl	8003a84 <_malloc_r>
 8004040:	4606      	mov	r6, r0
 8004042:	b360      	cbz	r0, 800409e <__ssputs_r+0xa2>
 8004044:	6921      	ldr	r1, [r4, #16]
 8004046:	464a      	mov	r2, r9
 8004048:	f7ff ff7f 	bl	8003f4a <memcpy>
 800404c:	89a3      	ldrh	r3, [r4, #12]
 800404e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004052:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004056:	81a3      	strh	r3, [r4, #12]
 8004058:	6126      	str	r6, [r4, #16]
 800405a:	6165      	str	r5, [r4, #20]
 800405c:	444e      	add	r6, r9
 800405e:	eba5 0509 	sub.w	r5, r5, r9
 8004062:	6026      	str	r6, [r4, #0]
 8004064:	60a5      	str	r5, [r4, #8]
 8004066:	463e      	mov	r6, r7
 8004068:	42be      	cmp	r6, r7
 800406a:	d900      	bls.n	800406e <__ssputs_r+0x72>
 800406c:	463e      	mov	r6, r7
 800406e:	6820      	ldr	r0, [r4, #0]
 8004070:	4632      	mov	r2, r6
 8004072:	4641      	mov	r1, r8
 8004074:	f000 fd2a 	bl	8004acc <memmove>
 8004078:	68a3      	ldr	r3, [r4, #8]
 800407a:	1b9b      	subs	r3, r3, r6
 800407c:	60a3      	str	r3, [r4, #8]
 800407e:	6823      	ldr	r3, [r4, #0]
 8004080:	4433      	add	r3, r6
 8004082:	6023      	str	r3, [r4, #0]
 8004084:	2000      	movs	r0, #0
 8004086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800408a:	462a      	mov	r2, r5
 800408c:	f000 fd38 	bl	8004b00 <_realloc_r>
 8004090:	4606      	mov	r6, r0
 8004092:	2800      	cmp	r0, #0
 8004094:	d1e0      	bne.n	8004058 <__ssputs_r+0x5c>
 8004096:	6921      	ldr	r1, [r4, #16]
 8004098:	4650      	mov	r0, sl
 800409a:	f7ff ff65 	bl	8003f68 <_free_r>
 800409e:	230c      	movs	r3, #12
 80040a0:	f8ca 3000 	str.w	r3, [sl]
 80040a4:	89a3      	ldrh	r3, [r4, #12]
 80040a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040aa:	81a3      	strh	r3, [r4, #12]
 80040ac:	f04f 30ff 	mov.w	r0, #4294967295
 80040b0:	e7e9      	b.n	8004086 <__ssputs_r+0x8a>
	...

080040b4 <_svfiprintf_r>:
 80040b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b8:	4698      	mov	r8, r3
 80040ba:	898b      	ldrh	r3, [r1, #12]
 80040bc:	061b      	lsls	r3, r3, #24
 80040be:	b09d      	sub	sp, #116	@ 0x74
 80040c0:	4607      	mov	r7, r0
 80040c2:	460d      	mov	r5, r1
 80040c4:	4614      	mov	r4, r2
 80040c6:	d510      	bpl.n	80040ea <_svfiprintf_r+0x36>
 80040c8:	690b      	ldr	r3, [r1, #16]
 80040ca:	b973      	cbnz	r3, 80040ea <_svfiprintf_r+0x36>
 80040cc:	2140      	movs	r1, #64	@ 0x40
 80040ce:	f7ff fcd9 	bl	8003a84 <_malloc_r>
 80040d2:	6028      	str	r0, [r5, #0]
 80040d4:	6128      	str	r0, [r5, #16]
 80040d6:	b930      	cbnz	r0, 80040e6 <_svfiprintf_r+0x32>
 80040d8:	230c      	movs	r3, #12
 80040da:	603b      	str	r3, [r7, #0]
 80040dc:	f04f 30ff 	mov.w	r0, #4294967295
 80040e0:	b01d      	add	sp, #116	@ 0x74
 80040e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e6:	2340      	movs	r3, #64	@ 0x40
 80040e8:	616b      	str	r3, [r5, #20]
 80040ea:	2300      	movs	r3, #0
 80040ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80040ee:	2320      	movs	r3, #32
 80040f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80040f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80040f8:	2330      	movs	r3, #48	@ 0x30
 80040fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004298 <_svfiprintf_r+0x1e4>
 80040fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004102:	f04f 0901 	mov.w	r9, #1
 8004106:	4623      	mov	r3, r4
 8004108:	469a      	mov	sl, r3
 800410a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800410e:	b10a      	cbz	r2, 8004114 <_svfiprintf_r+0x60>
 8004110:	2a25      	cmp	r2, #37	@ 0x25
 8004112:	d1f9      	bne.n	8004108 <_svfiprintf_r+0x54>
 8004114:	ebba 0b04 	subs.w	fp, sl, r4
 8004118:	d00b      	beq.n	8004132 <_svfiprintf_r+0x7e>
 800411a:	465b      	mov	r3, fp
 800411c:	4622      	mov	r2, r4
 800411e:	4629      	mov	r1, r5
 8004120:	4638      	mov	r0, r7
 8004122:	f7ff ff6b 	bl	8003ffc <__ssputs_r>
 8004126:	3001      	adds	r0, #1
 8004128:	f000 80a7 	beq.w	800427a <_svfiprintf_r+0x1c6>
 800412c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800412e:	445a      	add	r2, fp
 8004130:	9209      	str	r2, [sp, #36]	@ 0x24
 8004132:	f89a 3000 	ldrb.w	r3, [sl]
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 809f 	beq.w	800427a <_svfiprintf_r+0x1c6>
 800413c:	2300      	movs	r3, #0
 800413e:	f04f 32ff 	mov.w	r2, #4294967295
 8004142:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004146:	f10a 0a01 	add.w	sl, sl, #1
 800414a:	9304      	str	r3, [sp, #16]
 800414c:	9307      	str	r3, [sp, #28]
 800414e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004152:	931a      	str	r3, [sp, #104]	@ 0x68
 8004154:	4654      	mov	r4, sl
 8004156:	2205      	movs	r2, #5
 8004158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800415c:	484e      	ldr	r0, [pc, #312]	@ (8004298 <_svfiprintf_r+0x1e4>)
 800415e:	f7fc f837 	bl	80001d0 <memchr>
 8004162:	9a04      	ldr	r2, [sp, #16]
 8004164:	b9d8      	cbnz	r0, 800419e <_svfiprintf_r+0xea>
 8004166:	06d0      	lsls	r0, r2, #27
 8004168:	bf44      	itt	mi
 800416a:	2320      	movmi	r3, #32
 800416c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004170:	0711      	lsls	r1, r2, #28
 8004172:	bf44      	itt	mi
 8004174:	232b      	movmi	r3, #43	@ 0x2b
 8004176:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800417a:	f89a 3000 	ldrb.w	r3, [sl]
 800417e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004180:	d015      	beq.n	80041ae <_svfiprintf_r+0xfa>
 8004182:	9a07      	ldr	r2, [sp, #28]
 8004184:	4654      	mov	r4, sl
 8004186:	2000      	movs	r0, #0
 8004188:	f04f 0c0a 	mov.w	ip, #10
 800418c:	4621      	mov	r1, r4
 800418e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004192:	3b30      	subs	r3, #48	@ 0x30
 8004194:	2b09      	cmp	r3, #9
 8004196:	d94b      	bls.n	8004230 <_svfiprintf_r+0x17c>
 8004198:	b1b0      	cbz	r0, 80041c8 <_svfiprintf_r+0x114>
 800419a:	9207      	str	r2, [sp, #28]
 800419c:	e014      	b.n	80041c8 <_svfiprintf_r+0x114>
 800419e:	eba0 0308 	sub.w	r3, r0, r8
 80041a2:	fa09 f303 	lsl.w	r3, r9, r3
 80041a6:	4313      	orrs	r3, r2
 80041a8:	9304      	str	r3, [sp, #16]
 80041aa:	46a2      	mov	sl, r4
 80041ac:	e7d2      	b.n	8004154 <_svfiprintf_r+0xa0>
 80041ae:	9b03      	ldr	r3, [sp, #12]
 80041b0:	1d19      	adds	r1, r3, #4
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	9103      	str	r1, [sp, #12]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	bfbb      	ittet	lt
 80041ba:	425b      	neglt	r3, r3
 80041bc:	f042 0202 	orrlt.w	r2, r2, #2
 80041c0:	9307      	strge	r3, [sp, #28]
 80041c2:	9307      	strlt	r3, [sp, #28]
 80041c4:	bfb8      	it	lt
 80041c6:	9204      	strlt	r2, [sp, #16]
 80041c8:	7823      	ldrb	r3, [r4, #0]
 80041ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80041cc:	d10a      	bne.n	80041e4 <_svfiprintf_r+0x130>
 80041ce:	7863      	ldrb	r3, [r4, #1]
 80041d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80041d2:	d132      	bne.n	800423a <_svfiprintf_r+0x186>
 80041d4:	9b03      	ldr	r3, [sp, #12]
 80041d6:	1d1a      	adds	r2, r3, #4
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	9203      	str	r2, [sp, #12]
 80041dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041e0:	3402      	adds	r4, #2
 80041e2:	9305      	str	r3, [sp, #20]
 80041e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80042a8 <_svfiprintf_r+0x1f4>
 80041e8:	7821      	ldrb	r1, [r4, #0]
 80041ea:	2203      	movs	r2, #3
 80041ec:	4650      	mov	r0, sl
 80041ee:	f7fb ffef 	bl	80001d0 <memchr>
 80041f2:	b138      	cbz	r0, 8004204 <_svfiprintf_r+0x150>
 80041f4:	9b04      	ldr	r3, [sp, #16]
 80041f6:	eba0 000a 	sub.w	r0, r0, sl
 80041fa:	2240      	movs	r2, #64	@ 0x40
 80041fc:	4082      	lsls	r2, r0
 80041fe:	4313      	orrs	r3, r2
 8004200:	3401      	adds	r4, #1
 8004202:	9304      	str	r3, [sp, #16]
 8004204:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004208:	4824      	ldr	r0, [pc, #144]	@ (800429c <_svfiprintf_r+0x1e8>)
 800420a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800420e:	2206      	movs	r2, #6
 8004210:	f7fb ffde 	bl	80001d0 <memchr>
 8004214:	2800      	cmp	r0, #0
 8004216:	d036      	beq.n	8004286 <_svfiprintf_r+0x1d2>
 8004218:	4b21      	ldr	r3, [pc, #132]	@ (80042a0 <_svfiprintf_r+0x1ec>)
 800421a:	bb1b      	cbnz	r3, 8004264 <_svfiprintf_r+0x1b0>
 800421c:	9b03      	ldr	r3, [sp, #12]
 800421e:	3307      	adds	r3, #7
 8004220:	f023 0307 	bic.w	r3, r3, #7
 8004224:	3308      	adds	r3, #8
 8004226:	9303      	str	r3, [sp, #12]
 8004228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800422a:	4433      	add	r3, r6
 800422c:	9309      	str	r3, [sp, #36]	@ 0x24
 800422e:	e76a      	b.n	8004106 <_svfiprintf_r+0x52>
 8004230:	fb0c 3202 	mla	r2, ip, r2, r3
 8004234:	460c      	mov	r4, r1
 8004236:	2001      	movs	r0, #1
 8004238:	e7a8      	b.n	800418c <_svfiprintf_r+0xd8>
 800423a:	2300      	movs	r3, #0
 800423c:	3401      	adds	r4, #1
 800423e:	9305      	str	r3, [sp, #20]
 8004240:	4619      	mov	r1, r3
 8004242:	f04f 0c0a 	mov.w	ip, #10
 8004246:	4620      	mov	r0, r4
 8004248:	f810 2b01 	ldrb.w	r2, [r0], #1
 800424c:	3a30      	subs	r2, #48	@ 0x30
 800424e:	2a09      	cmp	r2, #9
 8004250:	d903      	bls.n	800425a <_svfiprintf_r+0x1a6>
 8004252:	2b00      	cmp	r3, #0
 8004254:	d0c6      	beq.n	80041e4 <_svfiprintf_r+0x130>
 8004256:	9105      	str	r1, [sp, #20]
 8004258:	e7c4      	b.n	80041e4 <_svfiprintf_r+0x130>
 800425a:	fb0c 2101 	mla	r1, ip, r1, r2
 800425e:	4604      	mov	r4, r0
 8004260:	2301      	movs	r3, #1
 8004262:	e7f0      	b.n	8004246 <_svfiprintf_r+0x192>
 8004264:	ab03      	add	r3, sp, #12
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	462a      	mov	r2, r5
 800426a:	4b0e      	ldr	r3, [pc, #56]	@ (80042a4 <_svfiprintf_r+0x1f0>)
 800426c:	a904      	add	r1, sp, #16
 800426e:	4638      	mov	r0, r7
 8004270:	f3af 8000 	nop.w
 8004274:	1c42      	adds	r2, r0, #1
 8004276:	4606      	mov	r6, r0
 8004278:	d1d6      	bne.n	8004228 <_svfiprintf_r+0x174>
 800427a:	89ab      	ldrh	r3, [r5, #12]
 800427c:	065b      	lsls	r3, r3, #25
 800427e:	f53f af2d 	bmi.w	80040dc <_svfiprintf_r+0x28>
 8004282:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004284:	e72c      	b.n	80040e0 <_svfiprintf_r+0x2c>
 8004286:	ab03      	add	r3, sp, #12
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	462a      	mov	r2, r5
 800428c:	4b05      	ldr	r3, [pc, #20]	@ (80042a4 <_svfiprintf_r+0x1f0>)
 800428e:	a904      	add	r1, sp, #16
 8004290:	4638      	mov	r0, r7
 8004292:	f000 f9bb 	bl	800460c <_printf_i>
 8004296:	e7ed      	b.n	8004274 <_svfiprintf_r+0x1c0>
 8004298:	08004d08 	.word	0x08004d08
 800429c:	08004d12 	.word	0x08004d12
 80042a0:	00000000 	.word	0x00000000
 80042a4:	08003ffd 	.word	0x08003ffd
 80042a8:	08004d0e 	.word	0x08004d0e

080042ac <__sfputc_r>:
 80042ac:	6893      	ldr	r3, [r2, #8]
 80042ae:	3b01      	subs	r3, #1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	b410      	push	{r4}
 80042b4:	6093      	str	r3, [r2, #8]
 80042b6:	da08      	bge.n	80042ca <__sfputc_r+0x1e>
 80042b8:	6994      	ldr	r4, [r2, #24]
 80042ba:	42a3      	cmp	r3, r4
 80042bc:	db01      	blt.n	80042c2 <__sfputc_r+0x16>
 80042be:	290a      	cmp	r1, #10
 80042c0:	d103      	bne.n	80042ca <__sfputc_r+0x1e>
 80042c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042c6:	f000 bb6d 	b.w	80049a4 <__swbuf_r>
 80042ca:	6813      	ldr	r3, [r2, #0]
 80042cc:	1c58      	adds	r0, r3, #1
 80042ce:	6010      	str	r0, [r2, #0]
 80042d0:	7019      	strb	r1, [r3, #0]
 80042d2:	4608      	mov	r0, r1
 80042d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042d8:	4770      	bx	lr

080042da <__sfputs_r>:
 80042da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042dc:	4606      	mov	r6, r0
 80042de:	460f      	mov	r7, r1
 80042e0:	4614      	mov	r4, r2
 80042e2:	18d5      	adds	r5, r2, r3
 80042e4:	42ac      	cmp	r4, r5
 80042e6:	d101      	bne.n	80042ec <__sfputs_r+0x12>
 80042e8:	2000      	movs	r0, #0
 80042ea:	e007      	b.n	80042fc <__sfputs_r+0x22>
 80042ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042f0:	463a      	mov	r2, r7
 80042f2:	4630      	mov	r0, r6
 80042f4:	f7ff ffda 	bl	80042ac <__sfputc_r>
 80042f8:	1c43      	adds	r3, r0, #1
 80042fa:	d1f3      	bne.n	80042e4 <__sfputs_r+0xa>
 80042fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004300 <_vfiprintf_r>:
 8004300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004304:	460d      	mov	r5, r1
 8004306:	b09d      	sub	sp, #116	@ 0x74
 8004308:	4614      	mov	r4, r2
 800430a:	4698      	mov	r8, r3
 800430c:	4606      	mov	r6, r0
 800430e:	b118      	cbz	r0, 8004318 <_vfiprintf_r+0x18>
 8004310:	6a03      	ldr	r3, [r0, #32]
 8004312:	b90b      	cbnz	r3, 8004318 <_vfiprintf_r+0x18>
 8004314:	f7ff fcce 	bl	8003cb4 <__sinit>
 8004318:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800431a:	07d9      	lsls	r1, r3, #31
 800431c:	d405      	bmi.n	800432a <_vfiprintf_r+0x2a>
 800431e:	89ab      	ldrh	r3, [r5, #12]
 8004320:	059a      	lsls	r2, r3, #22
 8004322:	d402      	bmi.n	800432a <_vfiprintf_r+0x2a>
 8004324:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004326:	f7ff fe0e 	bl	8003f46 <__retarget_lock_acquire_recursive>
 800432a:	89ab      	ldrh	r3, [r5, #12]
 800432c:	071b      	lsls	r3, r3, #28
 800432e:	d501      	bpl.n	8004334 <_vfiprintf_r+0x34>
 8004330:	692b      	ldr	r3, [r5, #16]
 8004332:	b99b      	cbnz	r3, 800435c <_vfiprintf_r+0x5c>
 8004334:	4629      	mov	r1, r5
 8004336:	4630      	mov	r0, r6
 8004338:	f000 fb72 	bl	8004a20 <__swsetup_r>
 800433c:	b170      	cbz	r0, 800435c <_vfiprintf_r+0x5c>
 800433e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004340:	07dc      	lsls	r4, r3, #31
 8004342:	d504      	bpl.n	800434e <_vfiprintf_r+0x4e>
 8004344:	f04f 30ff 	mov.w	r0, #4294967295
 8004348:	b01d      	add	sp, #116	@ 0x74
 800434a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800434e:	89ab      	ldrh	r3, [r5, #12]
 8004350:	0598      	lsls	r0, r3, #22
 8004352:	d4f7      	bmi.n	8004344 <_vfiprintf_r+0x44>
 8004354:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004356:	f7ff fdf7 	bl	8003f48 <__retarget_lock_release_recursive>
 800435a:	e7f3      	b.n	8004344 <_vfiprintf_r+0x44>
 800435c:	2300      	movs	r3, #0
 800435e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004360:	2320      	movs	r3, #32
 8004362:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004366:	f8cd 800c 	str.w	r8, [sp, #12]
 800436a:	2330      	movs	r3, #48	@ 0x30
 800436c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800451c <_vfiprintf_r+0x21c>
 8004370:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004374:	f04f 0901 	mov.w	r9, #1
 8004378:	4623      	mov	r3, r4
 800437a:	469a      	mov	sl, r3
 800437c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004380:	b10a      	cbz	r2, 8004386 <_vfiprintf_r+0x86>
 8004382:	2a25      	cmp	r2, #37	@ 0x25
 8004384:	d1f9      	bne.n	800437a <_vfiprintf_r+0x7a>
 8004386:	ebba 0b04 	subs.w	fp, sl, r4
 800438a:	d00b      	beq.n	80043a4 <_vfiprintf_r+0xa4>
 800438c:	465b      	mov	r3, fp
 800438e:	4622      	mov	r2, r4
 8004390:	4629      	mov	r1, r5
 8004392:	4630      	mov	r0, r6
 8004394:	f7ff ffa1 	bl	80042da <__sfputs_r>
 8004398:	3001      	adds	r0, #1
 800439a:	f000 80a7 	beq.w	80044ec <_vfiprintf_r+0x1ec>
 800439e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80043a0:	445a      	add	r2, fp
 80043a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80043a4:	f89a 3000 	ldrb.w	r3, [sl]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f000 809f 	beq.w	80044ec <_vfiprintf_r+0x1ec>
 80043ae:	2300      	movs	r3, #0
 80043b0:	f04f 32ff 	mov.w	r2, #4294967295
 80043b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043b8:	f10a 0a01 	add.w	sl, sl, #1
 80043bc:	9304      	str	r3, [sp, #16]
 80043be:	9307      	str	r3, [sp, #28]
 80043c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80043c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80043c6:	4654      	mov	r4, sl
 80043c8:	2205      	movs	r2, #5
 80043ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043ce:	4853      	ldr	r0, [pc, #332]	@ (800451c <_vfiprintf_r+0x21c>)
 80043d0:	f7fb fefe 	bl	80001d0 <memchr>
 80043d4:	9a04      	ldr	r2, [sp, #16]
 80043d6:	b9d8      	cbnz	r0, 8004410 <_vfiprintf_r+0x110>
 80043d8:	06d1      	lsls	r1, r2, #27
 80043da:	bf44      	itt	mi
 80043dc:	2320      	movmi	r3, #32
 80043de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043e2:	0713      	lsls	r3, r2, #28
 80043e4:	bf44      	itt	mi
 80043e6:	232b      	movmi	r3, #43	@ 0x2b
 80043e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043ec:	f89a 3000 	ldrb.w	r3, [sl]
 80043f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80043f2:	d015      	beq.n	8004420 <_vfiprintf_r+0x120>
 80043f4:	9a07      	ldr	r2, [sp, #28]
 80043f6:	4654      	mov	r4, sl
 80043f8:	2000      	movs	r0, #0
 80043fa:	f04f 0c0a 	mov.w	ip, #10
 80043fe:	4621      	mov	r1, r4
 8004400:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004404:	3b30      	subs	r3, #48	@ 0x30
 8004406:	2b09      	cmp	r3, #9
 8004408:	d94b      	bls.n	80044a2 <_vfiprintf_r+0x1a2>
 800440a:	b1b0      	cbz	r0, 800443a <_vfiprintf_r+0x13a>
 800440c:	9207      	str	r2, [sp, #28]
 800440e:	e014      	b.n	800443a <_vfiprintf_r+0x13a>
 8004410:	eba0 0308 	sub.w	r3, r0, r8
 8004414:	fa09 f303 	lsl.w	r3, r9, r3
 8004418:	4313      	orrs	r3, r2
 800441a:	9304      	str	r3, [sp, #16]
 800441c:	46a2      	mov	sl, r4
 800441e:	e7d2      	b.n	80043c6 <_vfiprintf_r+0xc6>
 8004420:	9b03      	ldr	r3, [sp, #12]
 8004422:	1d19      	adds	r1, r3, #4
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	9103      	str	r1, [sp, #12]
 8004428:	2b00      	cmp	r3, #0
 800442a:	bfbb      	ittet	lt
 800442c:	425b      	neglt	r3, r3
 800442e:	f042 0202 	orrlt.w	r2, r2, #2
 8004432:	9307      	strge	r3, [sp, #28]
 8004434:	9307      	strlt	r3, [sp, #28]
 8004436:	bfb8      	it	lt
 8004438:	9204      	strlt	r2, [sp, #16]
 800443a:	7823      	ldrb	r3, [r4, #0]
 800443c:	2b2e      	cmp	r3, #46	@ 0x2e
 800443e:	d10a      	bne.n	8004456 <_vfiprintf_r+0x156>
 8004440:	7863      	ldrb	r3, [r4, #1]
 8004442:	2b2a      	cmp	r3, #42	@ 0x2a
 8004444:	d132      	bne.n	80044ac <_vfiprintf_r+0x1ac>
 8004446:	9b03      	ldr	r3, [sp, #12]
 8004448:	1d1a      	adds	r2, r3, #4
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	9203      	str	r2, [sp, #12]
 800444e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004452:	3402      	adds	r4, #2
 8004454:	9305      	str	r3, [sp, #20]
 8004456:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800452c <_vfiprintf_r+0x22c>
 800445a:	7821      	ldrb	r1, [r4, #0]
 800445c:	2203      	movs	r2, #3
 800445e:	4650      	mov	r0, sl
 8004460:	f7fb feb6 	bl	80001d0 <memchr>
 8004464:	b138      	cbz	r0, 8004476 <_vfiprintf_r+0x176>
 8004466:	9b04      	ldr	r3, [sp, #16]
 8004468:	eba0 000a 	sub.w	r0, r0, sl
 800446c:	2240      	movs	r2, #64	@ 0x40
 800446e:	4082      	lsls	r2, r0
 8004470:	4313      	orrs	r3, r2
 8004472:	3401      	adds	r4, #1
 8004474:	9304      	str	r3, [sp, #16]
 8004476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800447a:	4829      	ldr	r0, [pc, #164]	@ (8004520 <_vfiprintf_r+0x220>)
 800447c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004480:	2206      	movs	r2, #6
 8004482:	f7fb fea5 	bl	80001d0 <memchr>
 8004486:	2800      	cmp	r0, #0
 8004488:	d03f      	beq.n	800450a <_vfiprintf_r+0x20a>
 800448a:	4b26      	ldr	r3, [pc, #152]	@ (8004524 <_vfiprintf_r+0x224>)
 800448c:	bb1b      	cbnz	r3, 80044d6 <_vfiprintf_r+0x1d6>
 800448e:	9b03      	ldr	r3, [sp, #12]
 8004490:	3307      	adds	r3, #7
 8004492:	f023 0307 	bic.w	r3, r3, #7
 8004496:	3308      	adds	r3, #8
 8004498:	9303      	str	r3, [sp, #12]
 800449a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800449c:	443b      	add	r3, r7
 800449e:	9309      	str	r3, [sp, #36]	@ 0x24
 80044a0:	e76a      	b.n	8004378 <_vfiprintf_r+0x78>
 80044a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80044a6:	460c      	mov	r4, r1
 80044a8:	2001      	movs	r0, #1
 80044aa:	e7a8      	b.n	80043fe <_vfiprintf_r+0xfe>
 80044ac:	2300      	movs	r3, #0
 80044ae:	3401      	adds	r4, #1
 80044b0:	9305      	str	r3, [sp, #20]
 80044b2:	4619      	mov	r1, r3
 80044b4:	f04f 0c0a 	mov.w	ip, #10
 80044b8:	4620      	mov	r0, r4
 80044ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044be:	3a30      	subs	r2, #48	@ 0x30
 80044c0:	2a09      	cmp	r2, #9
 80044c2:	d903      	bls.n	80044cc <_vfiprintf_r+0x1cc>
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d0c6      	beq.n	8004456 <_vfiprintf_r+0x156>
 80044c8:	9105      	str	r1, [sp, #20]
 80044ca:	e7c4      	b.n	8004456 <_vfiprintf_r+0x156>
 80044cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80044d0:	4604      	mov	r4, r0
 80044d2:	2301      	movs	r3, #1
 80044d4:	e7f0      	b.n	80044b8 <_vfiprintf_r+0x1b8>
 80044d6:	ab03      	add	r3, sp, #12
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	462a      	mov	r2, r5
 80044dc:	4b12      	ldr	r3, [pc, #72]	@ (8004528 <_vfiprintf_r+0x228>)
 80044de:	a904      	add	r1, sp, #16
 80044e0:	4630      	mov	r0, r6
 80044e2:	f3af 8000 	nop.w
 80044e6:	4607      	mov	r7, r0
 80044e8:	1c78      	adds	r0, r7, #1
 80044ea:	d1d6      	bne.n	800449a <_vfiprintf_r+0x19a>
 80044ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80044ee:	07d9      	lsls	r1, r3, #31
 80044f0:	d405      	bmi.n	80044fe <_vfiprintf_r+0x1fe>
 80044f2:	89ab      	ldrh	r3, [r5, #12]
 80044f4:	059a      	lsls	r2, r3, #22
 80044f6:	d402      	bmi.n	80044fe <_vfiprintf_r+0x1fe>
 80044f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044fa:	f7ff fd25 	bl	8003f48 <__retarget_lock_release_recursive>
 80044fe:	89ab      	ldrh	r3, [r5, #12]
 8004500:	065b      	lsls	r3, r3, #25
 8004502:	f53f af1f 	bmi.w	8004344 <_vfiprintf_r+0x44>
 8004506:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004508:	e71e      	b.n	8004348 <_vfiprintf_r+0x48>
 800450a:	ab03      	add	r3, sp, #12
 800450c:	9300      	str	r3, [sp, #0]
 800450e:	462a      	mov	r2, r5
 8004510:	4b05      	ldr	r3, [pc, #20]	@ (8004528 <_vfiprintf_r+0x228>)
 8004512:	a904      	add	r1, sp, #16
 8004514:	4630      	mov	r0, r6
 8004516:	f000 f879 	bl	800460c <_printf_i>
 800451a:	e7e4      	b.n	80044e6 <_vfiprintf_r+0x1e6>
 800451c:	08004d08 	.word	0x08004d08
 8004520:	08004d12 	.word	0x08004d12
 8004524:	00000000 	.word	0x00000000
 8004528:	080042db 	.word	0x080042db
 800452c:	08004d0e 	.word	0x08004d0e

08004530 <_printf_common>:
 8004530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004534:	4616      	mov	r6, r2
 8004536:	4698      	mov	r8, r3
 8004538:	688a      	ldr	r2, [r1, #8]
 800453a:	690b      	ldr	r3, [r1, #16]
 800453c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004540:	4293      	cmp	r3, r2
 8004542:	bfb8      	it	lt
 8004544:	4613      	movlt	r3, r2
 8004546:	6033      	str	r3, [r6, #0]
 8004548:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800454c:	4607      	mov	r7, r0
 800454e:	460c      	mov	r4, r1
 8004550:	b10a      	cbz	r2, 8004556 <_printf_common+0x26>
 8004552:	3301      	adds	r3, #1
 8004554:	6033      	str	r3, [r6, #0]
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	0699      	lsls	r1, r3, #26
 800455a:	bf42      	ittt	mi
 800455c:	6833      	ldrmi	r3, [r6, #0]
 800455e:	3302      	addmi	r3, #2
 8004560:	6033      	strmi	r3, [r6, #0]
 8004562:	6825      	ldr	r5, [r4, #0]
 8004564:	f015 0506 	ands.w	r5, r5, #6
 8004568:	d106      	bne.n	8004578 <_printf_common+0x48>
 800456a:	f104 0a19 	add.w	sl, r4, #25
 800456e:	68e3      	ldr	r3, [r4, #12]
 8004570:	6832      	ldr	r2, [r6, #0]
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	42ab      	cmp	r3, r5
 8004576:	dc26      	bgt.n	80045c6 <_printf_common+0x96>
 8004578:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800457c:	6822      	ldr	r2, [r4, #0]
 800457e:	3b00      	subs	r3, #0
 8004580:	bf18      	it	ne
 8004582:	2301      	movne	r3, #1
 8004584:	0692      	lsls	r2, r2, #26
 8004586:	d42b      	bmi.n	80045e0 <_printf_common+0xb0>
 8004588:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800458c:	4641      	mov	r1, r8
 800458e:	4638      	mov	r0, r7
 8004590:	47c8      	blx	r9
 8004592:	3001      	adds	r0, #1
 8004594:	d01e      	beq.n	80045d4 <_printf_common+0xa4>
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	6922      	ldr	r2, [r4, #16]
 800459a:	f003 0306 	and.w	r3, r3, #6
 800459e:	2b04      	cmp	r3, #4
 80045a0:	bf02      	ittt	eq
 80045a2:	68e5      	ldreq	r5, [r4, #12]
 80045a4:	6833      	ldreq	r3, [r6, #0]
 80045a6:	1aed      	subeq	r5, r5, r3
 80045a8:	68a3      	ldr	r3, [r4, #8]
 80045aa:	bf0c      	ite	eq
 80045ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045b0:	2500      	movne	r5, #0
 80045b2:	4293      	cmp	r3, r2
 80045b4:	bfc4      	itt	gt
 80045b6:	1a9b      	subgt	r3, r3, r2
 80045b8:	18ed      	addgt	r5, r5, r3
 80045ba:	2600      	movs	r6, #0
 80045bc:	341a      	adds	r4, #26
 80045be:	42b5      	cmp	r5, r6
 80045c0:	d11a      	bne.n	80045f8 <_printf_common+0xc8>
 80045c2:	2000      	movs	r0, #0
 80045c4:	e008      	b.n	80045d8 <_printf_common+0xa8>
 80045c6:	2301      	movs	r3, #1
 80045c8:	4652      	mov	r2, sl
 80045ca:	4641      	mov	r1, r8
 80045cc:	4638      	mov	r0, r7
 80045ce:	47c8      	blx	r9
 80045d0:	3001      	adds	r0, #1
 80045d2:	d103      	bne.n	80045dc <_printf_common+0xac>
 80045d4:	f04f 30ff 	mov.w	r0, #4294967295
 80045d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045dc:	3501      	adds	r5, #1
 80045de:	e7c6      	b.n	800456e <_printf_common+0x3e>
 80045e0:	18e1      	adds	r1, r4, r3
 80045e2:	1c5a      	adds	r2, r3, #1
 80045e4:	2030      	movs	r0, #48	@ 0x30
 80045e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045ea:	4422      	add	r2, r4
 80045ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045f4:	3302      	adds	r3, #2
 80045f6:	e7c7      	b.n	8004588 <_printf_common+0x58>
 80045f8:	2301      	movs	r3, #1
 80045fa:	4622      	mov	r2, r4
 80045fc:	4641      	mov	r1, r8
 80045fe:	4638      	mov	r0, r7
 8004600:	47c8      	blx	r9
 8004602:	3001      	adds	r0, #1
 8004604:	d0e6      	beq.n	80045d4 <_printf_common+0xa4>
 8004606:	3601      	adds	r6, #1
 8004608:	e7d9      	b.n	80045be <_printf_common+0x8e>
	...

0800460c <_printf_i>:
 800460c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004610:	7e0f      	ldrb	r7, [r1, #24]
 8004612:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004614:	2f78      	cmp	r7, #120	@ 0x78
 8004616:	4691      	mov	r9, r2
 8004618:	4680      	mov	r8, r0
 800461a:	460c      	mov	r4, r1
 800461c:	469a      	mov	sl, r3
 800461e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004622:	d807      	bhi.n	8004634 <_printf_i+0x28>
 8004624:	2f62      	cmp	r7, #98	@ 0x62
 8004626:	d80a      	bhi.n	800463e <_printf_i+0x32>
 8004628:	2f00      	cmp	r7, #0
 800462a:	f000 80d2 	beq.w	80047d2 <_printf_i+0x1c6>
 800462e:	2f58      	cmp	r7, #88	@ 0x58
 8004630:	f000 80b9 	beq.w	80047a6 <_printf_i+0x19a>
 8004634:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004638:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800463c:	e03a      	b.n	80046b4 <_printf_i+0xa8>
 800463e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004642:	2b15      	cmp	r3, #21
 8004644:	d8f6      	bhi.n	8004634 <_printf_i+0x28>
 8004646:	a101      	add	r1, pc, #4	@ (adr r1, 800464c <_printf_i+0x40>)
 8004648:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800464c:	080046a5 	.word	0x080046a5
 8004650:	080046b9 	.word	0x080046b9
 8004654:	08004635 	.word	0x08004635
 8004658:	08004635 	.word	0x08004635
 800465c:	08004635 	.word	0x08004635
 8004660:	08004635 	.word	0x08004635
 8004664:	080046b9 	.word	0x080046b9
 8004668:	08004635 	.word	0x08004635
 800466c:	08004635 	.word	0x08004635
 8004670:	08004635 	.word	0x08004635
 8004674:	08004635 	.word	0x08004635
 8004678:	080047b9 	.word	0x080047b9
 800467c:	080046e3 	.word	0x080046e3
 8004680:	08004773 	.word	0x08004773
 8004684:	08004635 	.word	0x08004635
 8004688:	08004635 	.word	0x08004635
 800468c:	080047db 	.word	0x080047db
 8004690:	08004635 	.word	0x08004635
 8004694:	080046e3 	.word	0x080046e3
 8004698:	08004635 	.word	0x08004635
 800469c:	08004635 	.word	0x08004635
 80046a0:	0800477b 	.word	0x0800477b
 80046a4:	6833      	ldr	r3, [r6, #0]
 80046a6:	1d1a      	adds	r2, r3, #4
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6032      	str	r2, [r6, #0]
 80046ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80046b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046b4:	2301      	movs	r3, #1
 80046b6:	e09d      	b.n	80047f4 <_printf_i+0x1e8>
 80046b8:	6833      	ldr	r3, [r6, #0]
 80046ba:	6820      	ldr	r0, [r4, #0]
 80046bc:	1d19      	adds	r1, r3, #4
 80046be:	6031      	str	r1, [r6, #0]
 80046c0:	0606      	lsls	r6, r0, #24
 80046c2:	d501      	bpl.n	80046c8 <_printf_i+0xbc>
 80046c4:	681d      	ldr	r5, [r3, #0]
 80046c6:	e003      	b.n	80046d0 <_printf_i+0xc4>
 80046c8:	0645      	lsls	r5, r0, #25
 80046ca:	d5fb      	bpl.n	80046c4 <_printf_i+0xb8>
 80046cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80046d0:	2d00      	cmp	r5, #0
 80046d2:	da03      	bge.n	80046dc <_printf_i+0xd0>
 80046d4:	232d      	movs	r3, #45	@ 0x2d
 80046d6:	426d      	negs	r5, r5
 80046d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046dc:	4859      	ldr	r0, [pc, #356]	@ (8004844 <_printf_i+0x238>)
 80046de:	230a      	movs	r3, #10
 80046e0:	e011      	b.n	8004706 <_printf_i+0xfa>
 80046e2:	6821      	ldr	r1, [r4, #0]
 80046e4:	6833      	ldr	r3, [r6, #0]
 80046e6:	0608      	lsls	r0, r1, #24
 80046e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80046ec:	d402      	bmi.n	80046f4 <_printf_i+0xe8>
 80046ee:	0649      	lsls	r1, r1, #25
 80046f0:	bf48      	it	mi
 80046f2:	b2ad      	uxthmi	r5, r5
 80046f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80046f6:	4853      	ldr	r0, [pc, #332]	@ (8004844 <_printf_i+0x238>)
 80046f8:	6033      	str	r3, [r6, #0]
 80046fa:	bf14      	ite	ne
 80046fc:	230a      	movne	r3, #10
 80046fe:	2308      	moveq	r3, #8
 8004700:	2100      	movs	r1, #0
 8004702:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004706:	6866      	ldr	r6, [r4, #4]
 8004708:	60a6      	str	r6, [r4, #8]
 800470a:	2e00      	cmp	r6, #0
 800470c:	bfa2      	ittt	ge
 800470e:	6821      	ldrge	r1, [r4, #0]
 8004710:	f021 0104 	bicge.w	r1, r1, #4
 8004714:	6021      	strge	r1, [r4, #0]
 8004716:	b90d      	cbnz	r5, 800471c <_printf_i+0x110>
 8004718:	2e00      	cmp	r6, #0
 800471a:	d04b      	beq.n	80047b4 <_printf_i+0x1a8>
 800471c:	4616      	mov	r6, r2
 800471e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004722:	fb03 5711 	mls	r7, r3, r1, r5
 8004726:	5dc7      	ldrb	r7, [r0, r7]
 8004728:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800472c:	462f      	mov	r7, r5
 800472e:	42bb      	cmp	r3, r7
 8004730:	460d      	mov	r5, r1
 8004732:	d9f4      	bls.n	800471e <_printf_i+0x112>
 8004734:	2b08      	cmp	r3, #8
 8004736:	d10b      	bne.n	8004750 <_printf_i+0x144>
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	07df      	lsls	r7, r3, #31
 800473c:	d508      	bpl.n	8004750 <_printf_i+0x144>
 800473e:	6923      	ldr	r3, [r4, #16]
 8004740:	6861      	ldr	r1, [r4, #4]
 8004742:	4299      	cmp	r1, r3
 8004744:	bfde      	ittt	le
 8004746:	2330      	movle	r3, #48	@ 0x30
 8004748:	f806 3c01 	strble.w	r3, [r6, #-1]
 800474c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004750:	1b92      	subs	r2, r2, r6
 8004752:	6122      	str	r2, [r4, #16]
 8004754:	f8cd a000 	str.w	sl, [sp]
 8004758:	464b      	mov	r3, r9
 800475a:	aa03      	add	r2, sp, #12
 800475c:	4621      	mov	r1, r4
 800475e:	4640      	mov	r0, r8
 8004760:	f7ff fee6 	bl	8004530 <_printf_common>
 8004764:	3001      	adds	r0, #1
 8004766:	d14a      	bne.n	80047fe <_printf_i+0x1f2>
 8004768:	f04f 30ff 	mov.w	r0, #4294967295
 800476c:	b004      	add	sp, #16
 800476e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	f043 0320 	orr.w	r3, r3, #32
 8004778:	6023      	str	r3, [r4, #0]
 800477a:	4833      	ldr	r0, [pc, #204]	@ (8004848 <_printf_i+0x23c>)
 800477c:	2778      	movs	r7, #120	@ 0x78
 800477e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	6831      	ldr	r1, [r6, #0]
 8004786:	061f      	lsls	r7, r3, #24
 8004788:	f851 5b04 	ldr.w	r5, [r1], #4
 800478c:	d402      	bmi.n	8004794 <_printf_i+0x188>
 800478e:	065f      	lsls	r7, r3, #25
 8004790:	bf48      	it	mi
 8004792:	b2ad      	uxthmi	r5, r5
 8004794:	6031      	str	r1, [r6, #0]
 8004796:	07d9      	lsls	r1, r3, #31
 8004798:	bf44      	itt	mi
 800479a:	f043 0320 	orrmi.w	r3, r3, #32
 800479e:	6023      	strmi	r3, [r4, #0]
 80047a0:	b11d      	cbz	r5, 80047aa <_printf_i+0x19e>
 80047a2:	2310      	movs	r3, #16
 80047a4:	e7ac      	b.n	8004700 <_printf_i+0xf4>
 80047a6:	4827      	ldr	r0, [pc, #156]	@ (8004844 <_printf_i+0x238>)
 80047a8:	e7e9      	b.n	800477e <_printf_i+0x172>
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	f023 0320 	bic.w	r3, r3, #32
 80047b0:	6023      	str	r3, [r4, #0]
 80047b2:	e7f6      	b.n	80047a2 <_printf_i+0x196>
 80047b4:	4616      	mov	r6, r2
 80047b6:	e7bd      	b.n	8004734 <_printf_i+0x128>
 80047b8:	6833      	ldr	r3, [r6, #0]
 80047ba:	6825      	ldr	r5, [r4, #0]
 80047bc:	6961      	ldr	r1, [r4, #20]
 80047be:	1d18      	adds	r0, r3, #4
 80047c0:	6030      	str	r0, [r6, #0]
 80047c2:	062e      	lsls	r6, r5, #24
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	d501      	bpl.n	80047cc <_printf_i+0x1c0>
 80047c8:	6019      	str	r1, [r3, #0]
 80047ca:	e002      	b.n	80047d2 <_printf_i+0x1c6>
 80047cc:	0668      	lsls	r0, r5, #25
 80047ce:	d5fb      	bpl.n	80047c8 <_printf_i+0x1bc>
 80047d0:	8019      	strh	r1, [r3, #0]
 80047d2:	2300      	movs	r3, #0
 80047d4:	6123      	str	r3, [r4, #16]
 80047d6:	4616      	mov	r6, r2
 80047d8:	e7bc      	b.n	8004754 <_printf_i+0x148>
 80047da:	6833      	ldr	r3, [r6, #0]
 80047dc:	1d1a      	adds	r2, r3, #4
 80047de:	6032      	str	r2, [r6, #0]
 80047e0:	681e      	ldr	r6, [r3, #0]
 80047e2:	6862      	ldr	r2, [r4, #4]
 80047e4:	2100      	movs	r1, #0
 80047e6:	4630      	mov	r0, r6
 80047e8:	f7fb fcf2 	bl	80001d0 <memchr>
 80047ec:	b108      	cbz	r0, 80047f2 <_printf_i+0x1e6>
 80047ee:	1b80      	subs	r0, r0, r6
 80047f0:	6060      	str	r0, [r4, #4]
 80047f2:	6863      	ldr	r3, [r4, #4]
 80047f4:	6123      	str	r3, [r4, #16]
 80047f6:	2300      	movs	r3, #0
 80047f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047fc:	e7aa      	b.n	8004754 <_printf_i+0x148>
 80047fe:	6923      	ldr	r3, [r4, #16]
 8004800:	4632      	mov	r2, r6
 8004802:	4649      	mov	r1, r9
 8004804:	4640      	mov	r0, r8
 8004806:	47d0      	blx	sl
 8004808:	3001      	adds	r0, #1
 800480a:	d0ad      	beq.n	8004768 <_printf_i+0x15c>
 800480c:	6823      	ldr	r3, [r4, #0]
 800480e:	079b      	lsls	r3, r3, #30
 8004810:	d413      	bmi.n	800483a <_printf_i+0x22e>
 8004812:	68e0      	ldr	r0, [r4, #12]
 8004814:	9b03      	ldr	r3, [sp, #12]
 8004816:	4298      	cmp	r0, r3
 8004818:	bfb8      	it	lt
 800481a:	4618      	movlt	r0, r3
 800481c:	e7a6      	b.n	800476c <_printf_i+0x160>
 800481e:	2301      	movs	r3, #1
 8004820:	4632      	mov	r2, r6
 8004822:	4649      	mov	r1, r9
 8004824:	4640      	mov	r0, r8
 8004826:	47d0      	blx	sl
 8004828:	3001      	adds	r0, #1
 800482a:	d09d      	beq.n	8004768 <_printf_i+0x15c>
 800482c:	3501      	adds	r5, #1
 800482e:	68e3      	ldr	r3, [r4, #12]
 8004830:	9903      	ldr	r1, [sp, #12]
 8004832:	1a5b      	subs	r3, r3, r1
 8004834:	42ab      	cmp	r3, r5
 8004836:	dcf2      	bgt.n	800481e <_printf_i+0x212>
 8004838:	e7eb      	b.n	8004812 <_printf_i+0x206>
 800483a:	2500      	movs	r5, #0
 800483c:	f104 0619 	add.w	r6, r4, #25
 8004840:	e7f5      	b.n	800482e <_printf_i+0x222>
 8004842:	bf00      	nop
 8004844:	08004d19 	.word	0x08004d19
 8004848:	08004d2a 	.word	0x08004d2a

0800484c <__sflush_r>:
 800484c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004854:	0716      	lsls	r6, r2, #28
 8004856:	4605      	mov	r5, r0
 8004858:	460c      	mov	r4, r1
 800485a:	d454      	bmi.n	8004906 <__sflush_r+0xba>
 800485c:	684b      	ldr	r3, [r1, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	dc02      	bgt.n	8004868 <__sflush_r+0x1c>
 8004862:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004864:	2b00      	cmp	r3, #0
 8004866:	dd48      	ble.n	80048fa <__sflush_r+0xae>
 8004868:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800486a:	2e00      	cmp	r6, #0
 800486c:	d045      	beq.n	80048fa <__sflush_r+0xae>
 800486e:	2300      	movs	r3, #0
 8004870:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004874:	682f      	ldr	r7, [r5, #0]
 8004876:	6a21      	ldr	r1, [r4, #32]
 8004878:	602b      	str	r3, [r5, #0]
 800487a:	d030      	beq.n	80048de <__sflush_r+0x92>
 800487c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800487e:	89a3      	ldrh	r3, [r4, #12]
 8004880:	0759      	lsls	r1, r3, #29
 8004882:	d505      	bpl.n	8004890 <__sflush_r+0x44>
 8004884:	6863      	ldr	r3, [r4, #4]
 8004886:	1ad2      	subs	r2, r2, r3
 8004888:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800488a:	b10b      	cbz	r3, 8004890 <__sflush_r+0x44>
 800488c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800488e:	1ad2      	subs	r2, r2, r3
 8004890:	2300      	movs	r3, #0
 8004892:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004894:	6a21      	ldr	r1, [r4, #32]
 8004896:	4628      	mov	r0, r5
 8004898:	47b0      	blx	r6
 800489a:	1c43      	adds	r3, r0, #1
 800489c:	89a3      	ldrh	r3, [r4, #12]
 800489e:	d106      	bne.n	80048ae <__sflush_r+0x62>
 80048a0:	6829      	ldr	r1, [r5, #0]
 80048a2:	291d      	cmp	r1, #29
 80048a4:	d82b      	bhi.n	80048fe <__sflush_r+0xb2>
 80048a6:	4a2a      	ldr	r2, [pc, #168]	@ (8004950 <__sflush_r+0x104>)
 80048a8:	410a      	asrs	r2, r1
 80048aa:	07d6      	lsls	r6, r2, #31
 80048ac:	d427      	bmi.n	80048fe <__sflush_r+0xb2>
 80048ae:	2200      	movs	r2, #0
 80048b0:	6062      	str	r2, [r4, #4]
 80048b2:	04d9      	lsls	r1, r3, #19
 80048b4:	6922      	ldr	r2, [r4, #16]
 80048b6:	6022      	str	r2, [r4, #0]
 80048b8:	d504      	bpl.n	80048c4 <__sflush_r+0x78>
 80048ba:	1c42      	adds	r2, r0, #1
 80048bc:	d101      	bne.n	80048c2 <__sflush_r+0x76>
 80048be:	682b      	ldr	r3, [r5, #0]
 80048c0:	b903      	cbnz	r3, 80048c4 <__sflush_r+0x78>
 80048c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80048c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048c6:	602f      	str	r7, [r5, #0]
 80048c8:	b1b9      	cbz	r1, 80048fa <__sflush_r+0xae>
 80048ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048ce:	4299      	cmp	r1, r3
 80048d0:	d002      	beq.n	80048d8 <__sflush_r+0x8c>
 80048d2:	4628      	mov	r0, r5
 80048d4:	f7ff fb48 	bl	8003f68 <_free_r>
 80048d8:	2300      	movs	r3, #0
 80048da:	6363      	str	r3, [r4, #52]	@ 0x34
 80048dc:	e00d      	b.n	80048fa <__sflush_r+0xae>
 80048de:	2301      	movs	r3, #1
 80048e0:	4628      	mov	r0, r5
 80048e2:	47b0      	blx	r6
 80048e4:	4602      	mov	r2, r0
 80048e6:	1c50      	adds	r0, r2, #1
 80048e8:	d1c9      	bne.n	800487e <__sflush_r+0x32>
 80048ea:	682b      	ldr	r3, [r5, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d0c6      	beq.n	800487e <__sflush_r+0x32>
 80048f0:	2b1d      	cmp	r3, #29
 80048f2:	d001      	beq.n	80048f8 <__sflush_r+0xac>
 80048f4:	2b16      	cmp	r3, #22
 80048f6:	d11e      	bne.n	8004936 <__sflush_r+0xea>
 80048f8:	602f      	str	r7, [r5, #0]
 80048fa:	2000      	movs	r0, #0
 80048fc:	e022      	b.n	8004944 <__sflush_r+0xf8>
 80048fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004902:	b21b      	sxth	r3, r3
 8004904:	e01b      	b.n	800493e <__sflush_r+0xf2>
 8004906:	690f      	ldr	r7, [r1, #16]
 8004908:	2f00      	cmp	r7, #0
 800490a:	d0f6      	beq.n	80048fa <__sflush_r+0xae>
 800490c:	0793      	lsls	r3, r2, #30
 800490e:	680e      	ldr	r6, [r1, #0]
 8004910:	bf08      	it	eq
 8004912:	694b      	ldreq	r3, [r1, #20]
 8004914:	600f      	str	r7, [r1, #0]
 8004916:	bf18      	it	ne
 8004918:	2300      	movne	r3, #0
 800491a:	eba6 0807 	sub.w	r8, r6, r7
 800491e:	608b      	str	r3, [r1, #8]
 8004920:	f1b8 0f00 	cmp.w	r8, #0
 8004924:	dde9      	ble.n	80048fa <__sflush_r+0xae>
 8004926:	6a21      	ldr	r1, [r4, #32]
 8004928:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800492a:	4643      	mov	r3, r8
 800492c:	463a      	mov	r2, r7
 800492e:	4628      	mov	r0, r5
 8004930:	47b0      	blx	r6
 8004932:	2800      	cmp	r0, #0
 8004934:	dc08      	bgt.n	8004948 <__sflush_r+0xfc>
 8004936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800493a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800493e:	81a3      	strh	r3, [r4, #12]
 8004940:	f04f 30ff 	mov.w	r0, #4294967295
 8004944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004948:	4407      	add	r7, r0
 800494a:	eba8 0800 	sub.w	r8, r8, r0
 800494e:	e7e7      	b.n	8004920 <__sflush_r+0xd4>
 8004950:	dfbffffe 	.word	0xdfbffffe

08004954 <_fflush_r>:
 8004954:	b538      	push	{r3, r4, r5, lr}
 8004956:	690b      	ldr	r3, [r1, #16]
 8004958:	4605      	mov	r5, r0
 800495a:	460c      	mov	r4, r1
 800495c:	b913      	cbnz	r3, 8004964 <_fflush_r+0x10>
 800495e:	2500      	movs	r5, #0
 8004960:	4628      	mov	r0, r5
 8004962:	bd38      	pop	{r3, r4, r5, pc}
 8004964:	b118      	cbz	r0, 800496e <_fflush_r+0x1a>
 8004966:	6a03      	ldr	r3, [r0, #32]
 8004968:	b90b      	cbnz	r3, 800496e <_fflush_r+0x1a>
 800496a:	f7ff f9a3 	bl	8003cb4 <__sinit>
 800496e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0f3      	beq.n	800495e <_fflush_r+0xa>
 8004976:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004978:	07d0      	lsls	r0, r2, #31
 800497a:	d404      	bmi.n	8004986 <_fflush_r+0x32>
 800497c:	0599      	lsls	r1, r3, #22
 800497e:	d402      	bmi.n	8004986 <_fflush_r+0x32>
 8004980:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004982:	f7ff fae0 	bl	8003f46 <__retarget_lock_acquire_recursive>
 8004986:	4628      	mov	r0, r5
 8004988:	4621      	mov	r1, r4
 800498a:	f7ff ff5f 	bl	800484c <__sflush_r>
 800498e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004990:	07da      	lsls	r2, r3, #31
 8004992:	4605      	mov	r5, r0
 8004994:	d4e4      	bmi.n	8004960 <_fflush_r+0xc>
 8004996:	89a3      	ldrh	r3, [r4, #12]
 8004998:	059b      	lsls	r3, r3, #22
 800499a:	d4e1      	bmi.n	8004960 <_fflush_r+0xc>
 800499c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800499e:	f7ff fad3 	bl	8003f48 <__retarget_lock_release_recursive>
 80049a2:	e7dd      	b.n	8004960 <_fflush_r+0xc>

080049a4 <__swbuf_r>:
 80049a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049a6:	460e      	mov	r6, r1
 80049a8:	4614      	mov	r4, r2
 80049aa:	4605      	mov	r5, r0
 80049ac:	b118      	cbz	r0, 80049b6 <__swbuf_r+0x12>
 80049ae:	6a03      	ldr	r3, [r0, #32]
 80049b0:	b90b      	cbnz	r3, 80049b6 <__swbuf_r+0x12>
 80049b2:	f7ff f97f 	bl	8003cb4 <__sinit>
 80049b6:	69a3      	ldr	r3, [r4, #24]
 80049b8:	60a3      	str	r3, [r4, #8]
 80049ba:	89a3      	ldrh	r3, [r4, #12]
 80049bc:	071a      	lsls	r2, r3, #28
 80049be:	d501      	bpl.n	80049c4 <__swbuf_r+0x20>
 80049c0:	6923      	ldr	r3, [r4, #16]
 80049c2:	b943      	cbnz	r3, 80049d6 <__swbuf_r+0x32>
 80049c4:	4621      	mov	r1, r4
 80049c6:	4628      	mov	r0, r5
 80049c8:	f000 f82a 	bl	8004a20 <__swsetup_r>
 80049cc:	b118      	cbz	r0, 80049d6 <__swbuf_r+0x32>
 80049ce:	f04f 37ff 	mov.w	r7, #4294967295
 80049d2:	4638      	mov	r0, r7
 80049d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	6922      	ldr	r2, [r4, #16]
 80049da:	1a98      	subs	r0, r3, r2
 80049dc:	6963      	ldr	r3, [r4, #20]
 80049de:	b2f6      	uxtb	r6, r6
 80049e0:	4283      	cmp	r3, r0
 80049e2:	4637      	mov	r7, r6
 80049e4:	dc05      	bgt.n	80049f2 <__swbuf_r+0x4e>
 80049e6:	4621      	mov	r1, r4
 80049e8:	4628      	mov	r0, r5
 80049ea:	f7ff ffb3 	bl	8004954 <_fflush_r>
 80049ee:	2800      	cmp	r0, #0
 80049f0:	d1ed      	bne.n	80049ce <__swbuf_r+0x2a>
 80049f2:	68a3      	ldr	r3, [r4, #8]
 80049f4:	3b01      	subs	r3, #1
 80049f6:	60a3      	str	r3, [r4, #8]
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	1c5a      	adds	r2, r3, #1
 80049fc:	6022      	str	r2, [r4, #0]
 80049fe:	701e      	strb	r6, [r3, #0]
 8004a00:	6962      	ldr	r2, [r4, #20]
 8004a02:	1c43      	adds	r3, r0, #1
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d004      	beq.n	8004a12 <__swbuf_r+0x6e>
 8004a08:	89a3      	ldrh	r3, [r4, #12]
 8004a0a:	07db      	lsls	r3, r3, #31
 8004a0c:	d5e1      	bpl.n	80049d2 <__swbuf_r+0x2e>
 8004a0e:	2e0a      	cmp	r6, #10
 8004a10:	d1df      	bne.n	80049d2 <__swbuf_r+0x2e>
 8004a12:	4621      	mov	r1, r4
 8004a14:	4628      	mov	r0, r5
 8004a16:	f7ff ff9d 	bl	8004954 <_fflush_r>
 8004a1a:	2800      	cmp	r0, #0
 8004a1c:	d0d9      	beq.n	80049d2 <__swbuf_r+0x2e>
 8004a1e:	e7d6      	b.n	80049ce <__swbuf_r+0x2a>

08004a20 <__swsetup_r>:
 8004a20:	b538      	push	{r3, r4, r5, lr}
 8004a22:	4b29      	ldr	r3, [pc, #164]	@ (8004ac8 <__swsetup_r+0xa8>)
 8004a24:	4605      	mov	r5, r0
 8004a26:	6818      	ldr	r0, [r3, #0]
 8004a28:	460c      	mov	r4, r1
 8004a2a:	b118      	cbz	r0, 8004a34 <__swsetup_r+0x14>
 8004a2c:	6a03      	ldr	r3, [r0, #32]
 8004a2e:	b90b      	cbnz	r3, 8004a34 <__swsetup_r+0x14>
 8004a30:	f7ff f940 	bl	8003cb4 <__sinit>
 8004a34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a38:	0719      	lsls	r1, r3, #28
 8004a3a:	d422      	bmi.n	8004a82 <__swsetup_r+0x62>
 8004a3c:	06da      	lsls	r2, r3, #27
 8004a3e:	d407      	bmi.n	8004a50 <__swsetup_r+0x30>
 8004a40:	2209      	movs	r2, #9
 8004a42:	602a      	str	r2, [r5, #0]
 8004a44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a48:	81a3      	strh	r3, [r4, #12]
 8004a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a4e:	e033      	b.n	8004ab8 <__swsetup_r+0x98>
 8004a50:	0758      	lsls	r0, r3, #29
 8004a52:	d512      	bpl.n	8004a7a <__swsetup_r+0x5a>
 8004a54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a56:	b141      	cbz	r1, 8004a6a <__swsetup_r+0x4a>
 8004a58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a5c:	4299      	cmp	r1, r3
 8004a5e:	d002      	beq.n	8004a66 <__swsetup_r+0x46>
 8004a60:	4628      	mov	r0, r5
 8004a62:	f7ff fa81 	bl	8003f68 <_free_r>
 8004a66:	2300      	movs	r3, #0
 8004a68:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a6a:	89a3      	ldrh	r3, [r4, #12]
 8004a6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004a70:	81a3      	strh	r3, [r4, #12]
 8004a72:	2300      	movs	r3, #0
 8004a74:	6063      	str	r3, [r4, #4]
 8004a76:	6923      	ldr	r3, [r4, #16]
 8004a78:	6023      	str	r3, [r4, #0]
 8004a7a:	89a3      	ldrh	r3, [r4, #12]
 8004a7c:	f043 0308 	orr.w	r3, r3, #8
 8004a80:	81a3      	strh	r3, [r4, #12]
 8004a82:	6923      	ldr	r3, [r4, #16]
 8004a84:	b94b      	cbnz	r3, 8004a9a <__swsetup_r+0x7a>
 8004a86:	89a3      	ldrh	r3, [r4, #12]
 8004a88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004a8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a90:	d003      	beq.n	8004a9a <__swsetup_r+0x7a>
 8004a92:	4621      	mov	r1, r4
 8004a94:	4628      	mov	r0, r5
 8004a96:	f000 f887 	bl	8004ba8 <__smakebuf_r>
 8004a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a9e:	f013 0201 	ands.w	r2, r3, #1
 8004aa2:	d00a      	beq.n	8004aba <__swsetup_r+0x9a>
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	60a2      	str	r2, [r4, #8]
 8004aa8:	6962      	ldr	r2, [r4, #20]
 8004aaa:	4252      	negs	r2, r2
 8004aac:	61a2      	str	r2, [r4, #24]
 8004aae:	6922      	ldr	r2, [r4, #16]
 8004ab0:	b942      	cbnz	r2, 8004ac4 <__swsetup_r+0xa4>
 8004ab2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004ab6:	d1c5      	bne.n	8004a44 <__swsetup_r+0x24>
 8004ab8:	bd38      	pop	{r3, r4, r5, pc}
 8004aba:	0799      	lsls	r1, r3, #30
 8004abc:	bf58      	it	pl
 8004abe:	6962      	ldrpl	r2, [r4, #20]
 8004ac0:	60a2      	str	r2, [r4, #8]
 8004ac2:	e7f4      	b.n	8004aae <__swsetup_r+0x8e>
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	e7f7      	b.n	8004ab8 <__swsetup_r+0x98>
 8004ac8:	20000164 	.word	0x20000164

08004acc <memmove>:
 8004acc:	4288      	cmp	r0, r1
 8004ace:	b510      	push	{r4, lr}
 8004ad0:	eb01 0402 	add.w	r4, r1, r2
 8004ad4:	d902      	bls.n	8004adc <memmove+0x10>
 8004ad6:	4284      	cmp	r4, r0
 8004ad8:	4623      	mov	r3, r4
 8004ada:	d807      	bhi.n	8004aec <memmove+0x20>
 8004adc:	1e43      	subs	r3, r0, #1
 8004ade:	42a1      	cmp	r1, r4
 8004ae0:	d008      	beq.n	8004af4 <memmove+0x28>
 8004ae2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ae6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004aea:	e7f8      	b.n	8004ade <memmove+0x12>
 8004aec:	4402      	add	r2, r0
 8004aee:	4601      	mov	r1, r0
 8004af0:	428a      	cmp	r2, r1
 8004af2:	d100      	bne.n	8004af6 <memmove+0x2a>
 8004af4:	bd10      	pop	{r4, pc}
 8004af6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004afa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004afe:	e7f7      	b.n	8004af0 <memmove+0x24>

08004b00 <_realloc_r>:
 8004b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b04:	4680      	mov	r8, r0
 8004b06:	4615      	mov	r5, r2
 8004b08:	460c      	mov	r4, r1
 8004b0a:	b921      	cbnz	r1, 8004b16 <_realloc_r+0x16>
 8004b0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b10:	4611      	mov	r1, r2
 8004b12:	f7fe bfb7 	b.w	8003a84 <_malloc_r>
 8004b16:	b92a      	cbnz	r2, 8004b24 <_realloc_r+0x24>
 8004b18:	f7ff fa26 	bl	8003f68 <_free_r>
 8004b1c:	2400      	movs	r4, #0
 8004b1e:	4620      	mov	r0, r4
 8004b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b24:	f000 f89e 	bl	8004c64 <_malloc_usable_size_r>
 8004b28:	4285      	cmp	r5, r0
 8004b2a:	4606      	mov	r6, r0
 8004b2c:	d802      	bhi.n	8004b34 <_realloc_r+0x34>
 8004b2e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004b32:	d8f4      	bhi.n	8004b1e <_realloc_r+0x1e>
 8004b34:	4629      	mov	r1, r5
 8004b36:	4640      	mov	r0, r8
 8004b38:	f7fe ffa4 	bl	8003a84 <_malloc_r>
 8004b3c:	4607      	mov	r7, r0
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	d0ec      	beq.n	8004b1c <_realloc_r+0x1c>
 8004b42:	42b5      	cmp	r5, r6
 8004b44:	462a      	mov	r2, r5
 8004b46:	4621      	mov	r1, r4
 8004b48:	bf28      	it	cs
 8004b4a:	4632      	movcs	r2, r6
 8004b4c:	f7ff f9fd 	bl	8003f4a <memcpy>
 8004b50:	4621      	mov	r1, r4
 8004b52:	4640      	mov	r0, r8
 8004b54:	f7ff fa08 	bl	8003f68 <_free_r>
 8004b58:	463c      	mov	r4, r7
 8004b5a:	e7e0      	b.n	8004b1e <_realloc_r+0x1e>

08004b5c <__swhatbuf_r>:
 8004b5c:	b570      	push	{r4, r5, r6, lr}
 8004b5e:	460c      	mov	r4, r1
 8004b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b64:	2900      	cmp	r1, #0
 8004b66:	b096      	sub	sp, #88	@ 0x58
 8004b68:	4615      	mov	r5, r2
 8004b6a:	461e      	mov	r6, r3
 8004b6c:	da0d      	bge.n	8004b8a <__swhatbuf_r+0x2e>
 8004b6e:	89a3      	ldrh	r3, [r4, #12]
 8004b70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004b74:	f04f 0100 	mov.w	r1, #0
 8004b78:	bf14      	ite	ne
 8004b7a:	2340      	movne	r3, #64	@ 0x40
 8004b7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004b80:	2000      	movs	r0, #0
 8004b82:	6031      	str	r1, [r6, #0]
 8004b84:	602b      	str	r3, [r5, #0]
 8004b86:	b016      	add	sp, #88	@ 0x58
 8004b88:	bd70      	pop	{r4, r5, r6, pc}
 8004b8a:	466a      	mov	r2, sp
 8004b8c:	f000 f848 	bl	8004c20 <_fstat_r>
 8004b90:	2800      	cmp	r0, #0
 8004b92:	dbec      	blt.n	8004b6e <__swhatbuf_r+0x12>
 8004b94:	9901      	ldr	r1, [sp, #4]
 8004b96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004b9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004b9e:	4259      	negs	r1, r3
 8004ba0:	4159      	adcs	r1, r3
 8004ba2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ba6:	e7eb      	b.n	8004b80 <__swhatbuf_r+0x24>

08004ba8 <__smakebuf_r>:
 8004ba8:	898b      	ldrh	r3, [r1, #12]
 8004baa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bac:	079d      	lsls	r5, r3, #30
 8004bae:	4606      	mov	r6, r0
 8004bb0:	460c      	mov	r4, r1
 8004bb2:	d507      	bpl.n	8004bc4 <__smakebuf_r+0x1c>
 8004bb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004bb8:	6023      	str	r3, [r4, #0]
 8004bba:	6123      	str	r3, [r4, #16]
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	6163      	str	r3, [r4, #20]
 8004bc0:	b003      	add	sp, #12
 8004bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bc4:	ab01      	add	r3, sp, #4
 8004bc6:	466a      	mov	r2, sp
 8004bc8:	f7ff ffc8 	bl	8004b5c <__swhatbuf_r>
 8004bcc:	9f00      	ldr	r7, [sp, #0]
 8004bce:	4605      	mov	r5, r0
 8004bd0:	4639      	mov	r1, r7
 8004bd2:	4630      	mov	r0, r6
 8004bd4:	f7fe ff56 	bl	8003a84 <_malloc_r>
 8004bd8:	b948      	cbnz	r0, 8004bee <__smakebuf_r+0x46>
 8004bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bde:	059a      	lsls	r2, r3, #22
 8004be0:	d4ee      	bmi.n	8004bc0 <__smakebuf_r+0x18>
 8004be2:	f023 0303 	bic.w	r3, r3, #3
 8004be6:	f043 0302 	orr.w	r3, r3, #2
 8004bea:	81a3      	strh	r3, [r4, #12]
 8004bec:	e7e2      	b.n	8004bb4 <__smakebuf_r+0xc>
 8004bee:	89a3      	ldrh	r3, [r4, #12]
 8004bf0:	6020      	str	r0, [r4, #0]
 8004bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bf6:	81a3      	strh	r3, [r4, #12]
 8004bf8:	9b01      	ldr	r3, [sp, #4]
 8004bfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004bfe:	b15b      	cbz	r3, 8004c18 <__smakebuf_r+0x70>
 8004c00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c04:	4630      	mov	r0, r6
 8004c06:	f000 f81d 	bl	8004c44 <_isatty_r>
 8004c0a:	b128      	cbz	r0, 8004c18 <__smakebuf_r+0x70>
 8004c0c:	89a3      	ldrh	r3, [r4, #12]
 8004c0e:	f023 0303 	bic.w	r3, r3, #3
 8004c12:	f043 0301 	orr.w	r3, r3, #1
 8004c16:	81a3      	strh	r3, [r4, #12]
 8004c18:	89a3      	ldrh	r3, [r4, #12]
 8004c1a:	431d      	orrs	r5, r3
 8004c1c:	81a5      	strh	r5, [r4, #12]
 8004c1e:	e7cf      	b.n	8004bc0 <__smakebuf_r+0x18>

08004c20 <_fstat_r>:
 8004c20:	b538      	push	{r3, r4, r5, lr}
 8004c22:	4d07      	ldr	r5, [pc, #28]	@ (8004c40 <_fstat_r+0x20>)
 8004c24:	2300      	movs	r3, #0
 8004c26:	4604      	mov	r4, r0
 8004c28:	4608      	mov	r0, r1
 8004c2a:	4611      	mov	r1, r2
 8004c2c:	602b      	str	r3, [r5, #0]
 8004c2e:	f7fc feb1 	bl	8001994 <_fstat>
 8004c32:	1c43      	adds	r3, r0, #1
 8004c34:	d102      	bne.n	8004c3c <_fstat_r+0x1c>
 8004c36:	682b      	ldr	r3, [r5, #0]
 8004c38:	b103      	cbz	r3, 8004c3c <_fstat_r+0x1c>
 8004c3a:	6023      	str	r3, [r4, #0]
 8004c3c:	bd38      	pop	{r3, r4, r5, pc}
 8004c3e:	bf00      	nop
 8004c40:	200004b0 	.word	0x200004b0

08004c44 <_isatty_r>:
 8004c44:	b538      	push	{r3, r4, r5, lr}
 8004c46:	4d06      	ldr	r5, [pc, #24]	@ (8004c60 <_isatty_r+0x1c>)
 8004c48:	2300      	movs	r3, #0
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	4608      	mov	r0, r1
 8004c4e:	602b      	str	r3, [r5, #0]
 8004c50:	f7fc feb0 	bl	80019b4 <_isatty>
 8004c54:	1c43      	adds	r3, r0, #1
 8004c56:	d102      	bne.n	8004c5e <_isatty_r+0x1a>
 8004c58:	682b      	ldr	r3, [r5, #0]
 8004c5a:	b103      	cbz	r3, 8004c5e <_isatty_r+0x1a>
 8004c5c:	6023      	str	r3, [r4, #0]
 8004c5e:	bd38      	pop	{r3, r4, r5, pc}
 8004c60:	200004b0 	.word	0x200004b0

08004c64 <_malloc_usable_size_r>:
 8004c64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c68:	1f18      	subs	r0, r3, #4
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	bfbc      	itt	lt
 8004c6e:	580b      	ldrlt	r3, [r1, r0]
 8004c70:	18c0      	addlt	r0, r0, r3
 8004c72:	4770      	bx	lr

08004c74 <_init>:
 8004c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c76:	bf00      	nop
 8004c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c7a:	bc08      	pop	{r3}
 8004c7c:	469e      	mov	lr, r3
 8004c7e:	4770      	bx	lr

08004c80 <_fini>:
 8004c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c82:	bf00      	nop
 8004c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c86:	bc08      	pop	{r3}
 8004c88:	469e      	mov	lr, r3
 8004c8a:	4770      	bx	lr
