/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [8:0] _07_;
  wire [2:0] _08_;
  wire [4:0] _09_;
  wire [12:0] _10_;
  wire [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [17:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~celloutsig_0_4z;
  assign celloutsig_0_36z = ~celloutsig_0_28z;
  assign celloutsig_0_17z = ~celloutsig_0_6z;
  assign celloutsig_0_64z = ~celloutsig_0_1z;
  assign celloutsig_1_9z = ~celloutsig_1_8z[2];
  assign celloutsig_1_18z = ~celloutsig_1_4z;
  assign celloutsig_0_20z = ~_01_;
  assign celloutsig_0_21z = ~_02_;
  assign celloutsig_0_50z = ~((celloutsig_0_46z[14] | celloutsig_0_39z) & (celloutsig_0_41z[7] | celloutsig_0_17z));
  assign celloutsig_0_63z = ~((celloutsig_0_39z | celloutsig_0_14z) & (celloutsig_0_56z | celloutsig_0_20z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z[3] | celloutsig_1_0z) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z | celloutsig_1_5z) & (in_data[122] | in_data[191]));
  assign celloutsig_0_9z = ~((celloutsig_0_1z | _02_) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z | celloutsig_0_12z) & (celloutsig_0_12z | celloutsig_0_11z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[4] | in_data[15]) & (celloutsig_0_0z[5] | celloutsig_0_0z[5]));
  assign celloutsig_0_19z = ~((celloutsig_0_16z | celloutsig_0_1z) & (celloutsig_0_17z | _05_));
  reg [2:0] _27_;
  always_ff @(negedge celloutsig_1_4z, posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 3'h0;
    else _27_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _08_[2], _00_, _08_[0] } = _27_;
  reg [4:0] _28_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 5'h00;
    else _28_ <= celloutsig_0_7z[13:9];
  assign { _09_[4:3], _06_, _09_[1], _02_ } = _28_;
  reg [12:0] _29_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 13'h0000;
    else _29_ <= { celloutsig_0_7z[21:15], _08_[2], _00_, _08_[0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_12z };
  assign { _10_[12:10], _01_, _10_[8:6], _04_, _05_, _10_[3:0] } = _29_;
  reg [6:0] _30_;
  always_ff @(posedge celloutsig_1_4z, negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 7'h00;
    else _30_ <= { celloutsig_0_7z[16:11], celloutsig_0_6z };
  assign { _07_[6:4], _03_, _07_[2:0] } = _30_;
  assign celloutsig_1_1z = in_data[129:125] & in_data[101:97];
  assign celloutsig_1_14z = { in_data[176:171], celloutsig_1_3z } & { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_10z = { _08_[2], _00_, celloutsig_0_1z } & celloutsig_0_0z[2:0];
  assign celloutsig_0_32z = { _03_, _07_[2], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_19z } >= { celloutsig_0_7z[7:5], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_0_4z = { in_data[45:35], _08_[2], _00_, _08_[0] } >= in_data[83:70];
  assign celloutsig_1_2z = { in_data[183:181], celloutsig_1_1z } >= in_data[140:133];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } >= { celloutsig_1_1z[4:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[9:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z } >= { in_data[87:72], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z } >= { in_data[67:64], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_16z = { _09_[4:3], _08_[2], _00_, _08_[0], celloutsig_0_9z } >= { _06_, _09_[1], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_5z = { in_data[9:5], celloutsig_0_2z, celloutsig_0_1z } > { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_3z = in_data[159:156] > celloutsig_1_1z[4:1];
  assign celloutsig_1_10z = { in_data[190:187], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z } > { in_data[191:186], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_18z = { in_data[2:0], celloutsig_0_6z, celloutsig_0_2z } > { _04_, _05_, _10_[3:1] };
  assign celloutsig_0_23z = { celloutsig_0_0z[4:1], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z } > { in_data[39:22], _09_[4:3], _06_, _09_[1], _02_, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_28z = celloutsig_0_4z & ~(celloutsig_0_25z[6]);
  assign celloutsig_0_56z = celloutsig_0_50z & ~(celloutsig_0_34z);
  assign celloutsig_1_0z = in_data[169] & ~(in_data[180]);
  assign celloutsig_1_15z = celloutsig_1_11z[1] & ~(celloutsig_1_14z[2]);
  assign celloutsig_1_19z = celloutsig_1_15z & ~(celloutsig_1_10z);
  assign celloutsig_0_1z = celloutsig_0_0z[4] & ~(in_data[14]);
  assign celloutsig_0_0z = in_data[90:85] % { 1'h1, in_data[91:87] };
  assign celloutsig_0_41z = { celloutsig_0_22z[2:1], celloutsig_0_25z } % { 1'h1, celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_0_46z = { _07_[6:4], _03_, _07_[2], celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_5z } % { 1'h1, celloutsig_0_31z, celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_41z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_44z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z } % { 1'h1, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[155:141], celloutsig_1_8z } % { 1'h1, in_data[113:104], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[62:46], celloutsig_0_4z, _08_[2], _00_, _08_[0], celloutsig_0_2z, celloutsig_0_6z } % { 1'h1, in_data[34:20], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, _08_[2], _00_, _08_[0] };
  assign celloutsig_0_22z = { _00_, _08_[0], celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_6z } % { 1'h1, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_0_25z = { celloutsig_0_10z[1], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_4z } % { 1'h1, celloutsig_0_7z[16:11], celloutsig_0_11z };
  assign celloutsig_0_31z = ~((celloutsig_0_4z & celloutsig_0_9z) | celloutsig_0_23z);
  assign celloutsig_0_34z = ~((celloutsig_0_18z & celloutsig_0_14z) | celloutsig_0_5z);
  assign celloutsig_0_39z = ~((celloutsig_0_22z[3] & celloutsig_0_6z) | in_data[37]);
  assign celloutsig_0_44z = ~((celloutsig_0_19z & celloutsig_0_38z) | celloutsig_0_14z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z & _08_[2]) | celloutsig_0_5z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | in_data[169]);
  assign { _07_[8:7], _07_[3] } = { celloutsig_0_12z, celloutsig_0_9z, _03_ };
  assign _08_[1] = _00_;
  assign { _09_[2], _09_[0] } = { _06_, _02_ };
  assign { _10_[9], _10_[5:4] } = { _01_, _04_, _05_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
