
---------- Begin Simulation Statistics ----------
final_tick                               1884459100500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288540                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695868                       # Number of bytes of host memory used
host_op_rate                                   469008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19672.47                       # Real time elapsed on the host
host_tick_rate                               95791708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5676289176                       # Number of instructions simulated
sim_ops                                    9226543204                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.884459                       # Number of seconds simulated
sim_ticks                                1884459100500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                5031418073                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3836268293                       # number of cc regfile writes
system.cpu.committedInsts                  5676289176                       # Number of Instructions Simulated
system.cpu.committedOps                    9226543204                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.663976                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.663976                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37771                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21656                       # number of floating regfile writes
system.cpu.idleCycles                          135976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             46011923                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches               1043083182                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.627502                       # Inst execution rate
system.cpu.iew.exec_refs                    953164446                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  319039207                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               357210725                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             785152294                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                348                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            356074262                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts         12476212922                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             634125239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          32021888                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            9902841541                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    892                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5269                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               46013436                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8176                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           2963                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     16009872                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect       30002051                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers               12768025689                       # num instructions consuming a value
system.cpu.iew.wb_count                    9876814886                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575313                       # average fanout of values written-back
system.cpu.iew.wb_producers                7345608346                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.620597                       # insts written-back per cycle
system.cpu.iew.wb_sent                     9888822111                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads              12633179224                       # number of integer regfile reads
system.cpu.int_regfile_writes              7612665554                       # number of integer regfile writes
system.cpu.ipc                               1.506079                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.506079                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          32013592      0.32%      0.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            8931651622     89.90%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   68      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2979      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2434      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 590      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1452      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4805      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4233      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2602      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                746      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              24      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            644127097      6.48%     96.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           327036992      3.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8861      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5312      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             9934863429                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41725                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               75107                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28880                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              75193                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  2835163721                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.285375                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              2795131322     98.59%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     814      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2093      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   542      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1001      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    310      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    64      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   22      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4014910      0.14%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              36007224      1.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2015      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3362      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses            12737971833                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        27524674369                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   9876786006                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       15725810400                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                12476212488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                9934863429                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 434                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      3249669711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued        1051076671                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   6369156743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    3768782226                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.636094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.411027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           709480491     18.83%     18.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            55047036      1.46%     20.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            82054806      2.18%     22.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          2148117823     57.00%     79.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           606058342     16.08%     95.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           162022558      4.30%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5001049      0.13%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1000108      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      3768782226                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.635999                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4996084                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8615                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            785152294                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           356074262                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             13938354711                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                       3768918202                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups              1706199307                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1449151268                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          47010997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            989074410                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               987070851                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.797431                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                12008106                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        40005001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           32000701                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          8004300                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted      4000836                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts      3059619273                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          46010221                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   3365690409                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.741352                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.777239                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      1142536634     33.95%     33.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       277048799      8.23%     42.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       295023133      8.77%     50.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       589026822     17.50%     68.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       388010925     11.53%     79.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        38002644      1.13%     81.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6       100004438      2.97%     84.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        38011987      1.13%     85.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       498025027     14.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   3365690409                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           5676289176                       # Number of instructions committed
system.cpu.commit.opsCommitted             9226543204                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   901101278                       # Number of memory references committed
system.cpu.commit.loads                     593072686                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                 1010061784                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      20263                       # Number of committed floating point instructions.
system.cpu.commit.integer                  8401528797                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               9002131                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass     22005479      0.24%      0.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   8303422734     89.99%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           30      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2806      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          931      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          512      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1258      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2406      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2800      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2307      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          657      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     90.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    593068425      6.43%     96.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    308024049      3.34%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4261      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4543      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   9226543204                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     498025027                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    931121408                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        931121408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    931121408                       # number of overall hits
system.cpu.dcache.overall_hits::total       931121408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16382                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16382                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16382                       # number of overall misses
system.cpu.dcache.overall_misses::total         16382                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    986863952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    986863952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    986863952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    986863952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    931137790                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    931137790                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    931137790                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    931137790                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60240.749115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60240.749115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60240.749115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60240.749115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1125                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.978667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3487                       # number of writebacks
system.cpu.dcache.writebacks::total              3487                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11869                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11869                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11869                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11869                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4513                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4513                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    299168452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    299168452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    299168452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    299168452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66290.372701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66290.372701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66290.372701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66290.372701                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3487                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    623093793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       623093793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    923563500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    923563500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    623109191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    623109191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59979.445383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59979.445383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3536                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    237348000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    237348000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67123.303167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67123.303167                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    308027615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      308027615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     63300452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63300452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    308028599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    308028599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64329.727642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64329.727642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          977                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     61820452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61820452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63275.795292                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63275.795292                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.965709                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           931125921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4511                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          206412.307914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.965709                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          926                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1862280091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1862280091                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                341116073                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             645347453                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                2395293666                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             341011598                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles               46013436                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            882058060                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               1001571                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts            13072359556                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts             415123821                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   634112421                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   319039215                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1256                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           189                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           41093668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     8769916081                       # Number of instructions fetch has processed
system.cpu.fetch.branches                  1706199307                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches         1031079658                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    3680665241                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                94029906                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  833                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7417                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                2399285512                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1998                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         3768782226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.838827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.796593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                700444658     18.59%     18.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                378034741     10.03%     28.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                426028437     11.30%     39.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                124030009      3.29%     43.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                362037483      9.61%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                582051751     15.44%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                425043588     11.28%     79.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                212040106      5.63%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                559071453     14.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           3768782226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.452703                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.326905                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   2399282129                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2399282129                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2399282129                       # number of overall hits
system.cpu.icache.overall_hits::total      2399282129                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3382                       # number of overall misses
system.cpu.icache.overall_misses::total          3382                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203028500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203028500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203028500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203028500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2399285511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2399285511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2399285511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2399285511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60032.081609                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60032.081609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60032.081609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60032.081609                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          855                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1988                       # number of writebacks
system.cpu.icache.writebacks::total              1988                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          881                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          881                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          881                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          881                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2501                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2501                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2501                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2501                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159707000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159707000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159707000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159707000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63857.257097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63857.257097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63857.257097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63857.257097                       # average overall mshr miss latency
system.cpu.icache.replacements                   1988                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2399282129                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2399282129                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3382                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203028500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203028500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2399285511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2399285511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60032.081609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60032.081609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          881                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          881                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2501                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2501                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159707000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159707000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63857.257097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63857.257097                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990158                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2399284630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2501                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          959330.119952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990158                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4798573523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4798573523                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  2399286439                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1271                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    11002039                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads               192079608                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2963                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               48045670                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1087                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1884459100500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles               46013436                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                611143949                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               373301181                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7119                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                2464274798                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             274041743                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts            12669256509                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts             201045403                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              12994357                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              127011335                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  41858                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             783                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands         14803456491                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 27460168899                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              16355881633                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     74369                       # Number of floating rename lookups
system.cpu.rename.committedMaps           10727660512                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps               4075795970                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     349                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 310                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 840980665                       # count of insts added to the skid buffer
system.cpu.rob.reads                      15153824388                       # The number of ROB reads
system.cpu.rob.writes                     24975417090                       # The number of ROB writes
system.cpu.thread_0.numInsts               5676289176                       # Number of Instructions committed
system.cpu.thread_0.numOps                 9226543204                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      3.768067644750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              502167                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7010                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5471                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7010                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5471                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7010                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.705167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.035456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.372605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            308     93.62%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            18      5.47%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           329                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.550152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.514091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.141542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              258     78.42%     78.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.22%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39     11.85%     91.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      5.47%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.52%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           329                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  448640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               350144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1884459095000                       # Total gap between requests
system.mem_ctrls.avgGap                  150986226.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       150528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       285632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       348480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 79878.624035969100                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 151572.406068252574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 184923.090083270305                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4511                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5471                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     82616250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    154042250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 60299111929750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33059.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34148.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 11021588727.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       159936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       288704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        448640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       159936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       159936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        61952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        61952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7010                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          968                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           968                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        84871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       153203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           238074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        84871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        84871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        32875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           32875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        32875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        84871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       153203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          270949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6815                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5445                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               108877250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              34075000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          236658500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15976.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34726.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4994                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3781                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   225.400115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.267325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.635185                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1350     38.86%     38.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1089     31.35%     70.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          408     11.74%     81.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          204      5.87%     87.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          123      3.54%     91.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           76      2.19%     93.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      1.27%     94.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           36      1.04%     95.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          144      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3474                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                436160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             348480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.231451                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.184923                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14451360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7662105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28067340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      15633900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 148757016720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27368352210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 700585261440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  876776445075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.266901                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1821112099000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  62925980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    421021500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        10431540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5521725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20591760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      12789000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 148757016720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27364576530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 700588440960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  876759368235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.257839                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1821120392500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  62925980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    412728000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          968                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4507                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               976                       # Transaction distribution
system.membus.trans_dist::ReadExResp              976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2501                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3535                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6988                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6988                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12511                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12511                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19499                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       287168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       287168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       511872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       511872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  799040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7014                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035801                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7005     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7014                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1884459100500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            36525500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13290750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24035500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
