{"sha": "371e77e3c6dbda67cc46e79d29fb565237557e0a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzcxZTc3ZTNjNmRiZGE2N2NjNDZlNzlkMjlmYjU2NTIzNzU1N2UwYQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-07-22T15:43:20Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2013-07-22T15:43:20Z"}, "message": "* ChangeLog: Fix whitespace.\n\nFrom-SVN: r201134", "tree": {"sha": "ef769bc53bdd49490a1a8303be26fccf355fac81", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ef769bc53bdd49490a1a8303be26fccf355fac81"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/371e77e3c6dbda67cc46e79d29fb565237557e0a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/371e77e3c6dbda67cc46e79d29fb565237557e0a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/371e77e3c6dbda67cc46e79d29fb565237557e0a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/371e77e3c6dbda67cc46e79d29fb565237557e0a/comments", "author": null, "committer": null, "parents": [{"sha": "94e7477f0cb3a9b7d0523d2c2fbf039ab19cf081", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/94e7477f0cb3a9b7d0523d2c2fbf039ab19cf081", "html_url": "https://github.com/Rust-GCC/gccrs/commit/94e7477f0cb3a9b7d0523d2c2fbf039ab19cf081"}], "stats": {"total": 55, "additions": 33, "deletions": 22}, "files": [{"sha": "4bb747fdec96573be193d0ce94f5e49941d538ee", "filename": "gcc/ChangeLog", "status": "modified", "additions": 33, "deletions": 22, "changes": 55, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/371e77e3c6dbda67cc46e79d29fb565237557e0a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/371e77e3c6dbda67cc46e79d29fb565237557e0a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=371e77e3c6dbda67cc46e79d29fb565237557e0a", "patch": "@@ -80,7 +80,8 @@\n \t(thumb2_movsi_vfp): Likewise.\n \t(movsf_vfp): Likewise.\n \t(thumb2_movsf_vfp): Likewise.\n-\t* config/arm/arm.c (xscale_sched_adjust_cost): Update for attribute change.\n+\t* config/arm/arm.c (xscale_sched_adjust_cost): Update for attribute\n+\tchange.\n \t(cortexa7_older_only): Likewise.\n \t(cortexa7_younger): Likewise.\n \t* config/arm/arm1020e.md (1020alu_op): Update for attribute change.\n@@ -94,14 +95,17 @@\n \t(11_alu_shift_reg_op): Likewise.\n \t* config/arm/arm926ejs.md (9_alu_op): Update for attribute change.\n \t(9_alu_shift_reg_op): Likewise.\n-\t* config/arm/cortex-a15.md (cortex_a15_alu): Update for attribute change.\n+\t* config/arm/cortex-a15.md (cortex_a15_alu): Update for attribute\n+\tchange.\n \t(cortex_a15_alu_shift): Likewise.\n \t(cortex_a15_alu_shift_reg): Likewise.\n \t* config/arm/cortex-a5.md (cortex_a5_alu): Update for attribute change.\n \t(cortex_a5_alu_shift): Likewise.\n-\t* config/arm/cortex-a53.md (cortex_a53_alu): Update for attribute change.\n+\t* config/arm/cortex-a53.md (cortex_a53_alu): Update for attribute\n+\tchange.\n \t(cortex_a53_alu_shift): Likewise.\n-\t* config/arm/cortex-a7.md (cortex_a7_alu_imm): Update for attribute change.\n+\t* config/arm/cortex-a7.md (cortex_a7_alu_imm): Update for attribute\n+\tchange.\n \t(cortex_a7_alu_reg): Likewise.\n \t(cortex_a7_alu_shift): Likewise.\n \t* config/arm/cortex-a8.md (cortex_a8_alu): Update for attribute change.\n@@ -185,7 +189,7 @@\n \t(ix86_save_reg): If the function contains a nonlocal label, save the\n \tPIC base reg.\n \t* config/darwin-protos.h (machopic_should_output_picbase_label): New.\n-\t* gcc/config/darwin.c (emitted_pic_label_num): New GTY. \n+\t* gcc/config/darwin.c (emitted_pic_label_num): New GTY.\n \t(update_pic_label_number_if_needed): New.\n \t(machopic_output_function_base_name): Adjust for nonlocal receiver\n \tcase.\n@@ -285,15 +289,16 @@\n \t(arm_extendqisi2addsi): Likewise.\n \t(clzsi2): Update for attribute changes.\n \t(rbitsi2): Likewise.\n-\t* config/arm/arm-fixed.md (arm_ssatsihi_shift): Delete \"insn\" attribute.\n+\t* config/arm/arm-fixed.md (arm_ssatsihi_shift): Delete \"insn\"\n+\tattribute.\n \t(arm_usatsihi): Likewise.\n \t* config/arm/cortex-a8.md (cortex_a8_alu): Update for attribute change.\n \n 2013-07-18  Sofiane Naci  <sofiane.naci@arm.com>\n \n \t* config/arm/arm.md (attribute \"type\"): Rename \"simple_alu_imm\" to\n-\t\"arlo_imm\".  Rename \"alu_reg\" to \"arlo_reg\".  Rename \"simple_alu_shift\" to\n-\t\"extend\".  Split \"alu_shift\" into \"shift\" and \"arlo_shift\".  Split\n+\t\"arlo_imm\".  Rename \"alu_reg\" to \"arlo_reg\".  Rename \"simple_alu_shift\"\n+\tto \"extend\".  Split \"alu_shift\" into \"shift\" and \"arlo_shift\".  Split\n \t\"alu_shift_reg\" into \"shift_reg\" and \"arlo_shift_reg\".  List types\n \tin alphabetical order.\n \t(attribute \"core_cycles\"): Update for attribute changes.\n@@ -394,8 +399,8 @@\n \t(shiftsi3_compare0_scratch): Likewise.\n \t* config/arm/neon.md (neon_mov<mode>): Update for attribute changes.\n \t(neon_mov<mode>): Likewise.\n-\t* config/arm/thumb2.md (thumb_andsi_not_shiftsi_si): Update for attribute\n-\tchanges.\n+\t* config/arm/thumb2.md (thumb_andsi_not_shiftsi_si): Update for\n+\tattribute changes.\n \t(thumb2_movsi_insn): Likewise.\n \t(thumb2_cmpsi_neg_shiftsi): Likewise.\n \t(thumb2_extendqisi_v6): Likewise.\n@@ -418,10 +423,12 @@\n \t(11_alu_shift_reg_op): Likewise.\n \t* config/arm/arm926ejs.md (9_alu_op): Update for attribute changes.\n \t(9_alu_shift_reg_op): Likewise.\n-\t* config/arm/cortex-a15.md (cortex_a15_alu): Update for attribute changes.\n+\t* config/arm/cortex-a15.md (cortex_a15_alu): Update for attribute\n+\tchanges.\n \t(cortex_a15_alu_shift): Likewise.\n \t(cortex_a15_alu_shift_reg): Likewise.\n-\t* config/arm/cortex-a5.md (cortex_a5_alu): Update for attribute changes.\n+\t* config/arm/cortex-a5.md (cortex_a5_alu): Update for attribute\n+\tchanges.\n \t(cortex_a5_alu_shift): Likewise.\n \t* config/arm/cortex-a53.md (cortex_a53_alu) : Update for attribute\n \tchanges.\n@@ -430,14 +437,17 @@\n \tchanges.\n \t(cortex_a7_alu_reg): Likewise.\n \t(cortex_a7_alu_shift): Likewise.\n-\t* config/arm/cortex-a8.md (cortex_a8_alu): Update for attribute changes.\n+\t* config/arm/cortex-a8.md (cortex_a8_alu): Update for attribute\n+\tchanges.\n \t(cortex_a8_alu_shift): Likewise.\n \t(cortex_a8_alu_shift_reg): Likewise.\n \t(cortex_a8_mov): Likewise.\n \t* config/arm/cortex-a9.md (cortex_a9_dp): Update for attribute changes.\n \t(cortex_a9_dp_shift): Likewise.\n-\t* config/arm/cortex-m4.md (cortex_m4_alu): Update for attribute changes.\n-\t* config/arm/cortex-r4.md (cortex_r4_alu): Update for attribute changes.\n+\t* config/arm/cortex-m4.md (cortex_m4_alu): Update for attribute\n+\tchanges.\n+\t* config/arm/cortex-r4.md (cortex_r4_alu): Update for attribute\n+\tchanges.\n \t(cortex_r4_mov): Likewise.\n \t(cortex_r4_alu_shift): Likewise.\n \t(cortex_r4_alu_shift_reg): Likewise.\n@@ -460,7 +470,8 @@\n \t(pj4_shift_conds): Likewise.\n \t(pj4_alu_shift): Likewise.\n \t(pj4_alu_shift_conds): Likewise.\n-\t* config/arm/arm.c (xscale_sched_adjust_cost): Update for attribute changes.\n+\t* config/arm/arm.c (xscale_sched_adjust_cost): Update for attribute\n+\tchanges.\n \t(cortexa7_older_only): Likewise.\n \t(cortexa7_younger): Likewise.\n \n@@ -562,7 +573,8 @@\n \t(htm_init_builtins): Likewise.\n \t(rs6000_expand_builtin): Add support for HTM builtin functions.\n \t(rs6000_init_builtins): Likewise.\n-\t(rs6000_invalid_builtin, rs6000_opt_mask): Add support for -mhtm option.\n+\t(rs6000_invalid_builtin, rs6000_opt_mask): Add support for -mhtm\n+\toption.\n \t* config/rs6000/rs6000.h (ASM_CPU_SPEC): Add support for -mhtm.\n \t(TARGET_HTM, MASK_HTM): Define macros.\n \t(FIRST_PSEUDO_REGISTER): Adjust for new HTM SPR registers.\n@@ -676,8 +688,7 @@\n \n 2013-07-10  Vladimir Makarov  <vmakarov@redhat.com>\n \n-\t* lra-constraints.c (curr_insn_transform): Switch off optional\n-\treloads.\n+\t* lra-constraints.c (curr_insn_transform): Switch off optional reloads.\n \n 2013-07-10  Joseph Myers  <joseph@codesourcery.com>\n \n@@ -1746,7 +1757,7 @@\n \tSSA names into the expanded expression that take part in\n \tabnormal coalescing.\n \n-2013-06-19    <singhai@google.com>\n+2013-06-19  Sharad Singhai  <singhai@google.com>\n \n \t* gcov.c (print_usage): Handle new option.\n \t(process_args): Ditto.\n@@ -4589,7 +4600,7 @@\n \t* gcse.c (compute_ld_motion_mems): If a non-simple MEM is\n \tfound in a REG_EQUAL note, invalidate it.\n \n-2013-05-17   Easwaran Raman  <eraman@google.com>\n+2013-05-17  Easwaran Raman  <eraman@google.com>\n \n \t* tree-ssa-reassoc.c (find_insert_point): New function.\n \t(insert_stmt_after): Likewise.\n@@ -9495,7 +9506,7 @@\n \t* configure.ac: Likewise\n \t* configure: Regenerated.\n \n-2013-03-27 Kai Tietz  <ktietz@redhat.com>\n+2013-03-27  Kai Tietz  <ktietz@redhat.com>\n \n \t* config/i386/cygwin-stdint.h: Add support for cygwin x64 target.\n \t* config/i386/t-cygwin-w64: New file."}]}