(edif system
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 10 11 23 56 26)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system.ngc system.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library system_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port system_reset
              (direction INPUT)
            )
            (port system_clock
              (direction INPUT)
            )
            (port (array (rename count "count<8:0>") 9)
              (direction OUTPUT))
            (designator "xc3s200-4-ft256")
            (property TYPE (string "system") (owner "Xilinx"))
            (property BUS_INFO (string "9:OUTPUT:count<8:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_system") (owner "Xilinx"))
          )
          (contents
            (instance (rename reg_0_dataout_7 "reg_0/dataout_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_0_dataout_6 "reg_0/dataout_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_0_dataout_5 "reg_0/dataout_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_0_dataout_4 "reg_0/dataout_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_0_dataout_3 "reg_0/dataout_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_0_dataout_2 "reg_0/dataout_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_0_dataout_1 "reg_0/dataout_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reg_0_dataout_0 "reg_0/dataout_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_1_11 "adder_0/Madd_out_addsub0000_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_2_11 "adder_0/Madd_out_addsub0000_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_3_11 "adder_0/Madd_out_addsub0000_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_4_11 "adder_0/Madd_out_addsub0000_xor<4>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_5_11 "adder_0/Madd_out_addsub0000_xor<5>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_6_11 "adder_0/Madd_out_addsub0000_xor<6>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename system_reset_IBUF_renamed_0 "system_reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_8_OBUF_renamed_1 "count_8_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_7_OBUF_renamed_2 "count_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_6_OBUF_renamed_3 "count_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_5_OBUF_renamed_4 "count_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_4_OBUF_renamed_5 "count_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_3_OBUF_renamed_6 "count_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_2_OBUF_renamed_7 "count_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_1_OBUF_renamed_8 "count_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_0_OBUF_renamed_9 "count_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_7_11 "adder_0/Madd_out_addsub0000_xor<7>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A6AA") (owner "Xilinx"))
            )
            (instance (rename system_clock_BUFGP_renamed_10 "system_clock_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_xor_0_11_INV_0 "adder_0/Madd_out_addsub0000_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_cy_7_111 "adder_0/Madd_out_addsub0000_cy<7>111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_cy_7_11_f5 "adder_0/Madd_out_addsub0000_cy<7>11_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_cy_3_11 "adder_0/Madd_out_addsub0000_cy<3>11")
              (viewRef view_1 (cellRef LUT4_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename adder_0_Madd_out_addsub0000_cy_6_11_SW0 "adder_0/Madd_out_addsub0000_cy<6>11_SW0")
              (viewRef view_1 (cellRef LUT2_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (net N01
              (joined
                (portRef I2 (instanceRef adder_0_Madd_out_addsub0000_xor_7_11))
                (portRef LO (instanceRef adder_0_Madd_out_addsub0000_cy_6_11_SW0))
              )
            )
            (net N3
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_cy_7_11_f5))
              )
            )
            (net N4
              (joined
                (portRef LO (instanceRef adder_0_Madd_out_addsub0000_cy_3_11))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_xor_4_11))
              )
            )
            (net (rename adder_0_Madd_out_addsub0000_cy_3_ "adder_0/Madd_out_addsub0000_cy<3>")
              (joined
                (portRef I3 (instanceRef adder_0_Madd_out_addsub0000_cy_7_111))
                (portRef I2 (instanceRef adder_0_Madd_out_addsub0000_xor_5_11))
                (portRef I3 (instanceRef adder_0_Madd_out_addsub0000_xor_6_11))
                (portRef I3 (instanceRef adder_0_Madd_out_addsub0000_xor_7_11))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_cy_3_11))
              )
            )
            (net (rename adder_0_Madd_out_addsub0000_cy_7_11 "adder_0/Madd_out_addsub0000_cy<7>11")
              (joined
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_cy_7_111))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_cy_7_11_f5))
              )
            )
            (net (rename count_0_ "count<0>")
              (joined
                (portRef (member count 8))
                (portRef O (instanceRef count_0_OBUF_renamed_9))
              )
            )
            (net (rename count_1_ "count<1>")
              (joined
                (portRef (member count 7))
                (portRef O (instanceRef count_1_OBUF_renamed_8))
              )
            )
            (net (rename count_2_ "count<2>")
              (joined
                (portRef (member count 6))
                (portRef O (instanceRef count_2_OBUF_renamed_7))
              )
            )
            (net (rename count_3_ "count<3>")
              (joined
                (portRef (member count 5))
                (portRef O (instanceRef count_3_OBUF_renamed_6))
              )
            )
            (net (rename count_4_ "count<4>")
              (joined
                (portRef (member count 4))
                (portRef O (instanceRef count_4_OBUF_renamed_5))
              )
            )
            (net (rename count_5_ "count<5>")
              (joined
                (portRef (member count 3))
                (portRef O (instanceRef count_5_OBUF_renamed_4))
              )
            )
            (net (rename count_6_ "count<6>")
              (joined
                (portRef (member count 2))
                (portRef O (instanceRef count_6_OBUF_renamed_3))
              )
            )
            (net (rename count_7_ "count<7>")
              (joined
                (portRef (member count 1))
                (portRef O (instanceRef count_7_OBUF_renamed_2))
              )
            )
            (net (rename count_8_ "count<8>")
              (joined
                (portRef (member count 0))
                (portRef O (instanceRef count_8_OBUF_renamed_1))
              )
            )
            (net count_0_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_0))
                (portRef I (instanceRef count_0_OBUF_renamed_9))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_0_11_INV_0))
              )
            )
            (net count_1_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_1))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_1_11))
                (portRef I (instanceRef count_1_OBUF_renamed_8))
              )
            )
            (net count_2_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_2))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_2_11))
                (portRef I (instanceRef count_2_OBUF_renamed_7))
              )
            )
            (net count_3_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_3))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_3_11))
                (portRef I (instanceRef count_3_OBUF_renamed_6))
              )
            )
            (net count_4_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_4))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_4_11))
                (portRef I (instanceRef count_4_OBUF_renamed_5))
              )
            )
            (net count_5_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_5))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_5_11))
                (portRef I (instanceRef count_5_OBUF_renamed_4))
              )
            )
            (net count_6_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_6))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_6_11))
                (portRef I (instanceRef count_6_OBUF_renamed_3))
              )
            )
            (net count_7_OBUF
              (joined
                (portRef D (instanceRef reg_0_dataout_7))
                (portRef I (instanceRef count_7_OBUF_renamed_2))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_xor_7_11))
              )
            )
            (net count_8_OBUF
              (joined
                (portRef I (instanceRef count_8_OBUF_renamed_1))
                (portRef O (instanceRef adder_0_Madd_out_addsub0000_cy_7_11_f5))
              )
            )
            (net (rename reg_0_dataout_0_ "reg_0/dataout<0>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_0))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_xor_1_11))
                (portRef I2 (instanceRef adder_0_Madd_out_addsub0000_xor_2_11))
                (portRef I2 (instanceRef adder_0_Madd_out_addsub0000_xor_3_11))
                (portRef I (instanceRef adder_0_Madd_out_addsub0000_xor_0_11_INV_0))
                (portRef I3 (instanceRef adder_0_Madd_out_addsub0000_cy_3_11))
              )
            )
            (net (rename reg_0_dataout_1_ "reg_0/dataout<1>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_1))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_xor_1_11))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_xor_2_11))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_xor_3_11))
                (portRef I2 (instanceRef adder_0_Madd_out_addsub0000_cy_3_11))
              )
            )
            (net (rename reg_0_dataout_2_ "reg_0/dataout<2>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_2))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_xor_2_11))
                (portRef I3 (instanceRef adder_0_Madd_out_addsub0000_xor_3_11))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_cy_3_11))
              )
            )
            (net (rename reg_0_dataout_3_ "reg_0/dataout<3>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_3))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_xor_3_11))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_cy_3_11))
              )
            )
            (net (rename reg_0_dataout_4_ "reg_0/dataout<4>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_4))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_xor_4_11))
                (portRef I2 (instanceRef adder_0_Madd_out_addsub0000_xor_6_11))
                (portRef I2 (instanceRef adder_0_Madd_out_addsub0000_cy_7_111))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_xor_5_11))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_cy_6_11_SW0))
              )
            )
            (net (rename reg_0_dataout_5_ "reg_0/dataout<5>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_5))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_xor_5_11))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_cy_7_111))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_xor_6_11))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_cy_6_11_SW0))
              )
            )
            (net (rename reg_0_dataout_6_ "reg_0/dataout<6>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_6))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_xor_6_11))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_cy_7_111))
                (portRef I1 (instanceRef adder_0_Madd_out_addsub0000_xor_7_11))
              )
            )
            (net (rename reg_0_dataout_7_ "reg_0/dataout<7>")
              (joined
                (portRef Q (instanceRef reg_0_dataout_7))
                (portRef S (instanceRef adder_0_Madd_out_addsub0000_cy_7_11_f5))
                (portRef I0 (instanceRef adder_0_Madd_out_addsub0000_xor_7_11))
              )
            )
            (net system_clock
              (joined
                (portRef system_clock)
                (portRef I (instanceRef system_clock_BUFGP_renamed_10))
              )
            )
            (net system_clock_BUFGP
              (joined
                (portRef C (instanceRef reg_0_dataout_0))
                (portRef C (instanceRef reg_0_dataout_1))
                (portRef C (instanceRef reg_0_dataout_2))
                (portRef C (instanceRef reg_0_dataout_3))
                (portRef C (instanceRef reg_0_dataout_4))
                (portRef C (instanceRef reg_0_dataout_5))
                (portRef C (instanceRef reg_0_dataout_6))
                (portRef C (instanceRef reg_0_dataout_7))
                (portRef O (instanceRef system_clock_BUFGP_renamed_10))
              )
            )
            (net system_reset
              (joined
                (portRef system_reset)
                (portRef I (instanceRef system_reset_IBUF_renamed_0))
              )
            )
            (net system_reset_IBUF
              (joined
                (portRef R (instanceRef reg_0_dataout_0))
                (portRef R (instanceRef reg_0_dataout_1))
                (portRef R (instanceRef reg_0_dataout_2))
                (portRef R (instanceRef reg_0_dataout_3))
                (portRef R (instanceRef reg_0_dataout_4))
                (portRef R (instanceRef reg_0_dataout_5))
                (portRef R (instanceRef reg_0_dataout_6))
                (portRef R (instanceRef reg_0_dataout_7))
                (portRef O (instanceRef system_reset_IBUF_renamed_0))
              )
            )
          )
      )
    )
  )

  (design system
    (cellRef system
      (libraryRef system_lib)
    )
    (property PART (string "xc3s200-4-ft256") (owner "Xilinx"))
  )
)

