$comment
	File created using the following command:
		vcd file testepramanha.msim.vcd -direction
$end
$date
	Tue Nov 26 00:38:17 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module testepramanha_vhd_vec_tst $end
$var wire 1 ! M $end
$var wire 1 " x0 $end
$var wire 1 # X1 $end
$var wire 1 $ y0 $end
$var wire 1 % Y1 $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_M $end
$var wire 1 0 ww_X1 $end
$var wire 1 1 ww_x0 $end
$var wire 1 2 ww_y0 $end
$var wire 1 3 ww_Y1 $end
$var wire 1 4 \M~output_o\ $end
$var wire 1 5 \X1~input_o\ $end
$var wire 1 6 \x0~input_o\ $end
$var wire 1 7 \y0~input_o\ $end
$var wire 1 8 \Y1~input_o\ $end
$var wire 1 9 \inst7~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
$end
#50000
1"
11
16
19
14
1/
1!
#100000
0"
1#
01
10
15
06
#150000
1"
11
16
#200000
0"
0#
1$
01
00
12
17
05
06
09
04
0/
0!
#250000
1"
11
16
#300000
0"
1#
01
10
15
06
19
14
1/
1!
#350000
1"
11
16
#400000
0"
0#
0$
1%
01
00
02
13
18
07
05
06
09
04
0/
0!
#450000
1"
11
16
#500000
0"
1#
01
10
15
06
#550000
1"
11
16
#600000
0"
0#
1$
01
00
12
17
05
06
#650000
1"
11
16
#700000
0"
1#
01
10
15
06
#750000
1"
11
16
19
14
1/
1!
#800000
0"
0#
0$
0%
01
00
02
03
08
07
05
06
09
04
0/
0!
#850000
1"
11
16
19
14
1/
1!
#900000
0"
1#
01
10
15
06
#950000
1"
11
16
#1000000
