description: Design a module that takes two 8 bit signed inputs 'a' and 'b' and produces
  their signed product, added to the value 4, as 16 bit output 'out_o'.
interface: module biased_sign_mult (input signed [7:0] a, input signed [7:0] b, output
  signed [15:0] out_o);
