{
  "module_name": "dcn10_hubp.h",
  "hash_id": "d514cceb199b8a64b36c127dab826303d3b496b9e096cbd4f3d7b0de0ecc8040",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hubp.h",
  "human_readable_source": " \n\n#ifndef __DC_MEM_INPUT_DCN10_H__\n#define __DC_MEM_INPUT_DCN10_H__\n\n#include \"hubp.h\"\n\n#define TO_DCN10_HUBP(hubp)\\\n\tcontainer_of(hubp, struct dcn10_hubp, base)\n\n \n#define HUBP_REG_LIST_DCN(id)\\\n\tSRI(DCHUBP_CNTL, HUBP, id),\\\n\tSRI(HUBPREQ_DEBUG_DB, HUBP, id),\\\n\tSRI(HUBPREQ_DEBUG, HUBP, id),\\\n\tSRI(DCSURF_ADDR_CONFIG, HUBP, id),\\\n\tSRI(DCSURF_TILING_CONFIG, HUBP, id),\\\n\tSRI(DCSURF_SURFACE_PITCH, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_PITCH_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_CONFIG, HUBP, id),\\\n\tSRI(DCSURF_FLIP_CONTROL, HUBPREQ, id),\\\n\tSRI(DCSURF_PRI_VIEWPORT_DIMENSION, HUBP, id), \\\n\tSRI(DCSURF_PRI_VIEWPORT_START, HUBP, id), \\\n\tSRI(DCSURF_SEC_VIEWPORT_DIMENSION, HUBP, id), \\\n\tSRI(DCSURF_SEC_VIEWPORT_START, HUBP, id), \\\n\tSRI(DCSURF_PRI_VIEWPORT_DIMENSION_C, HUBP, id), \\\n\tSRI(DCSURF_PRI_VIEWPORT_START_C, HUBP, id), \\\n\tSRI(DCSURF_SEC_VIEWPORT_DIMENSION_C, HUBP, id), \\\n\tSRI(DCSURF_SEC_VIEWPORT_START_C, HUBP, id), \\\n\tSRI(DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH, HUBPREQ, id),\\\n\tSRI(DCSURF_PRIMARY_SURFACE_ADDRESS, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_SURFACE_ADDRESS, HUBPREQ, id),\\\n\tSRI(DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH, HUBPREQ, id),\\\n\tSRI(DCSURF_PRIMARY_META_SURFACE_ADDRESS, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_META_SURFACE_ADDRESS, HUBPREQ, id),\\\n\tSRI(DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C, HUBPREQ, id),\\\n\tSRI(DCSURF_PRIMARY_SURFACE_ADDRESS_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_SURFACE_ADDRESS_C, HUBPREQ, id),\\\n\tSRI(DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C, HUBPREQ, id),\\\n\tSRI(DCSURF_PRIMARY_META_SURFACE_ADDRESS_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SECONDARY_META_SURFACE_ADDRESS_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_INUSE, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_INUSE_HIGH, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_INUSE_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_INUSE_HIGH_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_EARLIEST_INUSE, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_EARLIEST_INUSE_HIGH, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_EARLIEST_INUSE_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_CONTROL, HUBPREQ, id),\\\n\tSRI(DCSURF_SURFACE_FLIP_INTERRUPT, HUBPREQ, id),\\\n\tSRI(HUBPRET_CONTROL, HUBPRET, id),\\\n\tSRI(HUBPRET_READ_LINE_STATUS, HUBPRET, id),\\\n\tSRI(DCN_EXPANSION_MODE, HUBPREQ, id),\\\n\tSRI(DCHUBP_REQ_SIZE_CONFIG, HUBP, id),\\\n\tSRI(DCHUBP_REQ_SIZE_CONFIG_C, HUBP, id),\\\n\tSRI(BLANK_OFFSET_0, HUBPREQ, id),\\\n\tSRI(BLANK_OFFSET_1, HUBPREQ, id),\\\n\tSRI(DST_DIMENSIONS, HUBPREQ, id),\\\n\tSRI(DST_AFTER_SCALER, HUBPREQ, id),\\\n\tSRI(VBLANK_PARAMETERS_0, HUBPREQ, id),\\\n\tSRI(REF_FREQ_TO_PIX_FREQ, HUBPREQ, id),\\\n\tSRI(VBLANK_PARAMETERS_1, HUBPREQ, id),\\\n\tSRI(VBLANK_PARAMETERS_3, HUBPREQ, id),\\\n\tSRI(NOM_PARAMETERS_4, HUBPREQ, id),\\\n\tSRI(NOM_PARAMETERS_5, HUBPREQ, id),\\\n\tSRI(PER_LINE_DELIVERY_PRE, HUBPREQ, id),\\\n\tSRI(PER_LINE_DELIVERY, HUBPREQ, id),\\\n\tSRI(VBLANK_PARAMETERS_2, HUBPREQ, id),\\\n\tSRI(VBLANK_PARAMETERS_4, HUBPREQ, id),\\\n\tSRI(NOM_PARAMETERS_6, HUBPREQ, id),\\\n\tSRI(NOM_PARAMETERS_7, HUBPREQ, id),\\\n\tSRI(DCN_TTU_QOS_WM, HUBPREQ, id),\\\n\tSRI(DCN_GLOBAL_TTU_CNTL, HUBPREQ, id),\\\n\tSRI(DCN_SURF0_TTU_CNTL0, HUBPREQ, id),\\\n\tSRI(DCN_SURF0_TTU_CNTL1, HUBPREQ, id),\\\n\tSRI(DCN_SURF1_TTU_CNTL0, HUBPREQ, id),\\\n\tSRI(DCN_SURF1_TTU_CNTL1, HUBPREQ, id),\\\n\tSRI(DCN_CUR0_TTU_CNTL0, HUBPREQ, id),\\\n\tSRI(DCN_CUR0_TTU_CNTL1, HUBPREQ, id),\\\n\tSRI(HUBP_CLK_CNTL, HUBP, id)\n\n \n#define HUBP_REG_LIST_DCN_VM(id)\\\n\tSRI(NOM_PARAMETERS_0, HUBPREQ, id),\\\n\tSRI(NOM_PARAMETERS_1, HUBPREQ, id),\\\n\tSRI(NOM_PARAMETERS_2, HUBPREQ, id),\\\n\tSRI(NOM_PARAMETERS_3, HUBPREQ, id),\\\n\tSRI(DCN_VM_MX_L1_TLB_CNTL, HUBPREQ, id)\n\n#define HUBP_REG_LIST_DCN10(id)\\\n\tHUBP_REG_LIST_DCN(id),\\\n\tHUBP_REG_LIST_DCN_VM(id),\\\n\tSRI(PREFETCH_SETTINS, HUBPREQ, id),\\\n\tSRI(PREFETCH_SETTINS_C, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB, HUBPREQ, id),\\\n\tSRI(DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB, HUBPREQ, id),\\\n\tSRI(CURSOR_SETTINS, HUBPREQ, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS_HIGH, CURSOR, id), \\\n\tSRI(CURSOR_SURFACE_ADDRESS, CURSOR, id), \\\n\tSRI(CURSOR_SIZE, CURSOR, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR, id), \\\n\tSRI(CURSOR_POSITION, CURSOR, id), \\\n\tSRI(CURSOR_HOT_SPOT, CURSOR, id), \\\n\tSRI(CURSOR_DST_OFFSET, CURSOR, id)\n\n#define HUBP_COMMON_REG_VARIABLE_LIST \\\n\tuint32_t DCHUBP_CNTL; \\\n\tuint32_t HUBPREQ_DEBUG_DB; \\\n\tuint32_t HUBPREQ_DEBUG; \\\n\tuint32_t DCSURF_ADDR_CONFIG; \\\n\tuint32_t DCSURF_TILING_CONFIG; \\\n\tuint32_t DCSURF_SURFACE_PITCH; \\\n\tuint32_t DCSURF_SURFACE_PITCH_C; \\\n\tuint32_t DCSURF_SURFACE_CONFIG; \\\n\tuint32_t DCSURF_FLIP_CONTROL; \\\n\tuint32_t DCSURF_PRI_VIEWPORT_DIMENSION; \\\n\tuint32_t DCSURF_PRI_VIEWPORT_START; \\\n\tuint32_t DCSURF_SEC_VIEWPORT_DIMENSION; \\\n\tuint32_t DCSURF_SEC_VIEWPORT_START; \\\n\tuint32_t DCSURF_PRI_VIEWPORT_DIMENSION_C; \\\n\tuint32_t DCSURF_PRI_VIEWPORT_START_C; \\\n\tuint32_t DCSURF_SEC_VIEWPORT_DIMENSION_C; \\\n\tuint32_t DCSURF_SEC_VIEWPORT_START_C; \\\n\tuint32_t DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH; \\\n\tuint32_t DCSURF_PRIMARY_SURFACE_ADDRESS; \\\n\tuint32_t DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH; \\\n\tuint32_t DCSURF_SECONDARY_SURFACE_ADDRESS; \\\n\tuint32_t DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH; \\\n\tuint32_t DCSURF_PRIMARY_META_SURFACE_ADDRESS; \\\n\tuint32_t DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH; \\\n\tuint32_t DCSURF_SECONDARY_META_SURFACE_ADDRESS; \\\n\tuint32_t DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C; \\\n\tuint32_t DCSURF_PRIMARY_SURFACE_ADDRESS_C; \\\n\tuint32_t DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C; \\\n\tuint32_t DCSURF_SECONDARY_SURFACE_ADDRESS_C; \\\n\tuint32_t DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C; \\\n\tuint32_t DCSURF_PRIMARY_META_SURFACE_ADDRESS_C; \\\n\tuint32_t DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C; \\\n\tuint32_t DCSURF_SECONDARY_META_SURFACE_ADDRESS_C; \\\n\tuint32_t DCSURF_SURFACE_INUSE; \\\n\tuint32_t DCSURF_SURFACE_INUSE_HIGH; \\\n\tuint32_t DCSURF_SURFACE_INUSE_C; \\\n\tuint32_t DCSURF_SURFACE_INUSE_HIGH_C; \\\n\tuint32_t DCSURF_SURFACE_EARLIEST_INUSE; \\\n\tuint32_t DCSURF_SURFACE_EARLIEST_INUSE_HIGH; \\\n\tuint32_t DCSURF_SURFACE_EARLIEST_INUSE_C; \\\n\tuint32_t DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C; \\\n\tuint32_t DCSURF_SURFACE_CONTROL; \\\n\tuint32_t DCSURF_SURFACE_FLIP_INTERRUPT; \\\n\tuint32_t HUBPRET_CONTROL; \\\n\tuint32_t HUBPRET_READ_LINE_STATUS; \\\n\tuint32_t DCN_EXPANSION_MODE; \\\n\tuint32_t DCHUBP_REQ_SIZE_CONFIG; \\\n\tuint32_t DCHUBP_REQ_SIZE_CONFIG_C; \\\n\tuint32_t BLANK_OFFSET_0; \\\n\tuint32_t BLANK_OFFSET_1; \\\n\tuint32_t DST_DIMENSIONS; \\\n\tuint32_t DST_AFTER_SCALER; \\\n\tuint32_t PREFETCH_SETTINS; \\\n\tuint32_t PREFETCH_SETTINGS; \\\n\tuint32_t VBLANK_PARAMETERS_0; \\\n\tuint32_t REF_FREQ_TO_PIX_FREQ; \\\n\tuint32_t VBLANK_PARAMETERS_1; \\\n\tuint32_t VBLANK_PARAMETERS_3; \\\n\tuint32_t NOM_PARAMETERS_0; \\\n\tuint32_t NOM_PARAMETERS_1; \\\n\tuint32_t NOM_PARAMETERS_4; \\\n\tuint32_t NOM_PARAMETERS_5; \\\n\tuint32_t PER_LINE_DELIVERY_PRE; \\\n\tuint32_t PER_LINE_DELIVERY; \\\n\tuint32_t PREFETCH_SETTINS_C; \\\n\tuint32_t PREFETCH_SETTINGS_C; \\\n\tuint32_t VBLANK_PARAMETERS_2; \\\n\tuint32_t VBLANK_PARAMETERS_4; \\\n\tuint32_t NOM_PARAMETERS_2; \\\n\tuint32_t NOM_PARAMETERS_3; \\\n\tuint32_t NOM_PARAMETERS_6; \\\n\tuint32_t NOM_PARAMETERS_7; \\\n\tuint32_t DCN_TTU_QOS_WM; \\\n\tuint32_t DCN_GLOBAL_TTU_CNTL; \\\n\tuint32_t DCN_SURF0_TTU_CNTL0; \\\n\tuint32_t DCN_SURF0_TTU_CNTL1; \\\n\tuint32_t DCN_SURF1_TTU_CNTL0; \\\n\tuint32_t DCN_SURF1_TTU_CNTL1; \\\n\tuint32_t DCN_CUR0_TTU_CNTL0; \\\n\tuint32_t DCN_CUR0_TTU_CNTL1; \\\n\tuint32_t DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB; \\\n\tuint32_t DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB; \\\n\tuint32_t DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB; \\\n\tuint32_t DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB; \\\n\tuint32_t DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB; \\\n\tuint32_t DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB; \\\n\tuint32_t DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB; \\\n\tuint32_t DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB; \\\n\tuint32_t DCN_VM_MX_L1_TLB_CNTL; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_LOW_ADDR; \\\n\tuint32_t DCN_VM_SYSTEM_APERTURE_HIGH_ADDR; \\\n\tuint32_t CURSOR_SETTINS; \\\n\tuint32_t CURSOR_SETTINGS; \\\n\tuint32_t CURSOR_SURFACE_ADDRESS_HIGH; \\\n\tuint32_t CURSOR_SURFACE_ADDRESS; \\\n\tuint32_t CURSOR_SIZE; \\\n\tuint32_t CURSOR_CONTROL; \\\n\tuint32_t CURSOR_POSITION; \\\n\tuint32_t CURSOR_HOT_SPOT; \\\n\tuint32_t CURSOR_DST_OFFSET; \\\n\tuint32_t HUBP_CLK_CNTL\n\n#define HUBP_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n \n \n#define HUBP_MASK_SH_LIST_DCN_SHARE_COMMON(mask_sh)\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_BLANK_EN, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_TTU_DISABLE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_UNDERFLOW_STATUS, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_UNDERFLOW_CLEAR, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_NO_OUTSTANDING_REQ, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_VTG_SEL, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_DISABLE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_CNTL, HUBP_IN_BLANK, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_ADDR_CONFIG, NUM_PIPES, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_ADDR_CONFIG, NUM_BANKS, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_ADDR_CONFIG, PIPE_INTERLEAVE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_ADDR_CONFIG, NUM_SE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_ADDR_CONFIG, NUM_RB_PER_SE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_ADDR_CONFIG, MAX_COMPRESSED_FRAGS, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_TILING_CONFIG, SW_MODE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_TILING_CONFIG, META_LINEAR, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_TILING_CONFIG, PIPE_ALIGNED, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_PITCH, PITCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_PITCH, META_PITCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_PITCH_C, PITCH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_PITCH_C, META_PITCH_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SURFACE_CONFIG, SURFACE_PIXEL_FORMAT, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL, SURFACE_FLIP_TYPE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL, SURFACE_FLIP_MODE_FOR_STEREOSYNC, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL, SURFACE_FLIP_IN_STEREOSYNC, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL, SURFACE_FLIP_PENDING, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_FLIP_CONTROL, SURFACE_UPDATE_LOCK, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_DIMENSION, PRI_VIEWPORT_WIDTH, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_DIMENSION, PRI_VIEWPORT_HEIGHT, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_START, PRI_VIEWPORT_X_START, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_START, PRI_VIEWPORT_Y_START, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_DIMENSION, SEC_VIEWPORT_WIDTH, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_DIMENSION, SEC_VIEWPORT_HEIGHT, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_START, SEC_VIEWPORT_X_START, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_START, SEC_VIEWPORT_Y_START, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C, PRI_VIEWPORT_WIDTH_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C, PRI_VIEWPORT_HEIGHT_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_START_C, PRI_VIEWPORT_X_START_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_PRI_VIEWPORT_START_C, PRI_VIEWPORT_Y_START_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C, SEC_VIEWPORT_WIDTH_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C, SEC_VIEWPORT_HEIGHT_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_START_C, SEC_VIEWPORT_X_START_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SEC_VIEWPORT_START_C, SEC_VIEWPORT_Y_START_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH, PRIMARY_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS, PRIMARY_SURFACE_ADDRESS, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH, SECONDARY_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS, SECONDARY_SURFACE_ADDRESS, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH, PRIMARY_META_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS, PRIMARY_META_SURFACE_ADDRESS, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH, SECONDARY_META_SURFACE_ADDRESS_HIGH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS, SECONDARY_META_SURFACE_ADDRESS, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C, PRIMARY_SURFACE_ADDRESS_HIGH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C, PRIMARY_SURFACE_ADDRESS_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C, SECONDARY_SURFACE_ADDRESS_HIGH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C, SECONDARY_SURFACE_ADDRESS_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C, PRIMARY_META_SURFACE_ADDRESS_HIGH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C, PRIMARY_META_SURFACE_ADDRESS_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C, SECONDARY_META_SURFACE_ADDRESS_HIGH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C, SECONDARY_META_SURFACE_ADDRESS_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_INUSE, SURFACE_INUSE_ADDRESS, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_INUSE_HIGH, SURFACE_INUSE_ADDRESS_HIGH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_INUSE_C, SURFACE_INUSE_ADDRESS_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C, SURFACE_INUSE_ADDRESS_HIGH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE, SURFACE_EARLIEST_INUSE_ADDRESS, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH, SURFACE_EARLIEST_INUSE_ADDRESS_HIGH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C, SURFACE_EARLIEST_INUSE_ADDRESS_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C, SURFACE_EARLIEST_INUSE_ADDRESS_HIGH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, PRIMARY_SURFACE_TMZ, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, PRIMARY_SURFACE_TMZ_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, PRIMARY_META_SURFACE_TMZ, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, PRIMARY_META_SURFACE_TMZ_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, PRIMARY_SURFACE_DCC_EN, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, PRIMARY_SURFACE_DCC_IND_64B_BLK, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, SECONDARY_SURFACE_TMZ, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, SECONDARY_SURFACE_TMZ_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, SECONDARY_META_SURFACE_TMZ, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, SECONDARY_META_SURFACE_TMZ_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, SECONDARY_SURFACE_DCC_EN, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_CONTROL, SECONDARY_SURFACE_DCC_IND_64B_BLK, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT, SURFACE_FLIP_INT_MASK, mask_sh),\\\n\tHUBP_SF(HUBPRET0_HUBPRET_CONTROL, DET_BUF_PLANE1_BASE_ADDRESS, mask_sh),\\\n\tHUBP_SF(HUBPRET0_HUBPRET_CONTROL, CROSSBAR_SRC_CB_B, mask_sh),\\\n\tHUBP_SF(HUBPRET0_HUBPRET_CONTROL, CROSSBAR_SRC_CR_R, mask_sh),\\\n\tHUBP_SF(HUBPRET0_HUBPRET_READ_LINE_STATUS, PIPE_READ_VBLANK, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_EXPANSION_MODE, DRQ_EXPANSION_MODE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_EXPANSION_MODE, PRQ_EXPANSION_MODE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_EXPANSION_MODE, MRQ_EXPANSION_MODE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_EXPANSION_MODE, CRQ_EXPANSION_MODE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, CHUNK_SIZE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, MIN_CHUNK_SIZE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, META_CHUNK_SIZE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, MIN_META_CHUNK_SIZE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, DPTE_GROUP_SIZE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, SWATH_HEIGHT, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, PTE_ROW_HEIGHT_LINEAR, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, CHUNK_SIZE_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, MIN_CHUNK_SIZE_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, META_CHUNK_SIZE_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, MIN_META_CHUNK_SIZE_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, DPTE_GROUP_SIZE_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, SWATH_HEIGHT_C, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, PTE_ROW_HEIGHT_LINEAR_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_BLANK_OFFSET_0, REFCYC_H_BLANK_END, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_BLANK_OFFSET_0, DLG_V_BLANK_END, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_BLANK_OFFSET_1, MIN_DST_Y_NEXT_START, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DST_DIMENSIONS, REFCYC_PER_HTOTAL, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DST_AFTER_SCALER, REFCYC_X_AFTER_SCALER, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DST_AFTER_SCALER, DST_Y_AFTER_SCALER, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_0, DST_Y_PER_VM_VBLANK, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_0, DST_Y_PER_ROW_VBLANK, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_REF_FREQ_TO_PIX_FREQ, REF_FREQ_TO_PIX_FREQ, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_1, REFCYC_PER_PTE_GROUP_VBLANK_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_3, REFCYC_PER_META_CHUNK_VBLANK_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_4, DST_Y_PER_META_ROW_NOM_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_5, REFCYC_PER_META_CHUNK_NOM_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PER_LINE_DELIVERY_PRE, REFCYC_PER_LINE_DELIVERY_PRE_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PER_LINE_DELIVERY_PRE, REFCYC_PER_LINE_DELIVERY_PRE_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PER_LINE_DELIVERY, REFCYC_PER_LINE_DELIVERY_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PER_LINE_DELIVERY, REFCYC_PER_LINE_DELIVERY_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_2, REFCYC_PER_PTE_GROUP_VBLANK_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_VBLANK_PARAMETERS_4, REFCYC_PER_META_CHUNK_VBLANK_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_6, DST_Y_PER_META_ROW_NOM_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_7, REFCYC_PER_META_CHUNK_NOM_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_TTU_QOS_WM, QoS_LEVEL_LOW_WM, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_TTU_QOS_WM, QoS_LEVEL_HIGH_WM, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_GLOBAL_TTU_CNTL, MIN_TTU_VBLANK, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_GLOBAL_TTU_CNTL, QoS_LEVEL_FLIP, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_SURF0_TTU_CNTL0, REFCYC_PER_REQ_DELIVERY, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_SURF0_TTU_CNTL0, QoS_LEVEL_FIXED, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_SURF0_TTU_CNTL0, QoS_RAMP_DISABLE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_SURF0_TTU_CNTL1, REFCYC_PER_REQ_DELIVERY_PRE, mask_sh),\\\n\tHUBP_SF(HUBP0_HUBP_CLK_CNTL, HUBP_CLOCK_ENABLE, mask_sh)\n \n#define HUBP_MASK_SH_LIST_DCN_COMMON(mask_sh)\\\n\tHUBP_MASK_SH_LIST_DCN_SHARE_COMMON(mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_TILING_CONFIG, RB_ALIGNED, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG, MPTE_GROUP_SIZE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCHUBP_REQ_SIZE_CONFIG_C, MPTE_GROUP_SIZE_C, mask_sh)\n\n \n#define HUBP_MASK_SH_LIST_DCN(mask_sh)\\\n\tHUBP_MASK_SH_LIST_DCN_COMMON(mask_sh)\n\n \n#define HUBP_MASK_SH_LIST_DCN_VM(mask_sh)\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_0, DST_Y_PER_PTE_ROW_NOM_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_1, REFCYC_PER_PTE_GROUP_NOM_L, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_2, DST_Y_PER_PTE_ROW_NOM_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_NOM_PARAMETERS_3, REFCYC_PER_PTE_GROUP_NOM_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_CUR0_TTU_CNTL0, REFCYC_PER_REQ_DELIVERY, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_CUR0_TTU_CNTL0, QoS_LEVEL_FIXED, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_CUR0_TTU_CNTL0, QoS_RAMP_DISABLE, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_CUR0_TTU_CNTL1, REFCYC_PER_REQ_DELIVERY_PRE, mask_sh)\n\n#define HUBP_MASK_SH_LIST_DCN10(mask_sh)\\\n\tHUBP_MASK_SH_LIST_DCN(mask_sh),\\\n\tHUBP_MASK_SH_LIST_DCN_VM(mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SURFACE_CONFIG, ROTATION_ANGLE, mask_sh),\\\n\tHUBP_SF(HUBP0_DCSURF_SURFACE_CONFIG, H_MIRROR_EN, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINS, DST_Y_PREFETCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINS, VRATIO_PREFETCH, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_PREFETCH_SETTINS_C, VRATIO_PREFETCH_C, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB, VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB, VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB, VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB, VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB, VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB, VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB, VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_SYSTEM, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB, VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB, MC_VM_SYSTEM_APERTURE_LOW_ADDR_MSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB, MC_VM_SYSTEM_APERTURE_LOW_ADDR_LSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB, MC_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB, MC_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, MC_VM_SYSTEM_APERTURE_DEFAULT_SYSTEM, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB, MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB, mask_sh),\\\n\tHUBP_SF(HUBPREQ0_CURSOR_SETTINS, CURSOR0_DST_Y_OFFSET, mask_sh), \\\n\tHUBP_SF(HUBPREQ0_CURSOR_SETTINS, CURSOR0_CHUNK_HDL_ADJUST, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_SURFACE_ADDRESS_HIGH, CURSOR_SURFACE_ADDRESS_HIGH, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_SURFACE_ADDRESS, CURSOR_SURFACE_ADDRESS, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_SIZE, CURSOR_WIDTH, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_SIZE, CURSOR_HEIGHT, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_2X_MAGNIFY, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_POSITION, CURSOR_X_POSITION, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_POSITION, CURSOR_Y_POSITION, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_X, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_HOT_SPOT, CURSOR_HOT_SPOT_Y, mask_sh), \\\n\tHUBP_SF(CURSOR0_CURSOR_DST_OFFSET, CURSOR_DST_X_OFFSET, mask_sh)\n\n#define DCN_HUBP_REG_FIELD_BASE_LIST(type) \\\n\ttype HUBP_BLANK_EN;\\\n\ttype HUBP_DISABLE;\\\n\ttype HUBP_TTU_DISABLE;\\\n\ttype HUBP_NO_OUTSTANDING_REQ;\\\n\ttype HUBP_VTG_SEL;\\\n\ttype HUBP_UNDERFLOW_STATUS;\\\n\ttype HUBP_UNDERFLOW_CLEAR;\\\n\ttype HUBP_IN_BLANK;\\\n\ttype NUM_PIPES;\\\n\ttype NUM_BANKS;\\\n\ttype PIPE_INTERLEAVE;\\\n\ttype NUM_SE;\\\n\ttype NUM_RB_PER_SE;\\\n\ttype MAX_COMPRESSED_FRAGS;\\\n\ttype SW_MODE;\\\n\ttype META_LINEAR;\\\n\ttype RB_ALIGNED;\\\n\ttype PIPE_ALIGNED;\\\n\ttype PITCH;\\\n\ttype META_PITCH;\\\n\ttype PITCH_C;\\\n\ttype META_PITCH_C;\\\n\ttype ROTATION_ANGLE;\\\n\ttype H_MIRROR_EN;\\\n\ttype SURFACE_PIXEL_FORMAT;\\\n\ttype SURFACE_FLIP_TYPE;\\\n\ttype SURFACE_FLIP_MODE_FOR_STEREOSYNC;\\\n\ttype SURFACE_FLIP_IN_STEREOSYNC;\\\n\ttype SURFACE_UPDATE_LOCK;\\\n\ttype SURFACE_FLIP_PENDING;\\\n\ttype PRI_VIEWPORT_WIDTH; \\\n\ttype PRI_VIEWPORT_HEIGHT; \\\n\ttype PRI_VIEWPORT_X_START; \\\n\ttype PRI_VIEWPORT_Y_START; \\\n\ttype SEC_VIEWPORT_WIDTH; \\\n\ttype SEC_VIEWPORT_HEIGHT; \\\n\ttype SEC_VIEWPORT_X_START; \\\n\ttype SEC_VIEWPORT_Y_START; \\\n\ttype PRI_VIEWPORT_WIDTH_C; \\\n\ttype PRI_VIEWPORT_HEIGHT_C; \\\n\ttype PRI_VIEWPORT_X_START_C; \\\n\ttype PRI_VIEWPORT_Y_START_C; \\\n\ttype SEC_VIEWPORT_WIDTH_C; \\\n\ttype SEC_VIEWPORT_HEIGHT_C; \\\n\ttype SEC_VIEWPORT_X_START_C; \\\n\ttype SEC_VIEWPORT_Y_START_C; \\\n\ttype PRIMARY_SURFACE_ADDRESS_HIGH;\\\n\ttype PRIMARY_SURFACE_ADDRESS;\\\n\ttype SECONDARY_SURFACE_ADDRESS_HIGH;\\\n\ttype SECONDARY_SURFACE_ADDRESS;\\\n\ttype PRIMARY_META_SURFACE_ADDRESS_HIGH;\\\n\ttype PRIMARY_META_SURFACE_ADDRESS;\\\n\ttype SECONDARY_META_SURFACE_ADDRESS_HIGH;\\\n\ttype SECONDARY_META_SURFACE_ADDRESS;\\\n\ttype PRIMARY_SURFACE_ADDRESS_HIGH_C;\\\n\ttype PRIMARY_SURFACE_ADDRESS_C;\\\n\ttype SECONDARY_SURFACE_ADDRESS_HIGH_C;\\\n\ttype SECONDARY_SURFACE_ADDRESS_C;\\\n\ttype PRIMARY_META_SURFACE_ADDRESS_HIGH_C;\\\n\ttype PRIMARY_META_SURFACE_ADDRESS_C;\\\n\ttype SECONDARY_META_SURFACE_ADDRESS_HIGH_C;\\\n\ttype SECONDARY_META_SURFACE_ADDRESS_C;\\\n\ttype SURFACE_INUSE_ADDRESS;\\\n\ttype SURFACE_INUSE_ADDRESS_HIGH;\\\n\ttype SURFACE_INUSE_ADDRESS_C;\\\n\ttype SURFACE_INUSE_ADDRESS_HIGH_C;\\\n\ttype SURFACE_EARLIEST_INUSE_ADDRESS;\\\n\ttype SURFACE_EARLIEST_INUSE_ADDRESS_HIGH;\\\n\ttype SURFACE_EARLIEST_INUSE_ADDRESS_C;\\\n\ttype SURFACE_EARLIEST_INUSE_ADDRESS_HIGH_C;\\\n\ttype PRIMARY_SURFACE_TMZ;\\\n\ttype PRIMARY_SURFACE_TMZ_C;\\\n\ttype SECONDARY_SURFACE_TMZ;\\\n\ttype SECONDARY_SURFACE_TMZ_C;\\\n\ttype PRIMARY_META_SURFACE_TMZ;\\\n\ttype PRIMARY_META_SURFACE_TMZ_C;\\\n\ttype SECONDARY_META_SURFACE_TMZ;\\\n\ttype SECONDARY_META_SURFACE_TMZ_C;\\\n\ttype PRIMARY_SURFACE_DCC_EN;\\\n\ttype PRIMARY_SURFACE_DCC_IND_64B_BLK;\\\n\ttype SECONDARY_SURFACE_DCC_EN;\\\n\ttype SECONDARY_SURFACE_DCC_IND_64B_BLK;\\\n\ttype SURFACE_FLIP_INT_MASK;\\\n\ttype DET_BUF_PLANE1_BASE_ADDRESS;\\\n\ttype CROSSBAR_SRC_CB_B;\\\n\ttype CROSSBAR_SRC_CR_R;\\\n\ttype PIPE_READ_VBLANK;\\\n\ttype DRQ_EXPANSION_MODE;\\\n\ttype PRQ_EXPANSION_MODE;\\\n\ttype MRQ_EXPANSION_MODE;\\\n\ttype CRQ_EXPANSION_MODE;\\\n\ttype CHUNK_SIZE;\\\n\ttype MIN_CHUNK_SIZE;\\\n\ttype META_CHUNK_SIZE;\\\n\ttype MIN_META_CHUNK_SIZE;\\\n\ttype DPTE_GROUP_SIZE;\\\n\ttype MPTE_GROUP_SIZE;\\\n\ttype SWATH_HEIGHT;\\\n\ttype PTE_ROW_HEIGHT_LINEAR;\\\n\ttype CHUNK_SIZE_C;\\\n\ttype MIN_CHUNK_SIZE_C;\\\n\ttype META_CHUNK_SIZE_C;\\\n\ttype MIN_META_CHUNK_SIZE_C;\\\n\ttype DPTE_GROUP_SIZE_C;\\\n\ttype MPTE_GROUP_SIZE_C;\\\n\ttype SWATH_HEIGHT_C;\\\n\ttype PTE_ROW_HEIGHT_LINEAR_C;\\\n\ttype REFCYC_H_BLANK_END;\\\n\ttype DLG_V_BLANK_END;\\\n\ttype MIN_DST_Y_NEXT_START;\\\n\ttype REFCYC_PER_HTOTAL;\\\n\ttype REFCYC_X_AFTER_SCALER;\\\n\ttype DST_Y_AFTER_SCALER;\\\n\ttype DST_Y_PREFETCH;\\\n\ttype VRATIO_PREFETCH;\\\n\ttype DST_Y_PER_VM_VBLANK;\\\n\ttype DST_Y_PER_ROW_VBLANK;\\\n\ttype REF_FREQ_TO_PIX_FREQ;\\\n\ttype REFCYC_PER_PTE_GROUP_VBLANK_L;\\\n\ttype REFCYC_PER_META_CHUNK_VBLANK_L;\\\n\ttype DST_Y_PER_PTE_ROW_NOM_L;\\\n\ttype REFCYC_PER_PTE_GROUP_NOM_L;\\\n\ttype DST_Y_PER_META_ROW_NOM_L;\\\n\ttype REFCYC_PER_META_CHUNK_NOM_L;\\\n\ttype REFCYC_PER_LINE_DELIVERY_PRE_L;\\\n\ttype REFCYC_PER_LINE_DELIVERY_PRE_C;\\\n\ttype REFCYC_PER_LINE_DELIVERY_L;\\\n\ttype REFCYC_PER_LINE_DELIVERY_C;\\\n\ttype VRATIO_PREFETCH_C;\\\n\ttype REFCYC_PER_PTE_GROUP_VBLANK_C;\\\n\ttype REFCYC_PER_META_CHUNK_VBLANK_C;\\\n\ttype DST_Y_PER_PTE_ROW_NOM_C;\\\n\ttype REFCYC_PER_PTE_GROUP_NOM_C;\\\n\ttype DST_Y_PER_META_ROW_NOM_C;\\\n\ttype REFCYC_PER_META_CHUNK_NOM_C;\\\n\ttype QoS_LEVEL_LOW_WM;\\\n\ttype QoS_LEVEL_HIGH_WM;\\\n\ttype MIN_TTU_VBLANK;\\\n\ttype QoS_LEVEL_FLIP;\\\n\ttype REFCYC_PER_REQ_DELIVERY;\\\n\ttype QoS_LEVEL_FIXED;\\\n\ttype QoS_RAMP_DISABLE;\\\n\ttype REFCYC_PER_REQ_DELIVERY_PRE;\\\n\ttype VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB;\\\n\ttype VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB;\\\n\ttype VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB;\\\n\ttype VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB;\\\n\ttype VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB;\\\n\ttype VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB;\\\n\ttype VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB;\\\n\ttype VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_SYSTEM;\\\n\ttype VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB;\\\n\ttype ENABLE_L1_TLB;\\\n\ttype SYSTEM_ACCESS_MODE;\\\n\ttype HUBP_CLOCK_ENABLE;\\\n\ttype MC_VM_SYSTEM_APERTURE_DEFAULT_SYSTEM;\\\n\ttype MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB;\\\n\ttype MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB;\\\n\ttype MC_VM_SYSTEM_APERTURE_LOW_ADDR_MSB;\\\n\ttype MC_VM_SYSTEM_APERTURE_LOW_ADDR_LSB;\\\n\ttype MC_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB;\\\n\ttype MC_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB;\\\n\ttype MC_VM_SYSTEM_APERTURE_LOW_ADDR;\\\n\ttype MC_VM_SYSTEM_APERTURE_HIGH_ADDR;\\\n\ttype DCN_VM_SYSTEM_APERTURE_DEFAULT_SYSTEM;\\\n\ttype DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB;\\\n\ttype DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB;\\\n\t \\\n\ttype PAGE_DIRECTORY_ENTRY_HI32;\\\n\ttype PAGE_DIRECTORY_ENTRY_LO32;\\\n\ttype LOGICAL_PAGE_NUMBER_HI4;\\\n\ttype LOGICAL_PAGE_NUMBER_LO32;\\\n\ttype PHYSICAL_PAGE_ADDR_HI4;\\\n\ttype PHYSICAL_PAGE_ADDR_LO32;\\\n\ttype PHYSICAL_PAGE_NUMBER_MSB;\\\n\ttype PHYSICAL_PAGE_NUMBER_LSB;\\\n\ttype LOGICAL_ADDR;\\\n\ttype CURSOR0_DST_Y_OFFSET; \\\n\ttype CURSOR0_CHUNK_HDL_ADJUST; \\\n\ttype CURSOR_SURFACE_ADDRESS_HIGH; \\\n\ttype CURSOR_SURFACE_ADDRESS; \\\n\ttype CURSOR_WIDTH; \\\n\ttype CURSOR_HEIGHT; \\\n\ttype CURSOR_MODE; \\\n\ttype CURSOR_2X_MAGNIFY; \\\n\ttype CURSOR_PITCH; \\\n\ttype CURSOR_LINES_PER_CHUNK; \\\n\ttype CURSOR_ENABLE; \\\n\ttype CURSOR_X_POSITION; \\\n\ttype CURSOR_Y_POSITION; \\\n\ttype CURSOR_HOT_SPOT_X; \\\n\ttype CURSOR_HOT_SPOT_Y; \\\n\ttype CURSOR_DST_X_OFFSET; \\\n\ttype OUTPUT_FP\n\n#define DCN_HUBP_REG_FIELD_LIST(type) \\\n\tDCN_HUBP_REG_FIELD_BASE_LIST(type);\\\n\ttype ALPHA_PLANE_EN\n\nstruct dcn_mi_registers {\n\tHUBP_COMMON_REG_VARIABLE_LIST;\n};\n\nstruct dcn_mi_shift {\n\tDCN_HUBP_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn_mi_mask {\n\tDCN_HUBP_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn_hubp_state {\n\tstruct _vcs_dpi_display_dlg_regs_st dlg_attr;\n\tstruct _vcs_dpi_display_ttu_regs_st ttu_attr;\n\tstruct _vcs_dpi_display_rq_regs_st rq_regs;\n\tuint32_t pixel_format;\n\tuint32_t inuse_addr_hi;\n\tuint32_t inuse_addr_lo;\n\tuint32_t viewport_width;\n\tuint32_t viewport_height;\n\tuint32_t rotation_angle;\n\tuint32_t h_mirror_en;\n\tuint32_t sw_mode;\n\tuint32_t dcc_en;\n\tuint32_t blank_en;\n\tuint32_t clock_en;\n\tuint32_t underflow_status;\n\tuint32_t ttu_disable;\n\tuint32_t min_ttu_vblank;\n\tuint32_t qos_level_low_wm;\n\tuint32_t qos_level_high_wm;\n\tuint32_t primary_surface_addr_lo;\n\tuint32_t primary_surface_addr_hi;\n\tuint32_t primary_meta_addr_lo;\n\tuint32_t primary_meta_addr_hi;\n\tuint32_t uclk_pstate_force;\n\tuint32_t hubp_cntl;\n};\n\nstruct dcn10_hubp {\n\tstruct hubp base;\n\tstruct dcn_hubp_state state;\n\tconst struct dcn_mi_registers *hubp_regs;\n\tconst struct dcn_mi_shift *hubp_shift;\n\tconst struct dcn_mi_mask *hubp_mask;\n};\n\nvoid hubp1_program_surface_config(\n\tstruct hubp *hubp,\n\tenum surface_pixel_format format,\n\tunion dc_tiling_info *tiling_info,\n\tstruct plane_size *plane_size,\n\tenum dc_rotation_angle rotation,\n\tstruct dc_plane_dcc_param *dcc,\n\tbool horizontal_mirror,\n\tunsigned int compat_level);\n\nvoid hubp1_program_deadline(\n\t\tstruct hubp *hubp,\n\t\tstruct _vcs_dpi_display_dlg_regs_st *dlg_attr,\n\t\tstruct _vcs_dpi_display_ttu_regs_st *ttu_attr);\n\nvoid hubp1_program_requestor(\n\t\tstruct hubp *hubp,\n\t\tstruct _vcs_dpi_display_rq_regs_st *rq_regs);\n\nvoid hubp1_program_pixel_format(\n\tstruct hubp *hubp,\n\tenum surface_pixel_format format);\n\nvoid hubp1_program_size(\n\tstruct hubp *hubp,\n\tenum surface_pixel_format format,\n\tconst struct plane_size *plane_size,\n\tstruct dc_plane_dcc_param *dcc);\n\nvoid hubp1_program_rotation(\n\tstruct hubp *hubp,\n\tenum dc_rotation_angle rotation,\n\tbool horizontal_mirror);\n\nvoid hubp1_program_tiling(\n\tstruct hubp *hubp,\n\tconst union dc_tiling_info *info,\n\tconst enum surface_pixel_format pixel_format);\n\nvoid hubp1_dcc_control(struct hubp *hubp,\n\t\tbool enable,\n\t\tenum hubp_ind_block_size independent_64b_blks);\n\nbool hubp1_program_surface_flip_and_addr(\n\tstruct hubp *hubp,\n\tconst struct dc_plane_address *address,\n\tbool flip_immediate);\n\nbool hubp1_is_flip_pending(struct hubp *hubp);\n\nvoid hubp1_cursor_set_attributes(\n\t\tstruct hubp *hubp,\n\t\tconst struct dc_cursor_attributes *attr);\n\nvoid hubp1_cursor_set_position(\n\t\tstruct hubp *hubp,\n\t\tconst struct dc_cursor_position *pos,\n\t\tconst struct dc_cursor_mi_param *param);\n\nvoid hubp1_set_blank(struct hubp *hubp, bool blank);\n\nvoid min_set_viewport(struct hubp *hubp,\n\t\tconst struct rect *viewport,\n\t\tconst struct rect *viewport_c);\n\nvoid hubp1_clk_cntl(struct hubp *hubp, bool enable);\nvoid hubp1_vtg_sel(struct hubp *hubp, uint32_t otg_inst);\n\nvoid dcn10_hubp_construct(\n\tstruct dcn10_hubp *hubp1,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn_mi_registers *hubp_regs,\n\tconst struct dcn_mi_shift *hubp_shift,\n\tconst struct dcn_mi_mask *hubp_mask);\n\nvoid hubp1_read_state(struct hubp *hubp);\nvoid hubp1_clear_underflow(struct hubp *hubp);\n\nenum cursor_pitch hubp1_get_cursor_pitch(unsigned int pitch);\n\nvoid hubp1_vready_workaround(struct hubp *hubp,\n\t\tstruct _vcs_dpi_display_pipe_dest_params_st *pipe_dest);\n\nvoid hubp1_init(struct hubp *hubp);\nvoid hubp1_read_state_common(struct hubp *hubp);\nbool hubp1_in_blank(struct hubp *hubp);\nvoid hubp1_soft_reset(struct hubp *hubp, bool reset);\n\nvoid hubp1_set_flip_int(struct hubp *hubp);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}