
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.38

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.88    0.01    0.08    0.08 v counter[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         counter[7] (net)
                  0.01    0.00    0.08 v _393_/A (INV_X1)
     2    3.40    0.01    0.02    0.10 ^ _393_/ZN (INV_X1)
                                         _115_ (net)
                  0.01    0.00    0.10 ^ _398_/A2 (OAI33_X1)
     1    1.45    0.01    0.01    0.11 v _398_/ZN (OAI33_X1)
                                         _007_ (net)
                  0.01    0.00    0.11 v counter[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[13] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.63    0.00    0.00    0.20 v div[13] (in)
                                         div[13] (net)
                  0.00    0.00    0.20 v _289_/A (INV_X1)
     1    3.44    0.01    0.01    0.21 ^ _289_/ZN (INV_X1)
                                         _234_ (net)
                  0.01    0.00    0.21 ^ _493_/A (HA_X1)
     2    5.48    0.04    0.07    0.28 ^ _493_/S (HA_X1)
                                         _236_ (net)
                  0.04    0.00    0.28 ^ _312_/A3 (AND4_X4)
     3    8.07    0.01    0.06    0.34 ^ _312_/ZN (AND4_X4)
                                         _041_ (net)
                  0.01    0.00    0.34 ^ _314_/A1 (AND2_X4)
     4   11.52    0.01    0.03    0.37 ^ _314_/ZN (AND2_X4)
                                         _043_ (net)
                  0.01    0.00    0.37 ^ _341_/A3 (NAND4_X4)
     1    6.70    0.02    0.03    0.40 v _341_/ZN (NAND4_X4)
                                         _070_ (net)
                  0.02    0.00    0.40 v _342_/C2 (OAI211_X4)
     8   24.66    0.04    0.06    0.47 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.04    0.00    0.47 ^ _368_/A2 (NOR3_X1)
     1    1.01    0.01    0.01    0.48 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.48 v _371_/A2 (OR4_X1)
     1    1.29    0.02    0.10    0.58 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.58 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[13] (input port clocked by core_clock)
Endpoint: counter[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.63    0.00    0.00    0.20 v div[13] (in)
                                         div[13] (net)
                  0.00    0.00    0.20 v _289_/A (INV_X1)
     1    3.44    0.01    0.01    0.21 ^ _289_/ZN (INV_X1)
                                         _234_ (net)
                  0.01    0.00    0.21 ^ _493_/A (HA_X1)
     2    5.48    0.04    0.07    0.28 ^ _493_/S (HA_X1)
                                         _236_ (net)
                  0.04    0.00    0.28 ^ _312_/A3 (AND4_X4)
     3    8.07    0.01    0.06    0.34 ^ _312_/ZN (AND4_X4)
                                         _041_ (net)
                  0.01    0.00    0.34 ^ _314_/A1 (AND2_X4)
     4   11.52    0.01    0.03    0.37 ^ _314_/ZN (AND2_X4)
                                         _043_ (net)
                  0.01    0.00    0.37 ^ _341_/A3 (NAND4_X4)
     1    6.70    0.02    0.03    0.40 v _341_/ZN (NAND4_X4)
                                         _070_ (net)
                  0.02    0.00    0.40 v _342_/C2 (OAI211_X4)
     8   24.66    0.04    0.06    0.47 ^ _342_/ZN (OAI211_X4)
                                         _071_ (net)
                  0.04    0.00    0.47 ^ _368_/A2 (NOR3_X1)
     1    1.01    0.01    0.01    0.48 v _368_/ZN (NOR3_X1)
                                         _094_ (net)
                  0.01    0.00    0.48 v _371_/A2 (OR4_X1)
     1    1.29    0.02    0.10    0.58 v _371_/ZN (OR4_X1)
                                         _003_ (net)
                  0.02    0.00    0.58 v counter[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.73e-04   5.04e-06   1.91e-06   1.80e-04  71.1%
Combinational          3.51e-05   3.14e-05   6.74e-06   7.32e-05  28.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.09e-04   3.64e-05   8.65e-06   2.54e-04 100.0%
                          82.2%      14.4%       3.4%
